Analysis & Synthesis report for dev_board
Tue Apr 09 14:21:47 2024
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |dev_board_top|i2c_dri_pcf8591:u_i2c_dri_pcf8591|cur_state
 11. State Machine - |dev_board_top|i2c_dri:u_i2c_dri|cur_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component
 18. Source assignments for DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated
 19. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component
 20. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated
 21. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p
 22. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p
 23. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram
 24. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp
 25. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12
 26. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp
 27. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15
 28. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component
 29. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated
 30. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p
 31. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p
 32. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram
 33. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp
 34. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12
 35. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp
 36. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15
 37. Source assignments for sld_signaltap:uart_send_recv
 38. Parameter Settings for User Entity Instance: Top-level Entity: |dev_board_top
 39. Parameter Settings for User Entity Instance: uart_recv:u_uart_recv
 40. Parameter Settings for User Entity Instance: uart_send:u_uart_send
 41. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri
 42. Parameter Settings for User Entity Instance: pcf8563_ctrl:u_pcf8563_ctrl
 43. Parameter Settings for User Entity Instance: PLL:PLL_CLK|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component
 45. Parameter Settings for User Entity Instance: FIFO:u_CHA_FIFO|dcfifo:dcfifo_component
 46. Parameter Settings for User Entity Instance: FIFO:u_CHB_FIFO|dcfifo:dcfifo_component
 47. Parameter Settings for User Entity Instance: pcf8591:u_pcf8591
 48. Parameter Settings for User Entity Instance: i2c_dri_pcf8591:u_i2c_dri_pcf8591
 49. Parameter Settings for Inferred Entity Instance: sld_signaltap:uart_send_recv
 50. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1
 51. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2
 52. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0
 53. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1
 54. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0
 55. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2
 56. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod3
 57. Parameter Settings for Inferred Entity Instance: pcf8591:u_pcf8591|lpm_mult:Mult0
 58. altpll Parameter Settings by Entity Instance
 59. dcfifo Parameter Settings by Entity Instance
 60. lpm_mult Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "seg_led_pcf8591:u_seg_led_pcf8591"
 62. Port Connectivity Checks: "i2c_dri_pcf8591:u_i2c_dri_pcf8591"
 63. Port Connectivity Checks: "FIFO:u_CHB_FIFO"
 64. Port Connectivity Checks: "FIFO:u_CHA_FIFO"
 65. Port Connectivity Checks: "PLL:PLL_CLK"
 66. Port Connectivity Checks: "key_sw_disp:u_key_sw_disp"
 67. Port Connectivity Checks: "key_debounce:u_key_debounce"
 68. Port Connectivity Checks: "i2c_dri:u_i2c_dri"
 69. Port Connectivity Checks: "uart_IGBT:u_uart_IGBT"
 70. Port Connectivity Checks: "uart_send:u_uart_send"
 71. SignalTap II Logic Analyzer Settings
 72. Post-Synthesis Netlist Statistics for Top Partition
 73. Elapsed Time Per Partition
 74. Connections to In-System Debugging Instance "uart_send_recv"
 75. Analysis & Synthesis Messages
 76. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 09 14:21:47 2024       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; dev_board                                   ;
; Top-level Entity Name              ; dev_board_top                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,861                                       ;
;     Total combinational functions  ; 2,029                                       ;
;     Dedicated logic registers      ; 1,537                                       ;
; Total registers                    ; 1537                                        ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,840                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; dev_board_top      ; dev_board          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 7           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-7         ; < 0.1%      ;
;     Processors 8-20        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/uart_232/uart_IGBT.v                                        ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_IGBT.v                                               ;             ;
; ../rtl/pcf8591/seg_led_pcf8591.v                                   ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/pcf8591/seg_led_pcf8591.v                                          ;             ;
; ../rtl/pcf8591/pcf8591.v                                           ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/pcf8591/pcf8591.v                                                  ;             ;
; ../rtl/pcf8591/i2c_dri_pcf8591.v                                   ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/pcf8591/i2c_dri_pcf8591.v                                          ;             ;
; ../rtl/AD9248/PLL.v                                                ; yes             ; User Wizard-Generated File                   ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/PLL.v                                                       ;             ;
; ../rtl/AD9248/FIFO.v                                               ; yes             ; User Wizard-Generated File                   ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/FIFO.v                                                      ;             ;
; ../rtl/AD9248/DDIO.v                                               ; yes             ; User Wizard-Generated File                   ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/DDIO.v                                                      ;             ;
; ../rtl/IGBT&SCR/Pulse_logic_gen.v                                  ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v                                         ;             ;
; ../rtl/rtc_seg_led/pcf8563_ctrl.v                                  ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/pcf8563_ctrl.v                                         ;             ;
; ../rtl/rtc_seg_led/key_sw_disp.v                                   ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/key_sw_disp.v                                          ;             ;
; ../rtl/rtc_seg_led/key_debounce.v                                  ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/key_debounce.v                                         ;             ;
; ../rtl/rtc_seg_led/i2c_dri.v                                       ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v                                              ;             ;
; ../rtl/uart_232/uart_recv.v                                        ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_recv.v                                               ;             ;
; ../rtl/uart_232/uart_send.v                                        ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_send.v                                               ;             ;
; ../rtl/key_led/key_led_association.v                               ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/key_led_association.v                                      ;             ;
; ../rtl/key_led/led_key.v                                           ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/led_key.v                                                  ;             ;
; ../rtl/key_led/key_scan.v                                          ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/key_scan.v                                                 ;             ;
; ../rtl/dev_board_top.v                                             ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v                                                    ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                                        ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                                                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                 ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v                                                    ;             ;
; altddio_in.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altddio_in.tdf                                                                                                                    ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                                  ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                                  ;             ;
; db/ddio_in_sif.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf                                                 ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                                      ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                 ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                      ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                    ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                       ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                   ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                               ;             ;
; db/dcfifo_pte1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/dcfifo_pte1.tdf                                                 ;             ;
; db/a_graycounter_pn6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/a_graycounter_pn6.tdf                                           ;             ;
; db/a_graycounter_l5c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/a_graycounter_l5c.tdf                                           ;             ;
; db/altsyncram_0011.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/altsyncram_0011.tdf                                             ;             ;
; db/alt_synch_pipe_16d.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_synch_pipe_16d.tdf                                          ;             ;
; db/dffpipe_0v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/dffpipe_0v8.tdf                                                 ;             ;
; db/alt_synch_pipe_26d.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_synch_pipe_26d.tdf                                          ;             ;
; db/dffpipe_1v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/dffpipe_1v8.tdf                                                 ;             ;
; db/cmpr_d66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cmpr_d66.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                                        ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                                               ;             ;
; db/sld_ela_trigger_mno.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sld_ela_trigger_mno.tdf                                         ;             ;
; db/sld_reserved_dev_board_uart_send_recv_1_5c60.v                  ; yes             ; Encrypted Auto-Generated Megafunction        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sld_reserved_dev_board_uart_send_recv_1_5c60.v                  ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                                                        ;             ;
; db/altsyncram_ju14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/altsyncram_ju14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                                                                      ;             ;
; db/mux_qsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/mux_qsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                                                                                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                           ;             ;
; db/cntr_0hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cntr_0hi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_05j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cntr_05j.tdf                                                    ;             ;
; db/cntr_pgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cntr_pgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                       ; altera_sld  ;
; db/ip/sld83ca10df/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                  ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                               ;             ;
; db/lpm_divide_0jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_0jm.tdf                                              ;             ;
; db/sign_div_unsign_olh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sign_div_unsign_olh.tdf                                         ;             ;
; db/alt_u_div_47f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_u_div_47f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_divide_0bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_0bm.tdf                                              ;             ;
; db/sign_div_unsign_llh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sign_div_unsign_llh.tdf                                         ;             ;
; db/alt_u_div_u6f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_u_div_u6f.tdf                                               ;             ;
; db/lpm_divide_tim.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_tim.tdf                                              ;             ;
; db/lpm_divide_akm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_akm.tdf                                              ;             ;
; db/sign_div_unsign_2nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sign_div_unsign_2nh.tdf                                         ;             ;
; db/alt_u_div_o9f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_u_div_o9f.tdf                                               ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                      ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                                                                      ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                                                                                      ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                                                                                       ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                                                                                      ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                                                                                       ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                                                      ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                                                                    ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                                                  ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                                                ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                                                                      ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                                   ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                                                                       ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                                                                      ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                                           ;             ;
; db/add_sub_pgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_pgh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                                                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,861         ;
;                                             ;               ;
; Total combinational functions               ; 2029          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 825           ;
;     -- 3 input functions                    ; 452           ;
;     -- <=2 input functions                  ; 752           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1567          ;
;     -- arithmetic mode                      ; 462           ;
;                                             ;               ;
; Total registers                             ; 1537          ;
;     -- Dedicated logic registers            ; 1537          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 54            ;
; Total memory bits                           ; 3840          ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 905           ;
; Total fan-out                               ; 12096         ;
; Average fan-out                             ; 3.23          ;
+---------------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dev_board_top                                                                                      ; 2029 (1)          ; 1537 (0)     ; 3840        ; 0            ; 0       ; 0         ; 54   ; 0            ; |dev_board_top                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |PLL:PLL_CLK|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|PLL:PLL_CLK                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|PLL:PLL_CLK|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |PLL_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|PLL:PLL_CLK|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Pulse_logic_gen:Pulse_logic_gen_u|                                                              ; 109 (109)         ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |i2c_dri:u_i2c_dri|                                                                              ; 97 (97)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |i2c_dri_pcf8591:u_i2c_dri_pcf8591|                                                              ; 104 (104)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|i2c_dri_pcf8591:u_i2c_dri_pcf8591                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |key_led_association:key_led_association_u|                                                      ; 62 (62)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|key_led_association:key_led_association_u                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |key_scan:key_scan_u|                                                                            ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|key_scan:key_scan_u                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |led_key:led_key_u|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|led_key:led_key_u                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |pcf8563_ctrl:u_pcf8563_ctrl|                                                                    ; 44 (44)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|pcf8563_ctrl:u_pcf8563_ctrl                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |pcf8591:u_pcf8591|                                                                              ; 89 (68)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|pcf8591:u_pcf8591                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_mult:Mult0|                                                                              ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|pcf8591:u_pcf8591|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |multcore:mult_core|                                                                       ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|pcf8591:u_pcf8591|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |seg_led_pcf8591:u_seg_led_pcf8591|                                                              ; 570 (55)          ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div0|                                                                             ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_tim:auto_generated|                                                            ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0|lpm_divide_tim:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                           ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_u6f:divider|                                                              ; 109 (109)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div1|                                                                             ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_0jm:auto_generated|                                                            ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_olh:divider|                                                           ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_47f:divider|                                                              ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Div2|                                                                             ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_akm:auto_generated|                                                            ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_2nh:divider|                                                           ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_o9f:divider|                                                              ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Mod0|                                                                             ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                            ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                           ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_u6f:divider|                                                              ; 112 (112)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Mod1|                                                                             ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                            ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                           ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_u6f:divider|                                                              ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_divide:Mod2|                                                                             ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                            ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                     ; work         ;
;             |sign_div_unsign_llh:divider|                                                           ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                         ; work         ;
;                |alt_u_div_u6f:divider|                                                              ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 121 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 120 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 120 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 119 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                        ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 119 (80)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                           ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                   ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                 ; altera_sld   ;
;    |sld_signaltap:uart_send_recv|                                                                   ; 506 (2)           ; 856 (98)     ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                       ; 504 (0)           ; 758 (0)      ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                   ; 504 (86)          ; 758 (312)    ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                        ; 15 (0)            ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                        ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                ; work         ;
;                   |mux_qsc:auto_generated|                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_qsc:auto_generated                                                                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                       ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_ju14:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 3840        ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated                                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                        ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                          ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                               ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                            ; 49 (49)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                           ; 175 (3)           ; 220 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                       ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|         ; 169 (0)           ; 201 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                    ; work         ;
;                   |sld_ela_trigger_mno:auto_generated|                                              ; 169 (0)           ; 201 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated                                                                                                                                 ; work         ;
;                      |sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|                       ; 169 (111)         ; 201 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1                                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; work         ;
;                         |sld_alt_reduction:unary_1|                                                 ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_alt_reduction:unary_1                                                ; work         ;
;                         |sld_alt_reduction:unary_28|                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_alt_reduction:unary_28                                               ; work         ;
;                         |sld_alt_reduction:unary_2|                                                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_alt_reduction:unary_2                                                ; work         ;
;                         |sld_alt_reduction:unary_54|                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_alt_reduction:unary_54                                               ; work         ;
;                         |sld_alt_reduction:unary_80|                                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_alt_reduction:unary_80                                               ; work         ;
;                         |sld_mbpmg:mbpm_102|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_102                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_102|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_112|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_112                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_115                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_118                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_29|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_29                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_32                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_35|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_35                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_38|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_38                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_41|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_41                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_44|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_44                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_47|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_47                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_47|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_50|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_50                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_50|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_55                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_58                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_61                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_81|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_81                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_84|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_84                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_87|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_87                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_90|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_90                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_93|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_93                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_96|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_96                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_99|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_99                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_99|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                      ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                         ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                  ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                                                             ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|      ; 118 (9)           ; 103 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                          ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                ; work         ;
;                   |cntr_0hi:auto_generated|                                                         ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_0hi:auto_generated                                                                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                   ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                         ; work         ;
;                   |cntr_05j:auto_generated|                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_05j:auto_generated                                                                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                         ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                               ; work         ;
;                   |cntr_pgi:auto_generated|                                                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_pgi:auto_generated                                                                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                            ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                   ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                    ; 60 (60)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                 ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                 ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                     ; work         ;
;    |uart_IGBT:u_uart_IGBT|                                                                          ; 192 (192)         ; 165 (165)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|uart_IGBT:u_uart_IGBT                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |uart_recv:u_uart_recv|                                                                          ; 74 (74)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|uart_recv:u_uart_recv                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |uart_send:u_uart_send|                                                                          ; 55 (55)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|uart_send:u_uart_send                                                                                                                                                                                                                                                                                                                                                               ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ju14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 60           ; 64           ; 60           ; 3840 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                           ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |dev_board_top|PLL:PLL_CLK                                                                                                                                                                                                                                                                                                ; ../rtl/AD9248/PLL.v  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                               ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                           ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                 ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                               ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                 ;                      ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |dev_board_top|FIFO:u_CHA_FIFO                                                                                                                                                                                                                                                                                            ; ../rtl/AD9248/FIFO.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |dev_board_top|FIFO:u_CHB_FIFO                                                                                                                                                                                                                                                                                            ; ../rtl/AD9248/FIFO.v ;
; Altera ; ALTDDIO_IN   ; 13.0    ; N/A          ; N/A          ; |dev_board_top|DDIO:u_DDIO                                                                                                                                                                                                                                                                                                ; ../rtl/AD9248/DDIO.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_mno:auto_generated|sld_reserved_dev_board_uart_send_recv_1_5c60:mgl_prim1 ;                      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dev_board_top|i2c_dri_pcf8591:u_i2c_dri_pcf8591|cur_state                                                                                                                         ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dev_board_top|i2c_dri:u_i2c_dri|cur_state                                                                                                                                         ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+
; pcf8591:u_pcf8591|num_pcf859[12..19]                                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[1..5,7..15]                                                                                    ; Stuck at GND due to stuck port data_in                                   ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[0..13]                                        ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[0]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[1]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[2]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[3]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[4]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[5]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[6]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[7]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[8]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[9]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]                                            ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[10]                                          ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[11]                                          ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[12]                                          ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12]                                           ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[13]                                          ; Lost fanout                                                              ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13]                                           ; Lost fanout                                                              ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[4..15]                                                                                       ; Stuck at GND due to stuck port data_in                                   ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_data_w[1,6,7]                                                                                     ; Stuck at GND due to stuck port data_in                                   ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[0..6]                                          ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0..6]                                                  ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0..6]                                                  ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0..6] ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0..6] ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0..6] ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0..6] ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                            ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0,1]                 ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                         ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                            ; Lost fanout                                                              ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0,1]                  ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[0..6]                                          ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0..6]                                                  ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0..6]                                                  ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe16a[0..6] ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0..6] ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe13a[0..6] ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0..6] ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                            ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|sub_parity10a[0,1]                 ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                         ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                            ; Lost fanout                                                              ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|sub_parity7a[0,1]                  ; Lost fanout                                                              ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[1..5,7..15]                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; i2c_dri:u_i2c_dri|addr_t[4..15]                                                                                                   ; Stuck at GND due to stuck port data_in                                   ;
; i2c_dri:u_i2c_dri|data_wr_t[1,6,7]                                                                                                ; Stuck at GND due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_1[7..23]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_1[5,6]                                                                             ; Stuck at VCC due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_1[3,4]                                                                             ; Stuck at GND due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_1[2]                                                                               ; Stuck at VCC due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_1[0,1]                                                                             ; Stuck at GND due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_2[7..23]                                                                           ; Stuck at GND due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_2[5,6]                                                                             ; Stuck at VCC due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_2[3,4]                                                                             ; Stuck at GND due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_2[2]                                                                               ; Stuck at VCC due to stuck port data_in                                   ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_time_2[0,1]                                                                             ; Stuck at GND due to stuck port data_in                                   ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[0]                                                                                             ; Merged with pcf8591:u_pcf8591|i2c_addr_pcf8591[6]                        ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[23]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[23]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[22]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[22]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[21]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[21]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[20]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[20]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[19]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[19]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[18]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[18]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[17]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[17]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[16]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[16]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[15]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[15]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[14]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[14]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[13]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[13]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[12]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[12]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[11]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[11]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[10]                                                                              ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[10]         ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[9]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[9]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[8]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[8]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[7]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[7]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[6]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[6]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[5]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[5]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[4]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[4]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[3]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[3]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[2]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[2]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[1]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[1]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_2[0]                                                                               ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[0]          ;
; Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[1]                                                                                   ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|IGBT_on_EN[0]              ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[9]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[9]  ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[8]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[8]  ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[7]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[7]  ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[6]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[6]  ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[5]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[5]  ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[3]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[3]  ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[23]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[23] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[22]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[22] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[21]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[21] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[20]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[20] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[19]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[19] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[18]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[18] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[17]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[17] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[16]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[16] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[15]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[15] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[14]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[14] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[13]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[13] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[12]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[12] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[11]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[11] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[10]                                                                      ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[10] ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[4]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[4]  ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[2]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[2]  ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[1]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[1]  ;
; Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_2[0]                                                                       ; Merged with Pulse_logic_gen:Pulse_logic_gen_u|Pulses_cycle_counter_1[0]  ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[9]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[9]                                 ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[8]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[8]                                 ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[7]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[7]                                 ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[6]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[6]                                 ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[5]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[5]                                 ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[4]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[4]                                 ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[3]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[3]                                 ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[2]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[2]                                 ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[1]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[1]                                 ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[0]                                                                                      ; Merged with i2c_dri:u_i2c_dri|clk_cnt[0]                                 ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[6,7]                                                                                            ; Merged with uart_IGBT:u_uart_IGBT|tx_data_cnt[5]                         ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[6]                                                                                       ; Merged with i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[0]                  ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[5]                                                                                              ; Stuck at GND due to stuck port data_in                                   ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[16,18,20,22]                                                                        ; Stuck at GND due to stuck port data_in                                   ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[17]                                                                                 ; Merged with seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[19]            ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[19]                                                                                 ; Merged with seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[21]            ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[21]                                                                                 ; Merged with seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[23]            ;
; pcf8591:u_pcf8591|flow_cnt[3]                                                                                                     ; Stuck at GND due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[0]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[0]                                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[1]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[1]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[2]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[2]                                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[3]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[3]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[4]                                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[4]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[5]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[5]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[6]                                                                                            ; Stuck at GND due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[6]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[7]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[7]                                                                                            ; Stuck at VCC due to stuck port data_in                                   ;
; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                             ; Stuck at GND due to stuck port data_in                                   ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|cur_state.st_addr16                                                                             ; Stuck at GND due to stuck port data_in                                   ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[15]                                                                                 ; Stuck at GND due to stuck port data_in                                   ;
; Total Number of Removed Registers = 385                                                                                           ;                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                          ;
+------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]            ; Lost Fanouts              ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[4], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0,                      ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1,                      ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2,                      ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3,                      ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4,                      ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5,                      ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[6]            ; Lost Fanouts              ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[6], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[5], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[4], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[3], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[2], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[1], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12|dffe14a[0], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0,                      ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a1,                      ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a2,                      ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a3,                      ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a4,                      ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a5,                      ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a6                       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[6]    ; Lost Fanouts              ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0], ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[6]    ; Lost Fanouts              ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[6],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[6], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[5], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[4], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[3], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[2], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[1], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15|dffe17a[0], ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a6                       ;
; pcf8591:u_pcf8591|num_pcf859[19]                                                         ; Stuck at GND              ; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[18],                                                                              ;
;                                                                                          ; due to stuck port data_in ; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[16],                                                                              ;
;                                                                                          ;                           ; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[15]                                                                               ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[4]    ; Lost Fanouts              ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[3]    ; Lost Fanouts              ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[2]    ; Lost Fanouts              ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[1]    ; Lost Fanouts              ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[0]    ; Lost Fanouts              ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[5]    ; Lost Fanouts              ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[4]    ; Lost Fanouts              ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[4],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a4                       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[3]    ; Lost Fanouts              ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[3],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a3                       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[2]    ; Lost Fanouts              ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[2],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a2                       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[1]    ; Lost Fanouts              ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[1],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a1                       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[0]    ; Lost Fanouts              ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[0],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|delayed_wrptr_g[5]    ; Lost Fanouts              ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|wrptr_g[5],                                                  ;
;                                                                                          ;                           ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a5                       ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[2]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]                                          ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[3]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]                                          ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[4]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]                                          ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[5]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]                                          ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[6]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]                                          ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[7]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]                                          ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[8]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]                                          ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[9]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]                                          ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[10] ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10]                                         ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[11] ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11]                                         ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[12] ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12]                                         ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[13] ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13]                                         ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[15]                                                 ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[15]                                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[9]                                                    ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[9]                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[13]                                                 ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[13]                                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[12]                                                 ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[12]                                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[11]                                                 ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[11]                                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[10]                                                 ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[10]                                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[9]                                                  ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[9]                                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[8]                                                  ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[8]                                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[7]                                                  ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[6]                                                  ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[5]                                                  ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[4]                                                  ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[4]                                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_data_w[7]                                                ; Stuck at GND              ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                                  ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_data_w[6]                                                ; Stuck at GND              ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                                  ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_data_w[1]                                                ; Stuck at GND              ; i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                                  ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[15]                                                   ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[15]                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[14]                                                   ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[14]                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[13]                                                   ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[13]                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[12]                                                   ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[12]                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[11]                                                   ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[11]                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[10]                                                   ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[10]                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[8]                                                    ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[8]                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[7]                                                    ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[7]                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[14]                                                 ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[14]                                                                                                    ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[5]                                                    ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[5]                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[4]                                                    ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[4]                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[3]                                                    ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[3]                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[2]                                                    ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[2]                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[1]                                                    ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[1]                                                                                     ;
;                                                                                          ; due to stuck port data_in ;                                                                                                                                 ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[0]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]                                          ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[1]  ; Lost Fanouts              ; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]                                          ;
+------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1537  ;
; Number of registers using Synchronous Clear  ; 187   ;
; Number of registers using Synchronous Load   ; 109   ;
; Number of registers using Asynchronous Clear ; 768   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 751   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; key_led_association:key_led_association_u|cnt_led[9]                                                                                                                                                                                                     ; 3       ;
; key_led_association:key_led_association_u|cnt_led[10]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[0]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[3]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[4]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[5]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[6]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[19]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[20]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[23]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[12]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[15]                                                                                                                                                                                                    ; 3       ;
; uart_send:u_uart_send|uart_txd                                                                                                                                                                                                                           ; 4       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[0]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[1]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[2]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[3]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[4]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[5]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_led[6]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_led[7]                                                                                                                                                                                                             ; 1       ;
; i2c_dri:u_i2c_dri|scl                                                                                                                                                                                                                                    ; 3       ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|scl_pcf8591                                                                                                                                                                                                            ; 3       ;
; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                                                ; 53      ;
; seg_led_pcf8591:u_seg_led_pcf8591|dot_disp                                                                                                                                                                                                               ; 1       ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                                                ; 107     ;
; i2c_dri:u_i2c_dri|sda_out                                                                                                                                                                                                                                ; 7       ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                                                                                                ; 5       ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|sda_out                                                                                                                                                                                                                ; 6       ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|sda_dir                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                              ; 1       ;
; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                              ; 1       ;
; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                              ; 1       ;
; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                              ; 1       ;
; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                              ; 1       ;
; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                              ; 1       ;
; sld_signaltap:uart_send_recv|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                              ; 1       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u|IGBT_counter_1[12]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dev_board_top|uart_send:u_uart_send|tx_data[0]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dev_board_top|uart_send:u_uart_send|tx_cnt[3]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dev_board_top|key_led_association:key_led_association_u|led_state[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dev_board_top|uart_recv:u_uart_recv|rx_cnt[2]                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |dev_board_top|uart_send:u_uart_send|clk_cnt[14]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |dev_board_top|uart_recv:u_uart_recv|clk_cnt[4]                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|num_disp[0]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|num_disp[3]          ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |dev_board_top|pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[2]                ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |dev_board_top|key_scan:key_scan_u|key_push[0]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |dev_board_top|uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[0]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |dev_board_top|uart_IGBT:u_uart_IGBT|rx_data_cnt[6]                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dev_board_top|uart_IGBT:u_uart_IGBT|rx_data_cnt[4]                   ;
; 18:1               ; 19 bits   ; 228 LEs       ; 19 LEs               ; 209 LEs                ; Yes        ; |dev_board_top|pcf8591:u_pcf8591|wait_cnt[6]                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |dev_board_top|pcf8591:u_pcf8591|flow_cnt[3]                          ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; Yes        ; |dev_board_top|pcf8591:u_pcf8591|flow_cnt[0]                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |dev_board_top|i2c_dri:u_i2c_dri|cnt[2]                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |dev_board_top|i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[2]               ;
; 50:1               ; 8 bits    ; 264 LEs       ; 96 LEs               ; 168 LEs                ; Yes        ; |dev_board_top|uart_IGBT:u_uart_IGBT|send_data[7]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+-------------------------------+
; Assignment          ; Value ; From ; To                            ;
+---------------------+-------+------+-------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                  ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                  ;
+---------------------+-------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated ;
+-----------------------------+-------------+------+--------------------------------------------+
; Assignment                  ; Value       ; From ; To                                         ;
+-----------------------------+-------------+------+--------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                          ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                               ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                               ;
+-----------------------------+-------------+------+--------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Source assignments for sld_signaltap:uart_send_recv ;
+-----------------+-------+------+--------------------+
; Assignment      ; Value ; From ; To                 ;
+-----------------+-------+------+--------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                  ;
+-----------------+-------+------+--------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |dev_board_top           ;
+--------------------+--------------------------------------------------+-----------------+
; Parameter Name     ; Value                                            ; Type            ;
+--------------------+--------------------------------------------------+-----------------+
; CLK_FREQ           ; 50000000                                         ; Signed Integer  ;
; UART_BPS           ; 9600                                             ; Signed Integer  ;
; SLAVE_ADDR         ; 1010001                                          ; Unsigned Binary ;
; BIT_CTRL           ; 0                                                ; Unsigned Binary ;
; I2C_FREQ           ; 111101000010010000                               ; Unsigned Binary ;
; TIME_INIT          ; 001000000000010000000001000010010011000000000000 ; Unsigned Binary ;
; SLAVE_ADDR_pcf8591 ; 1001000                                          ; Unsigned Binary ;
; BIT_CTRL_pcf8591   ; 0                                                ; Unsigned Binary ;
; CLK_FREQ_pcf8591   ; 10111110101111000010000000                       ; Unsigned Binary ;
; I2C_FREQ_pcf8591   ; 111101000010010000                               ; Unsigned Binary ;
; POINT              ; 001000                                           ; Unsigned Binary ;
+--------------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_recv:u_uart_recv ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                         ;
; UART_BPS       ; 9600     ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_send:u_uart_send ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                         ;
; UART_BPS       ; 9600     ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri ;
+----------------+--------------------+--------------------------+
; Parameter Name ; Value              ; Type                     ;
+----------------+--------------------+--------------------------+
; SLAVE_ADDR     ; 1010001            ; Unsigned Binary          ;
; CLK_FREQ       ; 50000000           ; Signed Integer           ;
; I2C_FREQ       ; 111101000010010000 ; Unsigned Binary          ;
+----------------+--------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcf8563_ctrl:u_pcf8563_ctrl            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; TIME_INIT      ; 001000000000010000000001000010010011000000000000 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_CLK|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------+
; Parameter Name                ; Value                 ; Type                     ;
+-------------------------------+-----------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                  ;
; PLL_TYPE                      ; AUTO                  ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                  ;
; LOCK_HIGH                     ; 1                     ; Untyped                  ;
; LOCK_LOW                      ; 1                     ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                  ;
; SKIP_VCO                      ; OFF                   ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                  ;
; BANDWIDTH                     ; 0                     ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                  ;
; DOWN_SPREAD                   ; 0                     ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer           ;
; CLK1_MULTIPLY_BY              ; 13                    ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 13                    ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer           ;
; CLK1_DIVIDE_BY                ; 10                    ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 10                    ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 150                   ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 150                   ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer           ;
; CLK1_DUTY_CYCLE               ; 56                    ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 56                    ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                  ;
; DPA_DIVIDER                   ; 0                     ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; VCO_MIN                       ; 0                     ; Untyped                  ;
; VCO_MAX                       ; 0                     ; Untyped                  ;
; VCO_CENTER                    ; 0                     ; Untyped                  ;
; PFD_MIN                       ; 0                     ; Untyped                  ;
; PFD_MAX                       ; 0                     ; Untyped                  ;
; M_INITIAL                     ; 0                     ; Untyped                  ;
; M                             ; 0                     ; Untyped                  ;
; N                             ; 1                     ; Untyped                  ;
; M2                            ; 1                     ; Untyped                  ;
; N2                            ; 1                     ; Untyped                  ;
; SS                            ; 1                     ; Untyped                  ;
; C0_HIGH                       ; 0                     ; Untyped                  ;
; C1_HIGH                       ; 0                     ; Untyped                  ;
; C2_HIGH                       ; 0                     ; Untyped                  ;
; C3_HIGH                       ; 0                     ; Untyped                  ;
; C4_HIGH                       ; 0                     ; Untyped                  ;
; C5_HIGH                       ; 0                     ; Untyped                  ;
; C6_HIGH                       ; 0                     ; Untyped                  ;
; C7_HIGH                       ; 0                     ; Untyped                  ;
; C8_HIGH                       ; 0                     ; Untyped                  ;
; C9_HIGH                       ; 0                     ; Untyped                  ;
; C0_LOW                        ; 0                     ; Untyped                  ;
; C1_LOW                        ; 0                     ; Untyped                  ;
; C2_LOW                        ; 0                     ; Untyped                  ;
; C3_LOW                        ; 0                     ; Untyped                  ;
; C4_LOW                        ; 0                     ; Untyped                  ;
; C5_LOW                        ; 0                     ; Untyped                  ;
; C6_LOW                        ; 0                     ; Untyped                  ;
; C7_LOW                        ; 0                     ; Untyped                  ;
; C8_LOW                        ; 0                     ; Untyped                  ;
; C9_LOW                        ; 0                     ; Untyped                  ;
; C0_INITIAL                    ; 0                     ; Untyped                  ;
; C1_INITIAL                    ; 0                     ; Untyped                  ;
; C2_INITIAL                    ; 0                     ; Untyped                  ;
; C3_INITIAL                    ; 0                     ; Untyped                  ;
; C4_INITIAL                    ; 0                     ; Untyped                  ;
; C5_INITIAL                    ; 0                     ; Untyped                  ;
; C6_INITIAL                    ; 0                     ; Untyped                  ;
; C7_INITIAL                    ; 0                     ; Untyped                  ;
; C8_INITIAL                    ; 0                     ; Untyped                  ;
; C9_INITIAL                    ; 0                     ; Untyped                  ;
; C0_MODE                       ; BYPASS                ; Untyped                  ;
; C1_MODE                       ; BYPASS                ; Untyped                  ;
; C2_MODE                       ; BYPASS                ; Untyped                  ;
; C3_MODE                       ; BYPASS                ; Untyped                  ;
; C4_MODE                       ; BYPASS                ; Untyped                  ;
; C5_MODE                       ; BYPASS                ; Untyped                  ;
; C6_MODE                       ; BYPASS                ; Untyped                  ;
; C7_MODE                       ; BYPASS                ; Untyped                  ;
; C8_MODE                       ; BYPASS                ; Untyped                  ;
; C9_MODE                       ; BYPASS                ; Untyped                  ;
; C0_PH                         ; 0                     ; Untyped                  ;
; C1_PH                         ; 0                     ; Untyped                  ;
; C2_PH                         ; 0                     ; Untyped                  ;
; C3_PH                         ; 0                     ; Untyped                  ;
; C4_PH                         ; 0                     ; Untyped                  ;
; C5_PH                         ; 0                     ; Untyped                  ;
; C6_PH                         ; 0                     ; Untyped                  ;
; C7_PH                         ; 0                     ; Untyped                  ;
; C8_PH                         ; 0                     ; Untyped                  ;
; C9_PH                         ; 0                     ; Untyped                  ;
; L0_HIGH                       ; 1                     ; Untyped                  ;
; L1_HIGH                       ; 1                     ; Untyped                  ;
; G0_HIGH                       ; 1                     ; Untyped                  ;
; G1_HIGH                       ; 1                     ; Untyped                  ;
; G2_HIGH                       ; 1                     ; Untyped                  ;
; G3_HIGH                       ; 1                     ; Untyped                  ;
; E0_HIGH                       ; 1                     ; Untyped                  ;
; E1_HIGH                       ; 1                     ; Untyped                  ;
; E2_HIGH                       ; 1                     ; Untyped                  ;
; E3_HIGH                       ; 1                     ; Untyped                  ;
; L0_LOW                        ; 1                     ; Untyped                  ;
; L1_LOW                        ; 1                     ; Untyped                  ;
; G0_LOW                        ; 1                     ; Untyped                  ;
; G1_LOW                        ; 1                     ; Untyped                  ;
; G2_LOW                        ; 1                     ; Untyped                  ;
; G3_LOW                        ; 1                     ; Untyped                  ;
; E0_LOW                        ; 1                     ; Untyped                  ;
; E1_LOW                        ; 1                     ; Untyped                  ;
; E2_LOW                        ; 1                     ; Untyped                  ;
; E3_LOW                        ; 1                     ; Untyped                  ;
; L0_INITIAL                    ; 1                     ; Untyped                  ;
; L1_INITIAL                    ; 1                     ; Untyped                  ;
; G0_INITIAL                    ; 1                     ; Untyped                  ;
; G1_INITIAL                    ; 1                     ; Untyped                  ;
; G2_INITIAL                    ; 1                     ; Untyped                  ;
; G3_INITIAL                    ; 1                     ; Untyped                  ;
; E0_INITIAL                    ; 1                     ; Untyped                  ;
; E1_INITIAL                    ; 1                     ; Untyped                  ;
; E2_INITIAL                    ; 1                     ; Untyped                  ;
; E3_INITIAL                    ; 1                     ; Untyped                  ;
; L0_MODE                       ; BYPASS                ; Untyped                  ;
; L1_MODE                       ; BYPASS                ; Untyped                  ;
; G0_MODE                       ; BYPASS                ; Untyped                  ;
; G1_MODE                       ; BYPASS                ; Untyped                  ;
; G2_MODE                       ; BYPASS                ; Untyped                  ;
; G3_MODE                       ; BYPASS                ; Untyped                  ;
; E0_MODE                       ; BYPASS                ; Untyped                  ;
; E1_MODE                       ; BYPASS                ; Untyped                  ;
; E2_MODE                       ; BYPASS                ; Untyped                  ;
; E3_MODE                       ; BYPASS                ; Untyped                  ;
; L0_PH                         ; 0                     ; Untyped                  ;
; L1_PH                         ; 0                     ; Untyped                  ;
; G0_PH                         ; 0                     ; Untyped                  ;
; G1_PH                         ; 0                     ; Untyped                  ;
; G2_PH                         ; 0                     ; Untyped                  ;
; G3_PH                         ; 0                     ; Untyped                  ;
; E0_PH                         ; 0                     ; Untyped                  ;
; E1_PH                         ; 0                     ; Untyped                  ;
; E2_PH                         ; 0                     ; Untyped                  ;
; E3_PH                         ; 0                     ; Untyped                  ;
; M_PH                          ; 0                     ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; CLK0_COUNTER                  ; G0                    ; Untyped                  ;
; CLK1_COUNTER                  ; G0                    ; Untyped                  ;
; CLK2_COUNTER                  ; G0                    ; Untyped                  ;
; CLK3_COUNTER                  ; G0                    ; Untyped                  ;
; CLK4_COUNTER                  ; G0                    ; Untyped                  ;
; CLK5_COUNTER                  ; G0                    ; Untyped                  ;
; CLK6_COUNTER                  ; E0                    ; Untyped                  ;
; CLK7_COUNTER                  ; E1                    ; Untyped                  ;
; CLK8_COUNTER                  ; E2                    ; Untyped                  ;
; CLK9_COUNTER                  ; E3                    ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; M_TIME_DELAY                  ; 0                     ; Untyped                  ;
; N_TIME_DELAY                  ; 0                     ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                  ;
; VCO_POST_SCALE                ; 0                     ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                  ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE           ;
+-------------------------------+-----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+--------------------------------------------------+
; Parameter Name         ; Value        ; Type                                             ;
+------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                   ;
; WIDTH                  ; 14           ; Signed Integer                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                          ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                          ;
; CBXI_PARAMETER         ; ddio_in_sif  ; Untyped                                          ;
+------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:u_CHA_FIFO|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------+
; Parameter Name          ; Value        ; Type                                        ;
+-------------------------+--------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 14           ; Signed Integer                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                     ;
; USE_EAB                 ; ON           ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_pte1  ; Untyped                                     ;
+-------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:u_CHB_FIFO|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------+
; Parameter Name          ; Value        ; Type                                        ;
+-------------------------+--------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 14           ; Signed Integer                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                     ;
; USE_EAB                 ; ON           ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_pte1  ; Untyped                                     ;
+-------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcf8591:u_pcf8591 ;
+----------------+--------------+--------------------------------+
; Parameter Name ; Value        ; Type                           ;
+----------------+--------------+--------------------------------+
; CONTORL_BYTE   ; 01000001     ; Unsigned Binary                ;
; V_REF          ; 110011100100 ; Unsigned Binary                ;
+----------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri_pcf8591:u_i2c_dri_pcf8591 ;
+--------------------+----------------------------+------------------------------+
; Parameter Name     ; Value                      ; Type                         ;
+--------------------+----------------------------+------------------------------+
; SLAVE_ADDR_pcf8591 ; 1001000                    ; Unsigned Binary              ;
; CLK_FREQ_pcf8591   ; 10111110101111000010000000 ; Unsigned Binary              ;
; I2C_FREQ_pcf8591   ; 111101000010010000         ; Unsigned Binary              ;
+--------------------+----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:uart_send_recv                                    ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                                  ; Value                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                 ; String         ;
; sld_node_info                                   ; 805334528                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                             ; Signed Integer ;
; sld_data_bits                                   ; 60                                            ; Untyped        ;
; sld_trigger_bits                                ; 37                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                             ; Untyped        ;
; sld_sample_depth                                ; 64                                            ; Untyped        ;
; sld_segment_size                                ; 64                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_dev_board_uart_send_recv_1_5c60, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                          ; String         ;
; sld_inversion_mask_length                       ; 20                                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 60                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_akm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pcf8591:u_pcf8591|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; PLL:PLL_CLK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                         ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 2                                       ;
; Entity Instance            ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 14                                      ;
;     -- LPM_NUMWORDS        ; 64                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
; Entity Instance            ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 14                                      ;
;     -- LPM_NUMWORDS        ; 64                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
+----------------------------+-----------------------------------------+


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 1                                ;
; Entity Instance                       ; pcf8591:u_pcf8591|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                               ;
;     -- LPM_WIDTHB                     ; 8                                ;
;     -- LPM_WIDTHP                     ; 20                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; YES                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "seg_led_pcf8591:u_seg_led_pcf8591" ;
+-------------+-------+----------+------------------------------+
; Port        ; Type  ; Severity ; Details                      ;
+-------------+-------+----------+------------------------------+
; point[5..4] ; Input ; Info     ; Stuck at GND                 ;
; point[2..0] ; Input ; Info     ; Stuck at GND                 ;
; point[3]    ; Input ; Info     ; Stuck at VCC                 ;
; en          ; Input ; Info     ; Stuck at VCC                 ;
; sign        ; Input ; Info     ; Stuck at GND                 ;
+-------------+-------+----------+------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri_pcf8591:u_i2c_dri_pcf8591" ;
+------------------+-------+----------+-------------------------+
; Port             ; Type  ; Severity ; Details                 ;
+------------------+-------+----------+-------------------------+
; bit_ctrl_pcf8591 ; Input ; Info     ; Stuck at GND            ;
+------------------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:u_CHB_FIFO"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; wrreq ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:u_CHA_FIFO"                                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; wrreq ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_CLK"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_sw_disp:u_key_sw_disp"                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; point     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; disp_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "key_debounce:u_key_debounce" ;
+----------+--------+----------+--------------------------+
; Port     ; Type   ; Severity ; Details                  ;
+----------+--------+----------+--------------------------+
; key_flag ; Output ; Info     ; Explicitly unconnected   ;
+----------+--------+----------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dri"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_ctrl ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IGBT:u_uart_IGBT"                                                                                                                   ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                        ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Num_rx_data    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "Num_rx_data[7..1]" have no fanouts ;
; Num_rx_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_4  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_5  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_6  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_8  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_9  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_10 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_11 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_12 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_13 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_14 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_15 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_16 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; rxdata_buff_17 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_send:u_uart_send"                                                                                                                                                                   ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num_send_data ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                  ;
+----------------+----------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name  ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+----------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; uart_send_recv ; 37                  ; 60               ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+----------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 88                          ;
; cycloneiii_ff         ; 591                         ;
;     CLR               ; 136                         ;
;     CLR SCLR          ; 83                          ;
;     CLR SLD           ; 37                          ;
;     ENA               ; 140                         ;
;     ENA CLR           ; 129                         ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SLD       ; 9                           ;
;     ENA SCLR          ; 32                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1416                        ;
;     arith             ; 396                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 241                         ;
;         3 data inputs ; 148                         ;
;     normal            ; 1020                        ;
;         0 data inputs ; 37                          ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 302                         ;
;         3 data inputs ; 122                         ;
;         4 data inputs ; 512                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 22.60                       ;
; Average LUT depth     ; 7.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "uart_send_recv"                                                                                                                                                                                                    ;
+-------------------------------------------+---------------+-----------+------------------------------+-------------------+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Type          ; Status    ; Partition Name               ; Netlist Type Used ; Actual Connection                         ; Details                                                                                  ;
+-------------------------------------------+---------------+-----------+------------------------------+-------------------+-------------------------------------------+------------------------------------------------------------------------------------------+
; uart_IGBT:u_uart_IGBT|recv_data[0]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[0]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[0]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[0]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[1]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[1]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[1]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[1]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[2]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[2]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[2]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[2]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[3]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[3]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[3]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[3]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[4]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[4]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[4]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[4]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[5]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[5]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[5]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[5]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[6]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[6]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[6]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[6]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[7]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[7]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_data[7]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_recv:u_uart_recv|uart_data[7]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[0]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[0]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[0]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[0]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[1]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[1]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[1]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[1]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[2]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[2]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[2]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[2]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[3]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[3]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[3]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[3]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[4]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[4]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[4]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[4]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[5]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[5]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[5]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[5]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[6]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[6]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[6]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[6]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[7]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[7]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_data[7]        ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_data[7]        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|tx_busy             ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_flag             ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[0] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[0] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[0] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[0] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[1] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[1] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[1] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[1] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[2] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[2] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[2] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[2] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[3] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[3] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[3] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[3] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[4] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[4] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[4] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[4] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[5] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[5] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[5] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[5] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[6] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[6] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[6] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[6] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[7] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[7] ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[7] ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[7] ; N/A                                                                                      ;
; uart_send:u_uart_send|en_flag             ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|en_flag             ; N/A                                                                                      ;
; uart_send:u_uart_send|en_flag             ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|en_flag             ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[0]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[0]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[0]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[0]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[1]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[1]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[1]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[1]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[2]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[2]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[2]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[2]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[3]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[3]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[3]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[3]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[4]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[4]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[4]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[4]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[5]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[5]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[5]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[5]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[6]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[6]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[6]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[6]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[7]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[7]          ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_data[7]          ; pre-synthesis ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_data[7]          ; N/A                                                                                      ;
; sys_clk                                   ; post-fitting  ; connected ; Top                          ; post-synthesis    ; sys_clk                                   ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|Sen_Group_en        ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|Sen_Group_en        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|Send_One_flag       ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|Send_One_flag       ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_done_flag      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|recv_done_flag      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|recv_done_flag      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|recv_done_flag      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_buff_flag        ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_buff_flag        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_buff_flag        ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_buff_flag        ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_data_cnt[0]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_data_cnt[1]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_data_cnt[1]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_data_cnt[2]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_data_cnt[2]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_data_cnt[3]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_data_cnt[3]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_data_cnt[4]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_data_cnt[4]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_data_cnt[5]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_data_cnt[5]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_data_cnt[6]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_data_cnt[6]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_data_cnt[7]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|rx_data_cnt[7]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|rx_data_cnt[8]      ; post-fitting  ; missing   ; Top                          ; post-synthesis    ; GND                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_IGBT:u_uart_IGBT|send_en             ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_en             ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|send_en             ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|send_en             ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|tx_data_cnt[0]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|tx_data_cnt[1]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|tx_data_cnt[2]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|tx_data_cnt[3]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[4]      ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|tx_data_cnt[4]      ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[5]      ; post-fitting  ; missing   ; Top                          ; post-synthesis    ; GND                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[6]      ; post-fitting  ; missing   ; Top                          ; post-synthesis    ; GND                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[7]      ; post-fitting  ; missing   ; Top                          ; post-synthesis    ; GND                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[8]      ; post-fitting  ; missing   ; Top                          ; post-synthesis    ; GND                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; uart_IGBT:u_uart_IGBT|tx_ready            ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|tx_ready            ; N/A                                                                                      ;
; uart_IGBT:u_uart_IGBT|tx_ready            ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_IGBT:u_uart_IGBT|tx_ready            ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_flag             ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_flag             ; N/A                                                                                      ;
; uart_send:u_uart_send|tx_flag             ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|tx_flag             ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|gnd                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~GND         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_send_recv|vcc                        ; post-fitting  ; connected ; sld_signaltap:uart_send_recv ; post-synthesis    ; sld_signaltap:uart_send_recv|~VCC         ; N/A                                                                                      ;
; uart_txd                                  ; post-fitting  ; connected ; Top                          ; post-synthesis    ; uart_send:u_uart_send|uart_txd~_wirecell  ; N/A                                                                                      ;
+-------------------------------------------+---------------+-----------+------------------------------+-------------------+-------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Apr 09 14:21:30 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dev_board -c dev_board
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_loop.v
    Info (12023): Found entity 1: uart_loop
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_igbt.v
    Info (12023): Found entity 1: uart_IGBT
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/pcf8591/seg_led_pcf8591.v
    Info (12023): Found entity 1: seg_led_pcf8591
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/pcf8591/pcf8591.v
    Info (12023): Found entity 1: pcf8591
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/pcf8591/i2c_dri_pcf8591.v
    Info (12023): Found entity 1: i2c_dri_pcf8591
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/ad9248/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/ad9248/fifo.v
    Info (12023): Found entity 1: FIFO
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/ad9248/ddio.v
    Info (12023): Found entity 1: DDIO
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/igbt&scr/pulse_logic_gen.v
    Info (12023): Found entity 1: Pulse_logic_gen
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/seg_bcd_dri.v
    Info (12023): Found entity 1: seg_bcd_dri
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/pcf8563_ctrl.v
    Info (12023): Found entity 1: pcf8563_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/key_sw_disp.v
    Info (12023): Found entity 1: key_sw_disp
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/key_debounce.v
    Info (12023): Found entity 1: key_debounce
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_recv.v
    Info (12023): Found entity 1: uart_recv
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_send.v
    Info (12023): Found entity 1: uart_send
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/key_led_association.v
    Info (12023): Found entity 1: key_led_association
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/led_key.v
    Info (12023): Found entity 1: led_key
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/key_scan.v
    Info (12023): Found entity 1: key_scan
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/dev_board_top.v
    Info (12023): Found entity 1: dev_board_top
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(259): created implicit net for "uart_Num_rx_data"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(416): created implicit net for "CHA_Empty"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(426): created implicit net for "CHB_Empty"
Info (12127): Elaborating entity "dev_board_top" for the top level hierarchy
Info (12128): Elaborating entity "uart_recv" for hierarchy "uart_recv:u_uart_recv"
Info (12128): Elaborating entity "uart_send" for hierarchy "uart_send:u_uart_send"
Info (12128): Elaborating entity "Pulse_logic_gen" for hierarchy "Pulse_logic_gen:Pulse_logic_gen_u"
Warning (10036): Verilog HDL or VHDL warning at Pulse_logic_gen.v(49): object "IGBT_status" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Pulse_logic_gen.v(85): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Pulse_logic_gen.v(94): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Pulse_logic_gen.v(123): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Pulse_logic_gen.v(134): truncated value with size 32 to match size of target (24)
Warning (10034): Output port "IGBT[4..2]" at Pulse_logic_gen.v(38) has no driver
Info (12128): Elaborating entity "uart_IGBT" for hierarchy "uart_IGBT:u_uart_IGBT"
Info (12128): Elaborating entity "key_scan" for hierarchy "key_scan:key_scan_u"
Info (12128): Elaborating entity "led_key" for hierarchy "led_key:led_key_u"
Info (12128): Elaborating entity "key_led_association" for hierarchy "key_led_association:key_led_association_u"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:u_i2c_dri"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(84): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "pcf8563_ctrl" for hierarchy "pcf8563_ctrl:u_pcf8563_ctrl"
Info (12128): Elaborating entity "key_debounce" for hierarchy "key_debounce:u_key_debounce"
Info (12128): Elaborating entity "key_sw_disp" for hierarchy "key_sw_disp:u_key_sw_disp"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_CLK"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_CLK|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_CLK|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL_CLK|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "56"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "150"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "56"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "150"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_CLK|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "DDIO" for hierarchy "DDIO:u_DDIO"
Info (12128): Elaborating entity "altddio_in" for hierarchy "DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component"
Info (12130): Elaborated megafunction instantiation "DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component"
Info (12133): Instantiated megafunction "DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_sif.tdf
    Info (12023): Found entity 1: ddio_in_sif
Info (12128): Elaborating entity "ddio_in_sif" for hierarchy "DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:u_CHA_FIFO"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pte1.tdf
    Info (12023): Found entity 1: dcfifo_pte1
Info (12128): Elaborating entity "dcfifo_pte1" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pn6.tdf
    Info (12023): Found entity 1: a_graycounter_pn6
Info (12128): Elaborating entity "a_graycounter_pn6" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_l5c.tdf
    Info (12023): Found entity 1: a_graycounter_l5c
Info (12128): Elaborating entity "a_graycounter_l5c" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0011.tdf
    Info (12023): Found entity 1: altsyncram_0011
Info (12128): Elaborating entity "altsyncram_0011" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_16d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_16d
Info (12128): Elaborating entity "alt_synch_pipe_16d" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_26d
Info (12128): Elaborating entity "alt_synch_pipe_26d" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:rdempty_eq_comp"
Info (12128): Elaborating entity "pcf8591" for hierarchy "pcf8591:u_pcf8591"
Info (12128): Elaborating entity "i2c_dri_pcf8591" for hierarchy "i2c_dri_pcf8591:u_i2c_dri_pcf8591"
Warning (10230): Verilog HDL assignment warning at i2c_dri_pcf8591.v(82): truncated value with size 26 to match size of target (9)
Info (12128): Elaborating entity "seg_led_pcf8591" for hierarchy "seg_led_pcf8591:u_seg_led_pcf8591"
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(63): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(64): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(65): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(66): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(67): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(68): truncated value with size 20 to match size of target (4)
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_mno.tdf
    Info (12023): Found entity 1: sld_ela_trigger_mno
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_dev_board_uart_send_recv_1_5c60.v
    Info (12023): Found entity 1: sld_reserved_dev_board_uart_send_recv_1_5c60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ju14.tdf
    Info (12023): Found entity 1: altsyncram_ju14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf
    Info (12023): Found entity 1: mux_qsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0hi.tdf
    Info (12023): Found entity 1: cntr_0hi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf
    Info (12023): Found entity 1: cntr_05j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf
    Info (12023): Found entity 1: cntr_pgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "uart_send_recv"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2024.04.09.14:21:39 Progress: Loading sld83ca10df/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13]"
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Mod3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pcf8591:u_pcf8591|Mult0"
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf
    Info (12023): Found entity 1: lpm_divide_0bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf
    Info (12023): Found entity 1: lpm_divide_akm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f
Info (12130): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "pcf8591:u_pcf8591|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh
Info (12131): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "IGBT[2]" is stuck at GND
    Warning (13410): Pin "IGBT[3]" is stuck at GND
    Warning (13410): Pin "IGBT[4]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 180 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[1]~14"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[2]~18"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[1]~20"
Info (144001): Generated suppressed messages file D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/output_files/dev_board.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "uart_send_recv" to 126 of its 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 5 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "PLL:PLL_CLK|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "PLL:PLL_CLK|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Otr_A"
    Warning (15610): No output dependent on input pin "Otr_B"
    Warning (15610): No output dependent on input pin "Adc_In[0]"
    Warning (15610): No output dependent on input pin "Adc_In[1]"
    Warning (15610): No output dependent on input pin "Adc_In[2]"
    Warning (15610): No output dependent on input pin "Adc_In[3]"
    Warning (15610): No output dependent on input pin "Adc_In[4]"
    Warning (15610): No output dependent on input pin "Adc_In[5]"
    Warning (15610): No output dependent on input pin "Adc_In[6]"
    Warning (15610): No output dependent on input pin "Adc_In[7]"
    Warning (15610): No output dependent on input pin "Adc_In[8]"
    Warning (15610): No output dependent on input pin "Adc_In[9]"
    Warning (15610): No output dependent on input pin "Adc_In[10]"
    Warning (15610): No output dependent on input pin "Adc_In[11]"
    Warning (15610): No output dependent on input pin "Adc_In[12]"
    Warning (15610): No output dependent on input pin "Adc_In[13]"
Info (21057): Implemented 3005 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 2885 logic cells
    Info (21064): Implemented 60 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4976 megabytes
    Info: Processing ended: Tue Apr 09 14:21:47 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/output_files/dev_board.map.smsg.


