INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_axi_32_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1222]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1226]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1227]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1228]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_axi_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_33_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_33
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/dpram_512x32/sim/dpram_512x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/LCD/ip/init_img_rom/sim/init_img_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_img_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/axi_crossbar/sim/axi_crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/sim/complex_ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_ila
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/sim/pc_ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ila
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/sim/ex_ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_ila
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/BPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DTLB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DTLB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Icache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ITLB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/M1_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m1_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/MX25L6405D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MX25L6405D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PLRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLRU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PREIF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_port_lutram
INFO: [VRFC 10-311] analyzing module simple_port_ram
INFO: [VRFC 10-311] analyzing module simple_port_ram_without_bypass
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2apb_misc
INFO: [VRFC 10-2458] undeclared symbol nand_dma_ack_i, assumed default net type wire [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_mux2
INFO: [VRFC 10-311] analyzing module arb_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/AMBA/axi2apb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2apb_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/AMBA/axi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_mux
INFO: [VRFC 10-311] analyzing module nb_sync_fifo_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/cloclz_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cloclz_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/DMA/dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/ejtag_virtual_host.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ejtag_virtual_host
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/ethernet_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_flash_ctrl
INFO: [VRFC 10-2458] undeclared symbol param_scs, assumed default net type wire [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:506]
INFO: [VRFC 10-311] analyzing module simple_spi_top
INFO: [VRFC 10-311] analyzing module spi_fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/lcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF2_64x16
INFO: [VRFC 10-2458] undeclared symbol NOT_CENA, assumed default net type wire [E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v:59]
INFO: [VRFC 10-2458] undeclared symbol NOT_CENB, assumed default net type wire [E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v:62]
INFO: [VRFC 10-311] analyzing module RF2_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-311] analyzing module RegFile2_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vMAC_TOP
INFO: [VRFC 10-311] analyzing module BD_V
INFO: [VRFC 10-311] analyzing module CAM_V
INFO: [VRFC 10-311] analyzing module CSR_V
INFO: [VRFC 10-311] analyzing module DMA_V
INFO: [VRFC 10-311] analyzing module MAC_V
INFO: [VRFC 10-311] analyzing module MAC2AHB_V
INFO: [VRFC 10-311] analyzing module MAC_AHB_V
INFO: [VRFC 10-311] analyzing module MACCSR2AHB_V
INFO: [VRFC 10-311] analyzing module MACDATA2AHB_V
INFO: [VRFC 10-311] analyzing module RC_V
INFO: [VRFC 10-311] analyzing module RFIFO_V
INFO: [VRFC 10-311] analyzing module RLSM_V
INFO: [VRFC 10-311] analyzing module RSTC_V
INFO: [VRFC 10-311] analyzing module TC_V
INFO: [VRFC 10-311] analyzing module TFIFO_V
INFO: [VRFC 10-311] analyzing module TLSM_V
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/maccsr2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACCSR2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/macdata2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACDATA2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/NAND/nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/nand_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nand_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/nand_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s30ml08gp00
INFO: [VRFC 10-311] analyzing module s30ml04gp00
INFO: [VRFC 10-311] analyzing module BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rlsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rstc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSTC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_up_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tlsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/trap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/uart_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_dev
INFO: [VRFC 10-311] analyzing module uart_transmitter_v
INFO: [VRFC 10-311] analyzing module uart_tfifo_v
INFO: [VRFC 10-311] analyzing module raminfr_v
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/virtual_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module virtual_mac
INFO: [VRFC 10-311] analyzing module virtual_mac_slave
INFO: [VRFC 10-311] analyzing module virtual_mac_master
