Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jul 14 15:31:24 2025
| Host         : DESKTOP-1JLB5A2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |              92 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             109 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG  |                                    | uart_tx_inst/TxD_i_1_n_0           |                1 |              1 |         1.00 |
|  segment1/XLXI_47/CLK |                                    |                                    |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG  | uart_tx_inst/bitcounter[3]_i_2_n_0 | uart_tx_inst/bitcounter[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG  | acf_inst/E[0]                      | reset_IBUF                         |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG  |                                    | reset_IBUF                         |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG  | tx_data_byte                       |                                    |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG  | uart_tx_inst/rightshiftreg         |                                    |                2 |             10 |         5.00 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/byte_count[1]_i_2_n_0        |                                    |                5 |             10 |         2.00 |
|  CLK100MHZ_IBUF_BUFG  |                                    | uart_tx_inst/counter[0]_i_1_n_0    |                4 |             14 |         3.50 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/sseg_data                    | m_b2d/FSM_onehot_state_reg[2]_0    |                3 |             15 |         5.00 |
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out                    |                                    |                6 |             15 |         2.50 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/dout[15]_i_1_n_0             |                                    |                3 |             16 |         5.33 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/byte_count[1]_i_2_n_0        | m_b2d/byte_count[1]_i_1_n_0        |               17 |             21 |         1.24 |
|  CLK100MHZ_IBUF_BUFG  | acf_data_to_send                   | reset_IBUF                         |               17 |             32 |         1.88 |
|  CLK100MHZ_IBUF_BUFG  | count                              | count0                             |                9 |             33 |         3.67 |
|  CLK100MHZ_IBUF_BUFG  | m_b2d/div                          |                                    |               13 |             33 |         2.54 |
|  CLK100MHZ_IBUF_BUFG  |                                    |                                    |               22 |             48 |         2.18 |
+-----------------------+------------------------------------+------------------------------------+------------------+----------------+--------------+


