# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/FinalProject {D:/FinalProject/signal_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:37 on Dec 10,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FinalProject" D:/FinalProject/signal_controller.sv 
# -- Compiling module signal_controller
# 
# Top level modules:
# 	signal_controller
# End time: 23:40:37 on Dec 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib nios_system
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/FinalProject {D:/FinalProject/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:37 on Dec 10,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/FinalProject" D:/FinalProject/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:40:38 on Dec 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs=""+acc"" testbench 
# Start time: 23:40:38 on Dec 10,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.signal_controller
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# ** Warning: (vsim-8315) D:/FinalProject/signal_controller.sv(79): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test
# ** Warning: (vsim-8315) D:/FinalProject/signal_controller.sv(33): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test
# End time: 00:13:02 on Dec 11,2019, Elapsed time: 0:32:24
# Errors: 0, Warnings: 2
