Classic Timing Analyzer report for sisau
Wed May 22 01:10:28 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_5'
  9. Clock Setup: 'senzon_1'
 10. Clock Setup: 'senzor_4'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.366 ns                         ; senzor_4                           ; Logica_miscare:inst6|stanga            ; --         ; senzor_2 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 32.530 ns                        ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.340 ns                        ; senzor_4                           ; C_IN1_D2                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 15.460 ns                        ; senzor_2                           ; Logica_miscare:inst6|count_ture[2]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 116.65 MHz ( period = 8.573 ns ) ; count_ture:inst12|cifra_zeci[3]    ; afisare_multiplexata:inst11|digit_2[3] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 139.47 MHz ( period = 7.170 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]     ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 139.47 MHz ( period = 7.170 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 139.47 MHz ( period = 7.170 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 139.47 MHz ( period = 7.170 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5]     ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Selectie_proba:inst1|circuit[0]    ; Logica_miscare:inst6|count_ture[7]     ; clk        ; clk      ; 100          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                        ;            ;          ; 100          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 116.65 MHz ( period = 8.573 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.838 ns                ;
; N/A                                     ; 116.66 MHz ( period = 8.572 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.837 ns                ;
; N/A                                     ; 116.71 MHz ( period = 8.568 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.833 ns                ;
; N/A                                     ; 117.21 MHz ( period = 8.532 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.797 ns                ;
; N/A                                     ; 117.22 MHz ( period = 8.531 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.796 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.792 ns                ;
; N/A                                     ; 118.89 MHz ( period = 8.411 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.676 ns                ;
; N/A                                     ; 118.91 MHz ( period = 8.410 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.675 ns                ;
; N/A                                     ; 118.96 MHz ( period = 8.406 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.671 ns                ;
; N/A                                     ; 121.70 MHz ( period = 8.217 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.482 ns                ;
; N/A                                     ; 121.71 MHz ( period = 8.216 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.481 ns                ;
; N/A                                     ; 121.77 MHz ( period = 8.212 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; 124.08 MHz ( period = 8.059 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 124.73 MHz ( period = 8.017 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 125.99 MHz ( period = 7.937 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 5.665 ns                ;
; N/A                                     ; 126.66 MHz ( period = 7.895 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 5.580 ns                ;
; N/A                                     ; 126.76 MHz ( period = 7.889 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 127.76 MHz ( period = 7.827 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 5.512 ns                ;
; N/A                                     ; 127.94 MHz ( period = 7.816 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; afisare_multiplexata:inst11|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 1.081 ns                ;
; N/A                                     ; 128.01 MHz ( period = 7.812 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; afisare_multiplexata:inst11|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 1.077 ns                ;
; N/A                                     ; 128.45 MHz ( period = 7.785 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 5.515 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 5.492 ns                ;
; N/A                                     ; 129.15 MHz ( period = 7.743 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 5.430 ns                ;
; N/A                                     ; 129.15 MHz ( period = 7.743 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 5.471 ns                ;
; N/A                                     ; 129.75 MHz ( period = 7.707 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; afisare_multiplexata:inst11|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 0.972 ns                ;
; N/A                                     ; 134.61 MHz ( period = 7.429 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 5.111 ns                ;
; N/A                                     ; 136.80 MHz ( period = 7.310 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 4.991 ns                ;
; N/A                                     ; 136.86 MHz ( period = 7.307 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 4.985 ns                ;
; N/A                                     ; 136.87 MHz ( period = 7.306 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 4.991 ns                ;
; N/A                                     ; 137.17 MHz ( period = 7.290 ns )                    ; Logica_miscare:inst6|count_ture[5]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 5.021 ns                ;
; N/A                                     ; 138.47 MHz ( period = 7.222 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 4.953 ns                ;
; N/A                                     ; 138.47 MHz ( period = 7.222 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 4.949 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 4.835 ns                ;
; N/A                                     ; 140.59 MHz ( period = 7.113 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 4.791 ns                ;
; N/A                                     ; 141.84 MHz ( period = 7.050 ns )                    ; Logica_miscare:inst6|count_ture[5]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 142.25 MHz ( period = 7.030 ns )                    ; Logica_miscare:inst6|count_ture[1]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 144.76 MHz ( period = 6.908 ns )                    ; Logica_miscare:inst6|count_ture[2]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 4.615 ns                ;
; N/A                                     ; 148.02 MHz ( period = 6.756 ns )                    ; Logica_miscare:inst6|count_ture[3]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 4.465 ns                ;
; N/A                                     ; 148.94 MHz ( period = 6.714 ns )                    ; Logica_miscare:inst6|count_ture[4]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 4.421 ns                ;
; N/A                                     ; 150.35 MHz ( period = 6.651 ns )                    ; Logica_miscare:inst6|count_ture[5]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 151.17 MHz ( period = 6.615 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 4.542 ns                ;
; N/A                                     ; 152.14 MHz ( period = 6.573 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 4.457 ns                ;
; N/A                                     ; 155.16 MHz ( period = 6.445 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 4.369 ns                ;
; N/A                                     ; 156.67 MHz ( period = 6.383 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 4.263 ns                ;
; N/A                                     ; 160.85 MHz ( period = 6.217 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                        ; None                      ; 4.060 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.862 ns                ;
; N/A                                     ; 172.80 MHz ( period = 5.787 ns )                    ; count_ture:inst12|cifra_zeci[3]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.551 ns                ;
; N/A                                     ; 174.03 MHz ( period = 5.746 ns )                    ; count_ture:inst12|cifra_zeci[1]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.510 ns                ;
; N/A                                     ; 177.78 MHz ( period = 5.625 ns )                    ; count_ture:inst12|cifra_zeci[2]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.389 ns                ;
; N/A                                     ; 179.02 MHz ( period = 5.586 ns )                    ; Logica_miscare:inst6|count_ture[0]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.492 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 8.546 ns                ;
; N/A                                     ; 184.13 MHz ( period = 5.431 ns )                    ; count_ture:inst12|cifra_zeci[0]                                      ; afisare_multiplexata:inst11|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; 187.30 MHz ( period = 5.339 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 189.57 MHz ( period = 5.275 ns )                    ; Logica_miscare:inst6|count_ture[6]                                   ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                        ; None                      ; 3.154 ns                ;
; N/A                                     ; 189.72 MHz ( period = 5.271 ns )                    ; Logica_miscare:inst6|count_ture[6]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 191.24 MHz ( period = 5.229 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 8.620 ns                ;
; N/A                                     ; 191.57 MHz ( period = 5.220 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.582 ns                ;
; N/A                                     ; 192.60 MHz ( period = 5.192 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 8.582 ns                ;
; N/A                                     ; 192.79 MHz ( period = 5.187 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 8.327 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 8.322 ns                ;
; N/A                                     ; 193.20 MHz ( period = 5.176 ns )                    ; afisare_multiplexata:inst11|digit_2[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 8.562 ns                ;
; N/A                                     ; 195.16 MHz ( period = 5.124 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 5.016 ns                ;
; N/A                                     ; 196.66 MHz ( period = 5.085 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.976 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 196.97 MHz ( period = 5.077 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.718 ns                ;
; N/A                                     ; 197.04 MHz ( period = 5.075 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; afisare_multiplexata:inst11|digit_4[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.960 ns                ;
; N/A                                     ; 197.82 MHz ( period = 5.055 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.857 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.853 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.599 ns                ;
; N/A                                     ; 201.78 MHz ( period = 4.956 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; afisare_multiplexata:inst11|digit_2[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.841 ns                ;
; N/A                                     ; 203.62 MHz ( period = 4.911 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 206.61 MHz ( period = 4.840 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 4.732 ns                ;
; N/A                                     ; 207.60 MHz ( period = 4.817 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.916 ns                ;
; N/A                                     ; 208.29 MHz ( period = 4.801 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; 208.42 MHz ( period = 4.798 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 4.688 ns                ;
; N/A                                     ; 208.64 MHz ( period = 4.793 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 4.434 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 4.432 ns                ;
; N/A                                     ; 208.81 MHz ( period = 4.789 ns )                    ; afisare_multiplexata:inst11|digit_3[0]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 211.51 MHz ( period = 4.728 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.827 ns                ;
; N/A                                     ; 213.08 MHz ( period = 4.693 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 8.084 ns                ;
; N/A                                     ; 214.73 MHz ( period = 4.657 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 8.046 ns                ;
; N/A                                     ; 214.78 MHz ( period = 4.656 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 8.046 ns                ;
; N/A                                     ; 215.01 MHz ( period = 4.651 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.791 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.786 ns                ;
; N/A                                     ; 215.52 MHz ( period = 4.640 ns )                    ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 8.026 ns                ;
; N/A                                     ; 217.44 MHz ( period = 4.599 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.990 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 219.20 MHz ( period = 4.562 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.952 ns                ;
; N/A                                     ; 219.44 MHz ( period = 4.557 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.697 ns                ;
; N/A                                     ; 219.68 MHz ( period = 4.552 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 219.97 MHz ( period = 4.546 ns )                    ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.932 ns                ;
; N/A                                     ; 220.07 MHz ( period = 4.544 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 221.34 MHz ( period = 4.518 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.617 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.901 ns                ;
; N/A                                     ; 223.02 MHz ( period = 4.484 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; afisare_multiplexata:inst11|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.248 ns                ;
; N/A                                     ; 223.51 MHz ( period = 4.474 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 223.56 MHz ( period = 4.473 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.863 ns                ;
; N/A                                     ; 223.81 MHz ( period = 4.468 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.608 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.603 ns                ;
; N/A                                     ; 224.37 MHz ( period = 4.457 ns )                    ; afisare_multiplexata:inst11|digit_3[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.843 ns                ;
; N/A                                     ; 224.47 MHz ( period = 4.455 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.554 ns                ;
; N/A                                     ; 229.57 MHz ( period = 4.356 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 231.16 MHz ( period = 4.326 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.775 ns                ;
; N/A                                     ; 232.45 MHz ( period = 4.302 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.693 ns                ;
; N/A                                     ; 233.10 MHz ( period = 4.290 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 233.15 MHz ( period = 4.289 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 233.43 MHz ( period = 4.284 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.482 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.477 ns                ;
; N/A                                     ; 234.03 MHz ( period = 4.273 ns )                    ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.717 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 234.58 MHz ( period = 4.263 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.652 ns                ;
; N/A                                     ; 234.74 MHz ( period = 4.260 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.392 ns                ;
; N/A                                     ; 235.24 MHz ( period = 4.251 ns )                    ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.637 ns                ;
; N/A                                     ; 235.90 MHz ( period = 4.239 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.630 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.590 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.589 ns                ;
; N/A                                     ; 238.27 MHz ( period = 4.197 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.337 ns                ;
; N/A                                     ; 238.72 MHz ( period = 4.189 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.329 ns                ;
; N/A                                     ; 238.78 MHz ( period = 4.188 ns )                    ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.574 ns                ;
; N/A                                     ; 241.55 MHz ( period = 4.140 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 7.535 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 7.495 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 7.494 ns                ;
; N/A                                     ; 244.02 MHz ( period = 4.098 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 7.242 ns                ;
; N/A                                     ; 244.50 MHz ( period = 4.090 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 7.234 ns                ;
; N/A                                     ; 244.56 MHz ( period = 4.089 ns )                    ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 7.479 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; Logica_miscare:inst6|count_ture[7]                                   ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 271.52 MHz ( period = 3.683 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 6.782 ns                ;
; N/A                                     ; 273.82 MHz ( period = 3.652 ns )                    ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 2.487 ns                ;
; N/A                                     ; 275.18 MHz ( period = 3.634 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 6.733 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; Selectie_proba:inst1|reset_counter                                   ; debouncing:inst3|inst                                                ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; 279.64 MHz ( period = 3.576 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; 280.58 MHz ( period = 3.564 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; 287.36 MHz ( period = 3.480 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; 291.63 MHz ( period = 3.429 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 6.569 ns                ;
; N/A                                     ; 291.72 MHz ( period = 3.428 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 6.818 ns                ;
; N/A                                     ; 291.72 MHz ( period = 3.428 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 6.817 ns                ;
; N/A                                     ; 291.89 MHz ( period = 3.426 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 6.566 ns                ;
; N/A                                     ; 292.06 MHz ( period = 3.424 ns )                    ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 6.810 ns                ;
; N/A                                     ; 292.40 MHz ( period = 3.420 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 6.811 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 6.520 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 6.769 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 6.768 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 296.30 MHz ( period = 3.375 ns )                    ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 306.56 MHz ( period = 3.262 ns )                    ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.320 ns                ;
; N/A                                     ; 312.01 MHz ( period = 3.205 ns )                    ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.046 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 6.186 ns                ;
; N/A                                     ; 324.68 MHz ( period = 3.080 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.214 ns                ;
; N/A                                     ; 326.58 MHz ( period = 3.062 ns )                    ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 328.73 MHz ( period = 3.042 ns )                    ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.176 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.949 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.683 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.682 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|reset_counter                                   ; clk        ; clk      ; None                        ; None                      ; 1.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                        ; None                      ; 5.973 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                        ; None                      ; 6.222 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                        ; None                      ; 6.221 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                        ; None                      ; 5.970 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                        ; None                      ; 6.214 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 5.465 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|reset_counter                                   ; clk        ; clk      ; None                        ; None                      ; 1.503 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                        ; None                      ; 5.354 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                        ; None                      ; 5.292 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                        ; None                      ; 1.392 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                        ; None                      ; 5.421 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 139.47 MHz ( period = 7.170 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.791 ns                ;
; N/A   ; 140.29 MHz ( period = 7.128 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.706 ns                ;
; N/A   ; 141.88 MHz ( period = 7.048 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.665 ns                ;
; N/A   ; 142.73 MHz ( period = 7.006 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.580 ns                ;
; N/A   ; 142.86 MHz ( period = 7.000 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.618 ns                ;
; N/A   ; 144.13 MHz ( period = 6.938 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.512 ns                ;
; N/A   ; 145.01 MHz ( period = 6.896 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.515 ns                ;
; N/A   ; 145.39 MHz ( period = 6.878 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.492 ns                ;
; N/A   ; 145.90 MHz ( period = 6.854 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.430 ns                ;
; N/A   ; 145.90 MHz ( period = 6.854 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.471 ns                ;
; N/A   ; 152.91 MHz ( period = 6.540 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.111 ns                ;
; N/A   ; 155.74 MHz ( period = 6.421 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.991 ns                ;
; N/A   ; 155.81 MHz ( period = 6.418 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.985 ns                ;
; N/A   ; 155.84 MHz ( period = 6.417 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.991 ns                ;
; N/A   ; 156.23 MHz ( period = 6.401 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 5.021 ns                ;
; N/A   ; 157.90 MHz ( period = 6.333 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.953 ns                ;
; N/A   ; 157.90 MHz ( period = 6.333 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.949 ns                ;
; N/A   ; 159.59 MHz ( period = 6.266 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.835 ns                ;
; N/A   ; 160.67 MHz ( period = 6.224 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.791 ns                ;
; N/A   ; 162.31 MHz ( period = 6.161 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 162.84 MHz ( period = 6.141 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.741 ns                ;
; N/A   ; 166.14 MHz ( period = 6.019 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.615 ns                ;
; N/A   ; 170.44 MHz ( period = 5.867 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.465 ns                ;
; N/A   ; 171.67 MHz ( period = 5.825 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; 173.55 MHz ( period = 5.762 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.361 ns                ;
; N/A   ; 174.64 MHz ( period = 5.726 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.542 ns                ;
; N/A   ; 175.93 MHz ( period = 5.684 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.457 ns                ;
; N/A   ; 179.99 MHz ( period = 5.556 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.369 ns                ;
; N/A   ; 182.02 MHz ( period = 5.494 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.263 ns                ;
; N/A   ; 187.69 MHz ( period = 5.328 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.060 ns                ;
; N/A   ; 189.11 MHz ( period = 5.288 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 4.103 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.862 ns                ;
; N/A   ; 212.90 MHz ( period = 4.697 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 228.00 MHz ( period = 4.386 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 228.21 MHz ( period = 4.382 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 3.179 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.912 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 139.47 MHz ( period = 7.170 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.791 ns                ;
; N/A   ; 140.29 MHz ( period = 7.128 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.706 ns                ;
; N/A   ; 141.88 MHz ( period = 7.048 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.665 ns                ;
; N/A   ; 142.73 MHz ( period = 7.006 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.580 ns                ;
; N/A   ; 142.86 MHz ( period = 7.000 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.618 ns                ;
; N/A   ; 144.13 MHz ( period = 6.938 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.512 ns                ;
; N/A   ; 145.01 MHz ( period = 6.896 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.515 ns                ;
; N/A   ; 145.39 MHz ( period = 6.878 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.492 ns                ;
; N/A   ; 145.90 MHz ( period = 6.854 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.430 ns                ;
; N/A   ; 145.90 MHz ( period = 6.854 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.471 ns                ;
; N/A   ; 152.91 MHz ( period = 6.540 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.111 ns                ;
; N/A   ; 155.74 MHz ( period = 6.421 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.991 ns                ;
; N/A   ; 155.81 MHz ( period = 6.418 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.985 ns                ;
; N/A   ; 155.84 MHz ( period = 6.417 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.991 ns                ;
; N/A   ; 156.23 MHz ( period = 6.401 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 5.021 ns                ;
; N/A   ; 157.90 MHz ( period = 6.333 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.953 ns                ;
; N/A   ; 157.90 MHz ( period = 6.333 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.949 ns                ;
; N/A   ; 159.59 MHz ( period = 6.266 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.835 ns                ;
; N/A   ; 160.67 MHz ( period = 6.224 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.791 ns                ;
; N/A   ; 162.31 MHz ( period = 6.161 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 162.84 MHz ( period = 6.141 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.741 ns                ;
; N/A   ; 166.14 MHz ( period = 6.019 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.615 ns                ;
; N/A   ; 170.44 MHz ( period = 5.867 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.465 ns                ;
; N/A   ; 171.67 MHz ( period = 5.825 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; 173.55 MHz ( period = 5.762 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.361 ns                ;
; N/A   ; 174.64 MHz ( period = 5.726 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.542 ns                ;
; N/A   ; 175.93 MHz ( period = 5.684 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.457 ns                ;
; N/A   ; 179.99 MHz ( period = 5.556 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.369 ns                ;
; N/A   ; 182.02 MHz ( period = 5.494 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.263 ns                ;
; N/A   ; 187.69 MHz ( period = 5.328 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.060 ns                ;
; N/A   ; 189.11 MHz ( period = 5.288 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.103 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.862 ns                ;
; N/A   ; 212.90 MHz ( period = 4.697 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 228.00 MHz ( period = 4.386 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 228.21 MHz ( period = 4.382 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.179 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.912 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 139.47 MHz ( period = 7.170 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.791 ns                ;
; N/A   ; 140.29 MHz ( period = 7.128 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.706 ns                ;
; N/A   ; 141.88 MHz ( period = 7.048 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.665 ns                ;
; N/A   ; 142.73 MHz ( period = 7.006 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.580 ns                ;
; N/A   ; 142.86 MHz ( period = 7.000 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.618 ns                ;
; N/A   ; 144.13 MHz ( period = 6.938 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.512 ns                ;
; N/A   ; 145.01 MHz ( period = 6.896 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.515 ns                ;
; N/A   ; 145.39 MHz ( period = 6.878 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.492 ns                ;
; N/A   ; 145.90 MHz ( period = 6.854 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.430 ns                ;
; N/A   ; 145.90 MHz ( period = 6.854 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.471 ns                ;
; N/A   ; 152.91 MHz ( period = 6.540 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.111 ns                ;
; N/A   ; 155.74 MHz ( period = 6.421 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.991 ns                ;
; N/A   ; 155.81 MHz ( period = 6.418 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.985 ns                ;
; N/A   ; 155.84 MHz ( period = 6.417 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.991 ns                ;
; N/A   ; 156.23 MHz ( period = 6.401 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 5.021 ns                ;
; N/A   ; 157.90 MHz ( period = 6.333 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.953 ns                ;
; N/A   ; 157.90 MHz ( period = 6.333 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.949 ns                ;
; N/A   ; 159.59 MHz ( period = 6.266 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.835 ns                ;
; N/A   ; 160.67 MHz ( period = 6.224 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.791 ns                ;
; N/A   ; 162.31 MHz ( period = 6.161 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 162.84 MHz ( period = 6.141 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.741 ns                ;
; N/A   ; 166.14 MHz ( period = 6.019 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.615 ns                ;
; N/A   ; 170.44 MHz ( period = 5.867 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.465 ns                ;
; N/A   ; 171.67 MHz ( period = 5.825 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; 173.55 MHz ( period = 5.762 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.361 ns                ;
; N/A   ; 174.64 MHz ( period = 5.726 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.542 ns                ;
; N/A   ; 175.93 MHz ( period = 5.684 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.457 ns                ;
; N/A   ; 179.99 MHz ( period = 5.556 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.369 ns                ;
; N/A   ; 182.02 MHz ( period = 5.494 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.263 ns                ;
; N/A   ; 187.69 MHz ( period = 5.328 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.060 ns                ;
; N/A   ; 189.11 MHz ( period = 5.288 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.103 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.862 ns                ;
; N/A   ; 212.90 MHz ( period = 4.697 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 228.00 MHz ( period = 4.386 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 228.21 MHz ( period = 4.382 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.179 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.912 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 139.47 MHz ( period = 7.170 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.791 ns                ;
; N/A   ; 140.29 MHz ( period = 7.128 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.706 ns                ;
; N/A   ; 141.88 MHz ( period = 7.048 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.665 ns                ;
; N/A   ; 142.73 MHz ( period = 7.006 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.580 ns                ;
; N/A   ; 142.86 MHz ( period = 7.000 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.618 ns                ;
; N/A   ; 144.13 MHz ( period = 6.938 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.512 ns                ;
; N/A   ; 145.01 MHz ( period = 6.896 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.515 ns                ;
; N/A   ; 145.39 MHz ( period = 6.878 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.492 ns                ;
; N/A   ; 145.90 MHz ( period = 6.854 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.430 ns                ;
; N/A   ; 145.90 MHz ( period = 6.854 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.471 ns                ;
; N/A   ; 152.91 MHz ( period = 6.540 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.111 ns                ;
; N/A   ; 155.74 MHz ( period = 6.421 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.991 ns                ;
; N/A   ; 155.81 MHz ( period = 6.418 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.985 ns                ;
; N/A   ; 155.84 MHz ( period = 6.417 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.991 ns                ;
; N/A   ; 156.23 MHz ( period = 6.401 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 5.021 ns                ;
; N/A   ; 157.90 MHz ( period = 6.333 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.953 ns                ;
; N/A   ; 157.90 MHz ( period = 6.333 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.949 ns                ;
; N/A   ; 159.59 MHz ( period = 6.266 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.835 ns                ;
; N/A   ; 160.67 MHz ( period = 6.224 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.791 ns                ;
; N/A   ; 162.31 MHz ( period = 6.161 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.731 ns                ;
; N/A   ; 162.84 MHz ( period = 6.141 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.741 ns                ;
; N/A   ; 166.14 MHz ( period = 6.019 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.615 ns                ;
; N/A   ; 170.44 MHz ( period = 5.867 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.465 ns                ;
; N/A   ; 171.67 MHz ( period = 5.825 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.421 ns                ;
; N/A   ; 173.55 MHz ( period = 5.762 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.361 ns                ;
; N/A   ; 174.64 MHz ( period = 5.726 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.542 ns                ;
; N/A   ; 175.93 MHz ( period = 5.684 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.457 ns                ;
; N/A   ; 179.99 MHz ( period = 5.556 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.369 ns                ;
; N/A   ; 182.02 MHz ( period = 5.494 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.263 ns                ;
; N/A   ; 187.69 MHz ( period = 5.328 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.060 ns                ;
; N/A   ; 189.11 MHz ( period = 5.288 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 4.103 ns                ;
; N/A   ; 196.23 MHz ( period = 5.096 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.862 ns                ;
; N/A   ; 212.90 MHz ( period = 4.697 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 228.00 MHz ( period = 4.386 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 228.21 MHz ( period = 4.382 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 3.179 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.912 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                       ; None                       ; 3.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[7]                                   ; clk        ; clk      ; None                       ; None                       ; 3.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                       ; None                       ; 3.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[6]                                   ; clk        ; clk      ; None                       ; None                       ; 3.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                       ; None                       ; 4.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                       ; None                       ; 4.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                       ; None                       ; 4.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[2]                                   ; clk        ; clk      ; None                       ; None                       ; 4.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[4]                                   ; clk        ; clk      ; None                       ; None                       ; 4.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[5]                                   ; clk        ; clk      ; None                       ; None                       ; 4.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 4.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 4.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 4.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 4.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                       ; None                       ; 4.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                       ; None                       ; 4.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[3]                                   ; clk        ; clk      ; None                       ; None                       ; 4.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[1]                                   ; clk        ; clk      ; None                       ; None                       ; 4.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 5.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 5.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 5.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 5.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 5.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 5.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 5.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 5.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 5.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 5.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 5.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 5.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                       ; None                       ; 4.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 5.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 5.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 5.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 5.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 5.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 5.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Logica_miscare:inst6|count_ture[0]                                   ; clk        ; clk      ; None                       ; None                       ; 4.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_1[2]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 5.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 5.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 5.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 5.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 5.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 5.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 5.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 5.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                       ; None                       ; 1.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[1]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D4                                       ; clk        ; clk      ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D2                                       ; clk        ; clk      ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 5.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 5.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D1                                       ; clk        ; clk      ; None                       ; None                       ; 1.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 5.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 5.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|D3                                       ; clk        ; clk      ; None                       ; None                       ; 1.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|generator_adresa[0]                      ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 5.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 5.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 6.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 6.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 6.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 6.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 6.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 6.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 6.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 6.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 6.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 6.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 6.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 6.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 6.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 6.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 6.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|a                                        ; clk        ; clk      ; None                       ; None                       ; 6.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|d                                        ; clk        ; clk      ; None                       ; None                       ; 6.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|f                                        ; clk        ; clk      ; None                       ; None                       ; 6.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[1]                               ; afisare_multiplexata:inst11|b                                        ; clk        ; clk      ; None                       ; None                       ; 6.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[0]                                   ; count_ture:inst12|cifra_unitati[0]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[0]                                      ; count_ture:inst12|cifra_zeci[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[3]                                      ; count_ture:inst12|cifra_zeci[3]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[1]                                      ; count_ture:inst12|cifra_zeci[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_zeci[2]                                      ; count_ture:inst12|cifra_zeci[2]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[1]                                   ; count_ture:inst12|cifra_unitati[1]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[3]                                   ; count_ture:inst12|cifra_unitati[3]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_ture:inst12|cifra_unitati[2]                                   ; count_ture:inst12|cifra_unitati[2]                                   ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_3[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|c                                        ; clk        ; clk      ; None                       ; None                       ; 7.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_2[3]                               ; afisare_multiplexata:inst11|e                                        ; clk        ; clk      ; None                       ; None                       ; 7.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst11|digit_4[3]                               ; afisare_multiplexata:inst11|g                                        ; clk        ; clk      ; None                       ; None                       ; 7.459 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From             ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+----------------------------------------+----------+
; N/A                                     ; None                                                ; 5.366 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A                                     ; None                                                ; 5.209 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A                                     ; None                                                ; 5.127 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A                                     ; None                                                ; 4.970 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A                                     ; None                                                ; 4.441 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A                                     ; None                                                ; 4.202 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A                                     ; None                                                ; 0.779 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.767 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.724 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.712 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.539 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 0.527 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 0.326 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.314 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.271 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.259 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.180 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.141 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.129 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.125 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.086 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 0.086 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 0.086 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.086 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.074 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 0.074 ns   ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 0.074 ns   ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.074 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.031 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.019 ns   ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.014 ns   ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.041 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.060 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.099 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.111 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.154 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.166 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.226 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.273 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.328 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.367 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.379 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.439 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.458 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.494 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.513 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.513 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.513 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.513 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.552 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.564 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.568 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.607 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.619 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.624 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.679 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -0.679 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.679 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.679 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.698 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.734 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.753 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.812 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.822 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.856 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.858 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -0.864 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.867 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.877 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.911 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.913 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -0.919 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; -0.966 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.052 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.062 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.096 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.098 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.132 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.151 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.206 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.265 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.275 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.309 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.311 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.317 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.320 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.330 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.364 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.366 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.372 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.450 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.460 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.494 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.496 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.505 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.505 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.505 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.505 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.515 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.515 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.515 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.515 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.549 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.549 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.549 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.549 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.551 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.551 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.551 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.551 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; -1.560 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.570 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.604 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.606 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; -1.690 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.700 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.734 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.736 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.745 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.755 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.789 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.791 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; -1.958 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -1.968 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.002 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.004 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.143 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.153 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.187 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.189 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.198 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.208 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.242 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.244 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; -2.787 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A                                     ; None                                                ; -2.950 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A                                     ; None                                                ; -3.344 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; -3.514 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; -3.534 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; -3.898 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; -3.905 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; -3.939 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; -4.043 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; -4.088 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; -4.129 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; -4.149 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; -4.241 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; -4.459 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; -4.500 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; -4.733 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; -4.825 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; -4.952 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; -5.481 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; -5.497 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; -5.709 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; -5.709 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; -5.747 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; -5.809 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; -5.810 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; -5.842 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; -5.880 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; -5.880 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; -5.880 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; -6.050 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; -6.051 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; -6.052 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; -8.075 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; -8.265 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; -8.636 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; -8.868 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; -9.133 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; -9.323 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; -9.325 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; -9.692 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; -9.694 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; -10.847 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -10.859 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -10.987 ns ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; -11.300 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -11.312 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -11.440 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; -11.446 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -11.485 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -11.497 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -11.540 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; -11.552 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; -11.612 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -11.625 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; -11.680 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; -11.899 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -12.065 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -12.084 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -12.139 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; -12.250 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -12.305 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; -12.438 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; -12.448 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; -12.482 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; -12.484 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; -12.891 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                  ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 32.530 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.459 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.160 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.107 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.089 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.739 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.737 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.716 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.706 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.686 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.575 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.574 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.428 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.369 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.316 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.289 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.179 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.169 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.152 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.151 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.058 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.996 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.992 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.986 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.986 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.985 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.943 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.933 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.919 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.756 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.746 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.685 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.675 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.622 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.575 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.575 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.572 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.571 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.334 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.333 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.213 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.212 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.208 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.207 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.152 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.152 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 30.037 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 30.036 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.979 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.979 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.938 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.928 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.641 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.631 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.572 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.572 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.334 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.334 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.208 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.208 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.206 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.206 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.037 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 29.037 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 26.105 ns  ; afisare_multiplexata:inst11|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 26.055 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 26.010 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.783 ns  ; afisare_multiplexata:inst11|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 25.771 ns  ; afisare_multiplexata:inst11|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 25.769 ns  ; afisare_multiplexata:inst11|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 25.767 ns  ; afisare_multiplexata:inst11|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 25.734 ns  ; afisare_multiplexata:inst11|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 25.685 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.640 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 25.420 ns  ; afisare_multiplexata:inst11|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 25.312 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 25.302 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 25.267 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 25.257 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.995 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.994 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.927 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 24.926 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 23.995 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.995 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.927 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 23.927 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 22.305 ns  ; afisare_multiplexata:inst11|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 22.290 ns  ; afisare_multiplexata:inst11|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 21.977 ns  ; afisare_multiplexata:inst11|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 21.967 ns  ; afisare_multiplexata:inst11|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 20.708 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.637 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.338 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.285 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.267 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 20.255 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.184 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 20.070 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 20.015 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.999 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.944 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.917 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.915 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.894 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.885 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.884 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.864 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.854 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 19.832 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.814 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.753 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.752 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.700 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.647 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.645 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.629 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.606 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.592 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.574 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.547 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.535 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 19.522 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 19.494 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.467 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.464 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.462 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.441 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.431 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.411 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.357 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.347 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.330 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.329 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.300 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.299 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.279 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.277 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.259 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 19.256 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.246 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.236 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.226 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.224 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.222 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.201 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.191 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.174 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.171 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.170 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.164 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.164 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.163 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.153 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.121 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.115 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.114 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 19.111 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.097 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 19.094 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.060 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.059 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 19.041 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 19.014 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.968 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.934 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.924 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.913 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.909 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.904 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.894 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.877 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.876 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.863 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.856 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.854 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.853 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.835 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 18.829 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.801 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.800 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.783 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.774 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.753 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.753 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.750 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.749 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 18.721 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.719 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.717 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.711 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.711 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.710 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.709 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.692 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.691 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.668 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.664 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 18.658 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.654 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzor_2   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 15.340 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 15.339 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 15.193 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 15.192 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 14.929 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 14.559 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 14.339 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.339 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 14.181 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.181 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.053 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 14.043 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 13.623 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.253 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.195 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 13.194 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 13.163 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.147 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 13.137 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.864 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.854 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.793 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 12.194 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 12.194 ns       ; senzor_3 ; A_IN1_D1 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From             ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+----------------------------------------+----------+
; N/A                                     ; None                                                ; 15.460 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 15.450 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 15.446 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 15.444 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 15.405 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 15.395 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 15.391 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 15.389 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 15.220 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 15.210 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 15.206 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 15.204 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 14.767 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; clk      ;
; N/A                                     ; None                                                ; 14.757 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; clk      ;
; N/A                                     ; None                                                ; 14.753 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; clk      ;
; N/A                                     ; None                                                ; 14.751 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; clk      ;
; N/A                                     ; None                                                ; 14.574 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 14.519 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 14.334 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 14.234 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 14.179 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 13.994 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 13.881 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; clk      ;
; N/A                                     ; None                                                ; 13.709 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 13.661 ns ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 13.654 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 13.606 ns ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 13.541 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; clk      ;
; N/A                                     ; None                                                ; 13.469 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 13.421 ns ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 13.016 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; clk      ;
; N/A                                     ; None                                                ; 12.968 ns ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; clk      ;
; N/A                                     ; None                                                ; 11.946 ns ; senzor_2         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 11.891 ns ; senzor_5         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 11.706 ns ; senzon_1         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 11.253 ns ; senzor_4         ; debouncing:inst17|inst                 ; clk      ;
; N/A                                     ; None                                                ; 9.960 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; 9.958 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; 9.591 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; 9.589 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; 9.399 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[0] ; clk      ;
; N/A                                     ; None                                                ; 9.134 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[0] ; clk      ;
; N/A                                     ; None                                                ; 8.902 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; 8.531 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; 8.341 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[0] ; clk      ;
; N/A                                     ; None                                                ; 6.318 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; 6.317 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; 6.316 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; 6.146 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; 6.146 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; 6.146 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; 6.108 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; 6.076 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; 6.075 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; 6.013 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[1] ; clk      ;
; N/A                                     ; None                                                ; 5.975 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[2] ; clk      ;
; N/A                                     ; None                                                ; 5.975 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; 5.975 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_3[3] ; clk      ;
; N/A                                     ; None                                                ; 5.763 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; 5.747 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; 5.218 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_1[2] ; clk      ;
; N/A                                     ; None                                                ; 5.091 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; 4.999 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; 4.766 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; 4.507 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[1] ; clk      ;
; N/A                                     ; None                                                ; 4.415 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_4[2] ; clk      ;
; N/A                                     ; None                                                ; 4.395 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; 4.354 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; 4.309 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; 4.205 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[1] ; clk      ;
; N/A                                     ; None                                                ; 4.171 ns  ; senzor_3         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; 4.164 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[2] ; clk      ;
; N/A                                     ; None                                                ; 3.800 ns  ; senzor_5         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; 3.780 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_1[1] ; clk      ;
; N/A                                     ; None                                                ; 3.638 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.628 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.624 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.622 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.610 ns  ; senzon_1         ; afisare_multiplexata:inst11|digit_2[3] ; clk      ;
; N/A                                     ; None                                                ; 3.583 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.573 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.569 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.567 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.398 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.388 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.384 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.382 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 3.216 ns  ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A                                     ; None                                                ; 3.185 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.175 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.171 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.169 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.130 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.120 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.116 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.114 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 3.053 ns  ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A                                     ; None                                                ; 3.000 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.990 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.986 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.984 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.945 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.945 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.945 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.945 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.935 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.935 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.935 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.935 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.931 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.931 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.931 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.931 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.929 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.929 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.929 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.929 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.890 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.880 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.876 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.874 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.760 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.752 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.750 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.746 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.744 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.705 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.697 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.695 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.691 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.689 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.512 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.492 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.482 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.478 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.476 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.412 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.357 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.307 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.299 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.297 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.293 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.291 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.252 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[2]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.244 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.242 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[3]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.238 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[4]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.236 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[1]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.172 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.114 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.059 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_4 ;
; N/A                                     ; None                                                ; 2.059 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 2.059 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 2.059 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 2.004 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.959 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.904 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.887 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.874 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.839 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.832 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.819 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.784 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.774 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.719 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.719 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.719 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.719 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.664 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.647 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.606 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.599 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.534 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.479 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.434 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.421 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.386 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.379 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.366 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[5]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.331 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.266 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.249 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.201 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.194 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.194 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.194 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.194 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.146 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[6]     ; senzor_4 ;
; N/A                                     ; None                                                ; 1.146 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzon_1 ;
; N/A                                     ; None                                                ; 1.146 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.146 ns  ; senzor_2         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.139 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.091 ns  ; senzor_5         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.081 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_5 ;
; N/A                                     ; None                                                ; 1.026 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[7]     ; senzor_2 ;
; N/A                                     ; None                                                ; 1.009 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.961 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_5 ;
; N/A                                     ; None                                                ; 0.954 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[0]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.906 ns  ; senzon_1         ; Logica_miscare:inst6|count_ture[6]     ; senzor_2 ;
; N/A                                     ; None                                                ; 0.741 ns  ; senzor_4         ; Logica_miscare:inst6|count_ture[0]     ; senzon_1 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                  ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 22 01:10:28 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "afisare_multiplexata:inst11|a" is a latch
    Warning: Node "afisare_multiplexata:inst11|b" is a latch
    Warning: Node "afisare_multiplexata:inst11|c" is a latch
    Warning: Node "afisare_multiplexata:inst11|d" is a latch
    Warning: Node "afisare_multiplexata:inst11|e" is a latch
    Warning: Node "afisare_multiplexata:inst11|f" is a latch
    Warning: Node "afisare_multiplexata:inst11|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux0~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux1~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst11|Mux2~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_2[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_3[1]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst17|inst" as buffer
    Info: Detected gated clock "debouncing:inst17|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|generator_adresa[0]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB[1]~7" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_1[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst11|digit_4[2]" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|count_ture[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal4~0" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[0]" as buffer
    Info: Detected ripple clock "Selectie_proba:inst1|circuit[1]" as buffer
Info: Clock "clk" has Internal fmax of 116.65 MHz between source register "count_ture:inst12|cifra_zeci[3]" and destination register "afisare_multiplexata:inst11|digit_2[3]" (period= 8.573 ns)
    Info: + Longest register to register delay is 1.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 5; REG Node = 'count_ture:inst12|cifra_zeci[3]'
        Info: 2: + IC(0.484 ns) + CELL(0.651 ns) = 1.135 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 4; COMB Node = 'afisare_multiplexata:inst11|digit_2[3]~1'
        Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 1.730 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'afisare_multiplexata:inst11|digit_2~5'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.838 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[3]'
        Info: Total cell delay = 0.965 ns ( 52.50 % )
        Info: Total interconnect delay = 0.873 ns ( 47.50 % )
    Info: - Smallest clock skew is -6.471 ns
        Info: + Shortest clock path from clock "clk" to destination register is 13.517 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.679 ns) + CELL(0.970 ns) = 3.749 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.727 ns) + CELL(0.970 ns) = 5.446 ns; Loc. = LCFF_X12_Y7_N19; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.115 ns) + CELL(0.970 ns) = 7.531 ns; Loc. = LCFF_X13_Y5_N1; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst|inst12'
            Info: 5: + IC(0.397 ns) + CELL(0.970 ns) = 8.898 ns; Loc. = LCFF_X13_Y5_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst1|inst12'
            Info: 6: + IC(1.108 ns) + CELL(0.970 ns) = 10.976 ns; Loc. = LCFF_X17_Y5_N9; Fanout = 16; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst7|numarator_10:inst2|inst12'
            Info: 7: + IC(1.875 ns) + CELL(0.666 ns) = 13.517 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 1; REG Node = 'afisare_multiplexata:inst11|digit_2[3]'
            Info: Total cell delay = 6.616 ns ( 48.95 % )
            Info: Total interconnect delay = 6.901 ns ( 51.05 % )
        Info: - Longest clock path from clock "clk" to source register is 19.988 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.679 ns) + CELL(0.970 ns) = 3.749 ns; Loc. = LCFF_X13_Y7_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(0.392 ns) + CELL(0.970 ns) = 5.111 ns; Loc. = LCFF_X13_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(1.897 ns) + CELL(0.970 ns) = 7.978 ns; Loc. = LCFF_X21_Y3_N23; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.048 ns) + CELL(0.970 ns) = 9.996 ns; Loc. = LCFF_X18_Y3_N9; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst|inst12'
            Info: 6: + IC(0.394 ns) + CELL(0.970 ns) = 11.360 ns; Loc. = LCFF_X18_Y3_N13; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst1|inst12'
            Info: 7: + IC(1.538 ns) + CELL(0.970 ns) = 13.868 ns; Loc. = LCFF_X17_Y9_N15; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst6|numarator_10:inst2|inst12'
            Info: 8: + IC(0.404 ns) + CELL(0.970 ns) = 15.242 ns; Loc. = LCFF_X17_Y9_N9; Fanout = 2; REG Node = 'debouncing:inst17|inst'
            Info: 9: + IC(0.448 ns) + CELL(0.623 ns) = 16.313 ns; Loc. = LCCOMB_X17_Y9_N22; Fanout = 1; COMB Node = 'debouncing:inst17|inst3'
            Info: 10: + IC(2.163 ns) + CELL(0.000 ns) = 18.476 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'debouncing:inst17|inst3~clkctrl'
            Info: 11: + IC(0.846 ns) + CELL(0.666 ns) = 19.988 ns; Loc. = LCFF_X24_Y8_N25; Fanout = 5; REG Node = 'count_ture:inst12|cifra_zeci[3]'
            Info: Total cell delay = 9.179 ns ( 45.92 % )
            Info: Total interconnect delay = 10.809 ns ( 54.08 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" has Internal fmax of 139.47 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 7.17 ns)
    Info: + Longest register to register delay is 5.791 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(1.767 ns) + CELL(0.706 ns) = 2.473 ns; Loc. = LCCOMB_X9_Y7_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.559 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.645 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.731 ns; Loc. = LCCOMB_X9_Y7_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~13'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.237 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~15'
        Info: 7: + IC(1.782 ns) + CELL(0.206 ns) = 5.225 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~17'
        Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 5.791 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.882 ns ( 32.50 % )
        Info: Total interconnect delay = 3.909 ns ( 67.50 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 8.435 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(2.039 ns) + CELL(0.206 ns) = 3.190 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(1.145 ns) + CELL(0.206 ns) = 4.541 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(2.174 ns) + CELL(0.000 ns) = 6.715 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.354 ns) + CELL(0.366 ns) = 8.435 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.723 ns ( 20.43 % )
            Info: Total interconnect delay = 6.712 ns ( 79.57 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 8.434 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
            Info: 2: + IC(2.039 ns) + CELL(0.206 ns) = 3.190 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(1.145 ns) + CELL(0.206 ns) = 4.541 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(2.174 ns) + CELL(0.000 ns) = 6.715 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.353 ns) + CELL(0.366 ns) = 8.434 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.723 ns ( 20.43 % )
            Info: Total interconnect delay = 6.711 ns ( 79.57 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.380 ns
Info: Clock "senzor_5" has Internal fmax of 139.47 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 7.17 ns)
    Info: + Longest register to register delay is 5.791 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(1.767 ns) + CELL(0.706 ns) = 2.473 ns; Loc. = LCCOMB_X9_Y7_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.559 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.645 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.731 ns; Loc. = LCCOMB_X9_Y7_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~13'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.237 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~15'
        Info: 7: + IC(1.782 ns) + CELL(0.206 ns) = 5.225 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~17'
        Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 5.791 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.882 ns ( 32.50 % )
        Info: Total interconnect delay = 3.909 ns ( 67.50 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 8.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 8; CLK Node = 'senzor_5'
            Info: 2: + IC(1.940 ns) + CELL(0.370 ns) = 3.245 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(1.145 ns) + CELL(0.206 ns) = 4.596 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(2.174 ns) + CELL(0.000 ns) = 6.770 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.354 ns) + CELL(0.366 ns) = 8.490 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.877 ns ( 22.11 % )
            Info: Total interconnect delay = 6.613 ns ( 77.89 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 8.489 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 8; CLK Node = 'senzor_5'
            Info: 2: + IC(1.940 ns) + CELL(0.370 ns) = 3.245 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(1.145 ns) + CELL(0.206 ns) = 4.596 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(2.174 ns) + CELL(0.000 ns) = 6.770 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.353 ns) + CELL(0.366 ns) = 8.489 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 1.877 ns ( 22.11 % )
            Info: Total interconnect delay = 6.612 ns ( 77.89 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.380 ns
Info: Clock "senzon_1" has Internal fmax of 139.47 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 7.17 ns)
    Info: + Longest register to register delay is 5.791 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(1.767 ns) + CELL(0.706 ns) = 2.473 ns; Loc. = LCCOMB_X9_Y7_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.559 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.645 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.731 ns; Loc. = LCCOMB_X9_Y7_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~13'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.237 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~15'
        Info: 7: + IC(1.782 ns) + CELL(0.206 ns) = 5.225 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~17'
        Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 5.791 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.882 ns ( 32.50 % )
        Info: Total interconnect delay = 3.909 ns ( 67.50 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 8.675 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'senzon_1'
            Info: 2: + IC(1.896 ns) + CELL(0.589 ns) = 3.430 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(1.145 ns) + CELL(0.206 ns) = 4.781 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(2.174 ns) + CELL(0.000 ns) = 6.955 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.354 ns) + CELL(0.366 ns) = 8.675 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 2.106 ns ( 24.28 % )
            Info: Total interconnect delay = 6.569 ns ( 75.72 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 8.674 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 8; CLK Node = 'senzon_1'
            Info: 2: + IC(1.896 ns) + CELL(0.589 ns) = 3.430 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(1.145 ns) + CELL(0.206 ns) = 4.781 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(2.174 ns) + CELL(0.000 ns) = 6.955 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.353 ns) + CELL(0.366 ns) = 8.674 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 2.106 ns ( 24.28 % )
            Info: Total interconnect delay = 6.568 ns ( 75.72 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.380 ns
Info: Clock "senzor_4" has Internal fmax of 139.47 MHz between source register "Logica_miscare:inst6|count_ture[1]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 7.17 ns)
    Info: + Longest register to register delay is 5.791 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
        Info: 2: + IC(1.767 ns) + CELL(0.706 ns) = 2.473 ns; Loc. = LCCOMB_X9_Y7_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.559 ns; Loc. = LCCOMB_X9_Y7_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.645 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.731 ns; Loc. = LCCOMB_X9_Y7_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~13'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.237 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~15'
        Info: 7: + IC(1.782 ns) + CELL(0.206 ns) = 5.225 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~17'
        Info: 8: + IC(0.360 ns) + CELL(0.206 ns) = 5.791 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.882 ns ( 32.50 % )
        Info: Total interconnect delay = 3.909 ns ( 67.50 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 9.128 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(2.324 ns) + CELL(0.614 ns) = 3.883 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(1.145 ns) + CELL(0.206 ns) = 5.234 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(2.174 ns) + CELL(0.000 ns) = 7.408 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.354 ns) + CELL(0.366 ns) = 9.128 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 3; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 2.131 ns ( 23.35 % )
            Info: Total interconnect delay = 6.997 ns ( 76.65 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 9.127 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
            Info: 2: + IC(2.324 ns) + CELL(0.614 ns) = 3.883 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
            Info: 3: + IC(1.145 ns) + CELL(0.206 ns) = 5.234 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 4: + IC(2.174 ns) + CELL(0.000 ns) = 7.408 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 5: + IC(1.353 ns) + CELL(0.366 ns) = 9.127 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[1]'
            Info: Total cell delay = 2.131 ns ( 23.35 % )
            Info: Total interconnect delay = 6.996 ns ( 76.65 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.380 ns
Warning: Circuit may not operate. Detected 100 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Selectie_proba:inst1|circuit[0]" and destination pin or register "Logica_miscare:inst6|count_ture[7]" for clock "clk" (Hold time is 3.766 ns)
    Info: + Largest clock skew is 7.119 ns
        Info: + Longest clock path from clock "clk" to destination register is 20.755 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.679 ns) + CELL(0.970 ns) = 3.749 ns; Loc. = LCFF_X13_Y7_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(0.392 ns) + CELL(0.970 ns) = 5.111 ns; Loc. = LCFF_X13_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(1.897 ns) + CELL(0.970 ns) = 7.978 ns; Loc. = LCFF_X21_Y3_N23; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.522 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 2; REG Node = 'debouncing:inst5|inst'
            Info: 6: + IC(0.440 ns) + CELL(0.623 ns) = 11.533 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(2.107 ns) + CELL(0.970 ns) = 14.610 ns; Loc. = LCFF_X9_Y7_N5; Fanout = 8; REG Node = 'Selectie_proba:inst1|circuit[1]'
            Info: 8: + IC(1.857 ns) + CELL(0.589 ns) = 17.056 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
            Info: 9: + IC(2.174 ns) + CELL(0.000 ns) = 19.230 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
            Info: 10: + IC(1.319 ns) + CELL(0.206 ns) = 20.755 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[7]'
            Info: Total cell delay = 7.368 ns ( 35.50 % )
            Info: Total interconnect delay = 13.387 ns ( 64.50 % )
        Info: - Shortest clock path from clock "clk" to source register is 13.636 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.679 ns) + CELL(0.970 ns) = 3.749 ns; Loc. = LCFF_X13_Y7_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
            Info: 3: + IC(0.392 ns) + CELL(0.970 ns) = 5.111 ns; Loc. = LCFF_X13_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
            Info: 4: + IC(1.897 ns) + CELL(0.970 ns) = 7.978 ns; Loc. = LCFF_X21_Y3_N23; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
            Info: 5: + IC(1.522 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X24_Y7_N9; Fanout = 1; REG Node = 'debouncing:inst5|inst1'
            Info: 6: + IC(0.000 ns) + CELL(0.393 ns) = 10.863 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
            Info: 7: + IC(2.107 ns) + CELL(0.666 ns) = 13.636 ns; Loc. = LCFF_X9_Y7_N11; Fanout = 9; REG Node = 'Selectie_proba:inst1|circuit[0]'
            Info: Total cell delay = 6.039 ns ( 44.29 % )
            Info: Total interconnect delay = 7.597 ns ( 55.71 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 3.049 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N11; Fanout = 9; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.460 ns) + CELL(0.206 ns) = 0.666 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 16; COMB Node = 'Selectie_proba:inst1|Decoder0~0'
        Info: 3: + IC(0.427 ns) + CELL(0.624 ns) = 1.717 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~21'
        Info: 4: + IC(0.390 ns) + CELL(0.206 ns) = 2.313 ns; Loc. = LCCOMB_X9_Y7_N8; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~23'
        Info: 5: + IC(0.370 ns) + CELL(0.366 ns) = 3.049 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[7]'
        Info: Total cell delay = 1.402 ns ( 45.98 % )
        Info: Total interconnect delay = 1.647 ns ( 54.02 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_2") is 5.366 ns
    Info: + Longest pin to register delay is 7.624 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
        Info: 2: + IC(6.313 ns) + CELL(0.366 ns) = 7.624 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.311 ns ( 17.20 % )
        Info: Total interconnect delay = 6.313 ns ( 82.80 % )
    Info: + Micro setup delay of destination is 1.512 ns
    Info: - Shortest clock path from clock "senzor_2" to destination register is 3.770 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(2.041 ns) + CELL(0.206 ns) = 3.192 ns; Loc. = LCCOMB_X17_Y9_N2; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 3.770 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.357 ns ( 35.99 % )
        Info: Total interconnect delay = 2.413 ns ( 64.01 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Logica_miscare:inst6|count_ture[7]" is 32.530 ns
    Info: + Longest clock path from clock "clk" to source register is 20.755 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.679 ns) + CELL(0.970 ns) = 3.749 ns; Loc. = LCFF_X13_Y7_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.392 ns) + CELL(0.970 ns) = 5.111 ns; Loc. = LCFF_X13_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.897 ns) + CELL(0.970 ns) = 7.978 ns; Loc. = LCFF_X21_Y3_N23; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.522 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.440 ns) + CELL(0.623 ns) = 11.533 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(2.107 ns) + CELL(0.970 ns) = 14.610 ns; Loc. = LCFF_X9_Y7_N5; Fanout = 8; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 8: + IC(1.857 ns) + CELL(0.589 ns) = 17.056 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
        Info: 9: + IC(2.174 ns) + CELL(0.000 ns) = 19.230 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
        Info: 10: + IC(1.319 ns) + CELL(0.206 ns) = 20.755 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[7]'
        Info: Total cell delay = 7.368 ns ( 35.50 % )
        Info: Total interconnect delay = 13.387 ns ( 64.50 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.775 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[7]'
        Info: 2: + IC(1.803 ns) + CELL(0.651 ns) = 2.454 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~3'
        Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 3.024 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~5'
        Info: 4: + IC(1.411 ns) + CELL(0.651 ns) = 5.086 ns; Loc. = LCCOMB_X17_Y9_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~2'
        Info: 5: + IC(0.678 ns) + CELL(0.319 ns) = 6.083 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~3'
        Info: 6: + IC(2.456 ns) + CELL(3.236 ns) = 11.775 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.063 ns ( 43.00 % )
        Info: Total interconnect delay = 6.712 ns ( 57.00 % )
Info: Longest tpd from source pin "senzor_4" to destination pin "C_IN1_D2" is 15.340 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 7; CLK Node = 'senzor_4'
    Info: 2: + IC(6.306 ns) + CELL(0.370 ns) = 7.621 ns; Loc. = LCCOMB_X17_Y9_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
    Info: 3: + IC(1.489 ns) + CELL(0.647 ns) = 9.757 ns; Loc. = LCCOMB_X13_Y11_N0; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~6'
    Info: 4: + IC(2.347 ns) + CELL(3.236 ns) = 15.340 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'C_IN1_D2'
    Info: Total cell delay = 5.198 ns ( 33.89 % )
    Info: Total interconnect delay = 10.142 ns ( 66.11 % )
Info: th for register "Logica_miscare:inst6|count_ture[2]" (data pin = "senzor_2", clock pin = "clk") is 15.460 ns
    Info: + Longest clock path from clock "clk" to destination register is 20.953 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.679 ns) + CELL(0.970 ns) = 3.749 ns; Loc. = LCFF_X13_Y7_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst|inst12'
        Info: 3: + IC(0.392 ns) + CELL(0.970 ns) = 5.111 ns; Loc. = LCFF_X13_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst1|inst12'
        Info: 4: + IC(1.897 ns) + CELL(0.970 ns) = 7.978 ns; Loc. = LCFF_X21_Y3_N23; Fanout = 8; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst5|numarator_10:inst2|inst12'
        Info: 5: + IC(1.522 ns) + CELL(0.970 ns) = 10.470 ns; Loc. = LCFF_X24_Y7_N15; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 6: + IC(0.440 ns) + CELL(0.623 ns) = 11.533 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 3; COMB Node = 'debouncing:inst5|inst3'
        Info: 7: + IC(2.107 ns) + CELL(0.970 ns) = 14.610 ns; Loc. = LCFF_X9_Y7_N5; Fanout = 8; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 8: + IC(1.857 ns) + CELL(0.589 ns) = 17.056 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2'
        Info: 9: + IC(2.174 ns) + CELL(0.000 ns) = 19.230 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'Logica_miscare:inst6|count_ture[1]~2clkctrl'
        Info: 10: + IC(1.357 ns) + CELL(0.366 ns) = 20.953 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 7.528 ns ( 35.93 % )
        Info: Total interconnect delay = 13.425 ns ( 64.07 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.493 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 7; CLK Node = 'senzor_2'
        Info: 2: + IC(2.039 ns) + CELL(0.206 ns) = 3.190 ns; Loc. = LCCOMB_X17_Y9_N8; Fanout = 10; COMB Node = 'Logica_miscare:inst6|Equal4~0'
        Info: 3: + IC(1.150 ns) + CELL(0.589 ns) = 4.929 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 4: + IC(0.358 ns) + CELL(0.206 ns) = 5.493 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|count_ture[2]'
        Info: Total cell delay = 1.946 ns ( 35.43 % )
        Info: Total interconnect delay = 3.547 ns ( 64.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Wed May 22 01:10:28 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


