
;; Function __feupdateenv (*__GI___feupdateenv, funcdef_no=3, decl_uid=1927, cgraph_uid=3, symbol_order=3)

Partition 1: size 4 align 4
	xtemp
Partition 0: size 2 align 2
	temp

;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 17.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 95 [ envp ])
        (reg:DI 5 di [ envp ])) ../sysdeps/x86_64/fpu/feupdateenv.c:24 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (parallel [
            (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -6 [0xfffffffffffffffa])) [2 temp+0 S2 A16])
                (asm_operands:HI ("fnstsw %0
	stmxcsr %1") ("=m") 0 []
                     []
                     [] ../sysdeps/x86_64/fpu/feupdateenv.c:29))
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -4 [0xfffffffffffffffc])) [1 xtemp+0 S4 A32])
                (asm_operands:SI ("fnstsw %0
	stmxcsr %1") ("=m") 1 []
                     []
                     [] ../sysdeps/x86_64/fpu/feupdateenv.c:29))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
        ]) ../sysdeps/x86_64/fpu/feupdateenv.c:29 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 96)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [1 xtemp+0 S4 A32])) ../sysdeps/x86_64/fpu/feupdateenv.c:30 -1
     (nil))
(insn 8 7 9 2 (parallel [
            (set (reg:HI 97 [ D.1999 ])
                (ior:HI (subreg:HI (reg:SI 96) 0)
                    (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -6 [0xfffffffffffffffa])) [2 temp+0 S2 A16])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/x86_64/fpu/feupdateenv.c:30 -1
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg:HI 98)
                (and:HI (reg:HI 97 [ D.1999 ])
                    (const_int 61 [0x3d])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/x86_64/fpu/feupdateenv.c:30 -1
     (nil))
(insn 10 9 11 2 (set (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -6 [0xfffffffffffffffa])) [2 temp+0 S2 A16])
        (reg:HI 98)) ../sysdeps/x86_64/fpu/feupdateenv.c:30 -1
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/v/f:DI 95 [ envp ])) ../sysdeps/x86_64/fpu/feupdateenv.c:33 -1
     (nil))
(call_insn 12 11 13 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__GI___fesetenv") [flags 0x43]  <function_decl 0x2b42d17c3510 __fesetenv>) [0 __fesetenv S1 A8])
            (const_int 0 [0]))) ../sysdeps/x86_64/fpu/feupdateenv.c:33 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("*__GI___fesetenv") [flags 0x43]  <function_decl 0x2b42d17c3510 __fesetenv>)
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 13 12 14 2 (set (reg:SI 99 [ D.2000 ])
        (zero_extend:SI (mem/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -6 [0xfffffffffffffffa])) [2 temp+0 S2 A16]))) ../sysdeps/x86/fpu/include/bits/fenv.h:38 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 5 di)
        (reg:SI 99 [ D.2000 ])) ../sysdeps/x86/fpu/include/bits/fenv.h:38 -1
     (nil))
(call_insn 15 14 16 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__feraiseexcept") [flags 0x41]  <function_decl 0x2b42d17bd1b0 ____feraiseexcept_renamed>) [0 ____feraiseexcept_renamed S1 A8])
            (const_int 0 [0]))) ../sysdeps/x86/fpu/include/bits/fenv.h:38 -1
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("*__feraiseexcept") [flags 0x41]  <function_decl 0x2b42d17bd1b0 ____feraiseexcept_renamed>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 16 15 20 2 (set (reg:SI 94 [ <retval> ])
        (const_int 0 [0])) ../sysdeps/x86_64/fpu/feupdateenv.c:41 -1
     (nil))
(insn 20 16 21 2 (set (reg/i:SI 0 ax)
        (reg:SI 94 [ <retval> ])) ../sysdeps/x86_64/fpu/feupdateenv.c:42 -1
     (nil))
(insn 21 20 0 2 (use (reg/i:SI 0 ax)) ../sysdeps/x86_64/fpu/feupdateenv.c:42 -1
     (nil))
