digraph "via::VisitorContext"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname=Helvetica,fontsize=10,labelfontname=Helvetica,labelfontsize=10];
  node [fontname=Helvetica,fontsize=10,shape=box,height=0.2,width=0.4];
  Node1 [id="Node000001",label="via::VisitorContext",height=0.2,width=0.4,color="gray40", fillcolor="grey60", style="filled", fontcolor="black",tooltip=" "];
  Node2 -> Node1 [id="edge1_Node000001_Node000002",dir="back",color="darkorchid3",style="dashed",tooltip=" ",label=" unit_ctx",fontcolor="grey" ];
  Node2 [id="Node000002",label="via::TransUnitContext",height=0.2,width=0.4,color="grey75", fillcolor="white", style="filled",URL="$classvia_1_1TransUnitContext.html",tooltip=" "];
  Node3 -> Node2 [id="edge2_Node000002_Node000003",dir="back",color="darkorchid3",style="dashed",tooltip=" ",label=" globals",fontcolor="grey" ];
  Node3 [id="Node000003",label="via::GlobalHolder",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$classvia_1_1GlobalHolder.html",tooltip="Contains globals."];
  Node4 -> Node2 [id="edge3_Node000002_Node000004",dir="back",color="darkorchid3",style="dashed",tooltip=" ",label=" function_stack",fontcolor="grey" ];
  Node4 [id="Node000004",label="via::CompilerFunctionStack",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$classvia_1_1CompilerFunctionStack.html",tooltip="Stack of active functions used during compilation."];
  Node5 -> Node4 [id="edge4_Node000004_Node000005",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node5 [id="Node000005",label="std::vector\< StackFunction \>",height=0.2,width=0.4,color="grey75", fillcolor="white", style="filled",tooltip=" "];
  Node6 -> Node1 [id="edge5_Node000001_Node000006",dir="back",color="darkorchid3",style="dashed",tooltip=" ",label=" reg_alloc",fontcolor="grey" ];
  Node6 [id="Node000006",label="via::RegisterAllocator",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$classvia_1_1RegisterAllocator.html",tooltip="Handles compile-time register allocation and deallocation."];
  Node7 -> Node1 [id="edge6_Node000001_Node000007",dir="back",color="darkorchid3",style="dashed",tooltip=" ",label=" err_bus",fontcolor="grey" ];
  Node7 [id="Node000007",label="via::CErrorBus",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$classvia_1_1CErrorBus.html",tooltip=" "];
}
