// Seed: 4282024301
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2
);
  id_4 :
  assert property (@(id_2) -1)
    if (-1'b0);
    else id_5 <= -1;
  id_6(
      id_5 * id_5
  );
  wire id_7;
  assign id_4 = 1;
endmodule
macromodule module_1 (
    output wand id_0,
    input wor id_1,
    output tri1 id_2,
    inout tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output wor id_8,
    input wor id_9,
    output wire id_10,
    input tri1 id_11,
    input tri1 id_12,
    input tri id_13,
    output tri0 id_14,
    input wor id_15,
    output tri id_16
);
  id_18(
      -1
  );
  xor primCall (id_0, id_5, id_9, id_11, id_3, id_13, id_15, id_12, id_1);
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6
  );
  assign modCall_1.type_8 = 0;
endmodule
