// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/26/2019 15:45:14"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LC3 (
	clk,
	IR,
	Bus,
	PC,
	current_state,
	memOut,
	MAROut,
	MDROut);
input 	clk;
output 	[15:0] IR;
output 	[15:0] Bus;
output 	[15:0] PC;
output 	[5:0] current_state;
output 	[15:0] memOut;
output 	[15:0] MAROut;
output 	[15:0] MDROut;

// Design Ports Information
// IR[0]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[1]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[2]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[7]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[9]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[11]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[12]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[13]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[14]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[15]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[3]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[5]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[6]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[7]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[8]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[9]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[10]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[11]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[12]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[13]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[14]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[15]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[3]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[5]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[6]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[8]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[9]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[10]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[11]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[12]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[13]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[14]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[15]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[1]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[3]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[5]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[8]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[10]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[11]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[12]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[13]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAROut[15]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[0]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[2]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[4]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[6]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[8]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[9]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[11]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[12]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[13]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[14]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDROut[15]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("LC3_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \IR[0]~output_o ;
wire \IR[1]~output_o ;
wire \IR[2]~output_o ;
wire \IR[3]~output_o ;
wire \IR[4]~output_o ;
wire \IR[5]~output_o ;
wire \IR[6]~output_o ;
wire \IR[7]~output_o ;
wire \IR[8]~output_o ;
wire \IR[9]~output_o ;
wire \IR[10]~output_o ;
wire \IR[11]~output_o ;
wire \IR[12]~output_o ;
wire \IR[13]~output_o ;
wire \IR[14]~output_o ;
wire \IR[15]~output_o ;
wire \Bus[0]~output_o ;
wire \Bus[1]~output_o ;
wire \Bus[2]~output_o ;
wire \Bus[3]~output_o ;
wire \Bus[4]~output_o ;
wire \Bus[5]~output_o ;
wire \Bus[6]~output_o ;
wire \Bus[7]~output_o ;
wire \Bus[8]~output_o ;
wire \Bus[9]~output_o ;
wire \Bus[10]~output_o ;
wire \Bus[11]~output_o ;
wire \Bus[12]~output_o ;
wire \Bus[13]~output_o ;
wire \Bus[14]~output_o ;
wire \Bus[15]~output_o ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \current_state[0]~output_o ;
wire \current_state[1]~output_o ;
wire \current_state[2]~output_o ;
wire \current_state[3]~output_o ;
wire \current_state[4]~output_o ;
wire \current_state[5]~output_o ;
wire \memOut[0]~output_o ;
wire \memOut[1]~output_o ;
wire \memOut[2]~output_o ;
wire \memOut[3]~output_o ;
wire \memOut[4]~output_o ;
wire \memOut[5]~output_o ;
wire \memOut[6]~output_o ;
wire \memOut[7]~output_o ;
wire \memOut[8]~output_o ;
wire \memOut[9]~output_o ;
wire \memOut[10]~output_o ;
wire \memOut[11]~output_o ;
wire \memOut[12]~output_o ;
wire \memOut[13]~output_o ;
wire \memOut[14]~output_o ;
wire \memOut[15]~output_o ;
wire \MAROut[0]~output_o ;
wire \MAROut[1]~output_o ;
wire \MAROut[2]~output_o ;
wire \MAROut[3]~output_o ;
wire \MAROut[4]~output_o ;
wire \MAROut[5]~output_o ;
wire \MAROut[6]~output_o ;
wire \MAROut[7]~output_o ;
wire \MAROut[8]~output_o ;
wire \MAROut[9]~output_o ;
wire \MAROut[10]~output_o ;
wire \MAROut[11]~output_o ;
wire \MAROut[12]~output_o ;
wire \MAROut[13]~output_o ;
wire \MAROut[14]~output_o ;
wire \MAROut[15]~output_o ;
wire \MDROut[0]~output_o ;
wire \MDROut[1]~output_o ;
wire \MDROut[2]~output_o ;
wire \MDROut[3]~output_o ;
wire \MDROut[4]~output_o ;
wire \MDROut[5]~output_o ;
wire \MDROut[6]~output_o ;
wire \MDROut[7]~output_o ;
wire \MDROut[8]~output_o ;
wire \MDROut[9]~output_o ;
wire \MDROut[10]~output_o ;
wire \MDROut[11]~output_o ;
wire \MDROut[12]~output_o ;
wire \MDROut[13]~output_o ;
wire \MDROut[14]~output_o ;
wire \MDROut[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \FSM|next_state~11_combout ;
wire \FSM|next_state~12_combout ;
wire \FSM|Equal1~0_combout ;
wire \FSM|Equal0~0_combout ;
wire \FSM|enaPC~0_combout ;
wire \FSM|Equal0~1_combout ;
wire \FSM|ldMAR~0_combout ;
wire \FSM|Equal1~1_combout ;
wire \FSM|ldMAR~1_combout ;
wire \FSM|ldMAR~q ;
wire \memory|MAR_reg|ff_14|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \FSM|enaALU~4_combout ;
wire \FSM|enaMARM~2_combout ;
wire \FSM|enaMARM~4_combout ;
wire \FSM|enaMARM~3_combout ;
wire \FSM|enaPC~q ;
wire \FSM|enaALU~5_combout ;
wire \FSM|enaALU~6_combout ;
wire \FSM|enaALU~7_combout ;
wire \FSM|enaALU~10_combout ;
wire \FSM|enaALU~11_combout ;
wire \FSM|enaALU~8_combout ;
wire \FSM|enaALU~9_combout ;
wire \FSM|enaALU~q ;
wire \tsb|Bus[15]~25_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ;
wire \memory|MAR_reg|ff_0|Q~feeder_combout ;
wire \memory|MAR_reg|ff_0|Q~q ;
wire \pc|PC_inc[0]~45_combout ;
wire \FSM|ldPC~0_combout ;
wire \FSM|ldPC~2_combout ;
wire \FSM|ldPC~3_combout ;
wire \FSM|ldPC~q ;
wire \pc|PC_inc[1]~15_combout ;
wire \pc|PC_inc[1]~feeder_combout ;
wire \pc|pc_reg|ff_1|Q~feeder_combout ;
wire \pc|pc_reg|ff_1|Q~q ;
wire \FSM|Equal2~0_combout ;
wire \FSM|ldIR~0_combout ;
wire \FSM|Equal3~0_combout ;
wire \FSM|ldIR~1_combout ;
wire \FSM|ldIR~q ;
wire \ir|register|ff_1|Q~q ;
wire \pc|pc_reg|ff_0|Q~q ;
wire \eab|eabOut[0]~1 ;
wire \eab|eabOut[1]~2_combout ;
wire \pc|PC_inc[1]~16 ;
wire \pc|PC_inc[2]~17_combout ;
wire \pc|PC_inc[2]~18 ;
wire \pc|PC_inc[3]~19_combout ;
wire \pc|PC_inc[3]~20 ;
wire \pc|PC_inc[4]~21_combout ;
wire \pc|PC_inc[4]~22 ;
wire \pc|PC_inc[5]~23_combout ;
wire \pc|pc_reg|ff_5|Q~q ;
wire \FSM|Equal5~0_combout ;
wire \FSM|Equal5~1_combout ;
wire \FSM|aluControl~2_combout ;
wire \FSM|Equal4~0_combout ;
wire \FSM|aluControl~0_combout ;
wire \FSM|Equal9~0_combout ;
wire \FSM|aluControl[0]~1_combout ;
wire \FSM|SR1[2]~1_combout ;
wire \FSM|SR2[2]~0_combout ;
wire \pc|PC_inc[5]~24 ;
wire \pc|PC_inc[6]~25_combout ;
wire \pc|PC_inc[6]~26 ;
wire \pc|PC_inc[7]~27_combout ;
wire \pc|PC_inc[7]~28 ;
wire \pc|PC_inc[8]~29_combout ;
wire \pc|PC_inc[8]~30 ;
wire \pc|PC_inc[9]~31_combout ;
wire \pc|pc_reg|ff_9|Q~q ;
wire \pc|pc_reg|ff_2|Q~feeder_combout ;
wire \pc|pc_reg|ff_2|Q~q ;
wire \ir|register|ff_2|Q~feeder_combout ;
wire \ir|register|ff_2|Q~q ;
wire \eab|eabOut[1]~3 ;
wire \eab|eabOut[2]~4_combout ;
wire \tsb|Bus[2]~36_combout ;
wire \FSM|memWE~0_combout ;
wire \FSM|memWE~1_combout ;
wire \FSM|memWE~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ;
wire \ir|register|ff_4|Q~q ;
wire \pc|pc_reg|ff_4|Q~q ;
wire \pc|pc_reg|ff_3|Q~q ;
wire \ir|register|ff_3|Q~q ;
wire \eab|eabOut[2]~5 ;
wire \eab|eabOut[3]~7 ;
wire \eab|eabOut[4]~8_combout ;
wire \memory|MAR_reg|ff_5|Q~q ;
wire \memory|MAR_reg|ff_6|Q~feeder_combout ;
wire \memory|MAR_reg|ff_6|Q~q ;
wire \pc|pc_reg|ff_7|Q~q ;
wire \ir|register|ff_7|Q~q ;
wire \pc|pc_reg|ff_6|Q~feeder_combout ;
wire \pc|pc_reg|ff_6|Q~q ;
wire \eab|eabOut[4]~9 ;
wire \eab|eabOut[5]~11 ;
wire \eab|eabOut[6]~13 ;
wire \eab|eabOut[7]~14_combout ;
wire \tsb|Bus[7]~55_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ;
wire \pc|pc_reg|ff_8|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ;
wire \memory|MAR_reg|ff_9|Q~feeder_combout ;
wire \memory|MAR_reg|ff_9|Q~q ;
wire \pc|PC_inc[9]~32 ;
wire \pc|PC_inc[10]~33_combout ;
wire \pc|pc_reg|ff_10|Q~feeder_combout ;
wire \pc|pc_reg|ff_10|Q~q ;
wire \ir|register|ff_8|Q~feeder_combout ;
wire \ir|register|ff_8|Q~q ;
wire \ir|register|ff_10|Q~q ;
wire \eab|Add0~1 ;
wire \eab|Add0~2_combout ;
wire \eab|Add0~0_combout ;
wire \eab|eabOut[7]~15 ;
wire \eab|eabOut[8]~17 ;
wire \eab|eabOut[9]~19 ;
wire \eab|eabOut[10]~20_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ;
wire \pc|PC_inc[10]~34 ;
wire \pc|PC_inc[11]~35_combout ;
wire \pc|PC_inc[11]~36 ;
wire \pc|PC_inc[12]~37_combout ;
wire \pc|pc_reg|ff_12|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ;
wire \~GND~combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ;
wire \memory|MDR_reg|ff_12|Q~0_combout ;
wire \memory|MDR_reg|ff_12|Q~feeder_combout ;
wire \FSM|selMDR~0_combout ;
wire \FSM|ldMDR~0_combout ;
wire \FSM|ldMDR~q ;
wire \memory|MDR_reg|ff_12|Q~q ;
wire \reg_file|r7|ff_12|Q~feeder_combout ;
wire \reg_file|r7|ff_12|Q~q ;
wire \reg_file|r5|ff_12|Q~feeder_combout ;
wire \FSM|DR[0]~3_combout ;
wire \FSM|DR[0]~2_combout ;
wire \ir|register|ff_11|Q~q ;
wire \FSM|regWE~1_combout ;
wire \FSM|regWE~0_combout ;
wire \FSM|regWE~2_combout ;
wire \FSM|regWE~q ;
wire \reg_file|comb~0_combout ;
wire \reg_file|r5|ff_12|Q~q ;
wire \FSM|SR2[2]~feeder_combout ;
wire \reg_file|comb~2_combout ;
wire \reg_file|r1|ff_12|Q~q ;
wire \reg_file|comb~1_combout ;
wire \reg_file|r3|ff_12|Q~q ;
wire \alu|adder_in_b[12]~67_combout ;
wire \alu|adder_in_b[12]~68_combout ;
wire \reg_file|comb~4_combout ;
wire \reg_file|r2|ff_12|Q~q ;
wire \reg_file|comb~7_combout ;
wire \reg_file|r6|ff_12|Q~q ;
wire \reg_file|comb~6_combout ;
wire \reg_file|r0|ff_12|Q~q ;
wire \reg_file|comb~5_combout ;
wire \reg_file|r4|ff_12|Q~q ;
wire \alu|adder_in_b[12]~69_combout ;
wire \alu|adder_in_b[12]~70_combout ;
wire \alu|adder_in_b[12]~71_combout ;
wire \alu|adder_in_b[12]~72_combout ;
wire \FSM|SR1~0_combout ;
wire \FSM|SR1~2_combout ;
wire \reg_file|mux0|out[12]~60_combout ;
wire \reg_file|mux0|out[12]~61_combout ;
wire \reg_file|mux0|out[12]~62_combout ;
wire \reg_file|mux0|out[12]~63_combout ;
wire \reg_file|mux0|out[12]~64_combout ;
wire \tsb|Bus[12]~75_combout ;
wire \reg_file|r5|ff_11|Q~feeder_combout ;
wire \reg_file|r5|ff_11|Q~q ;
wire \reg_file|r7|ff_11|Q~feeder_combout ;
wire \reg_file|r7|ff_11|Q~q ;
wire \reg_file|r1|ff_11|Q~q ;
wire \reg_file|r3|ff_11|Q~q ;
wire \alu|adder_in_b[11]~61_combout ;
wire \alu|adder_in_b[11]~62_combout ;
wire \reg_file|r6|ff_11|Q~q ;
wire \reg_file|r2|ff_11|Q~q ;
wire \reg_file|r4|ff_11|Q~q ;
wire \reg_file|r0|ff_11|Q~q ;
wire \alu|adder_in_b[11]~63_combout ;
wire \alu|adder_in_b[11]~64_combout ;
wire \alu|adder_in_b[11]~65_combout ;
wire \alu|adder_in_b[11]~66_combout ;
wire \reg_file|mux0|out[11]~55_combout ;
wire \reg_file|mux0|out[11]~56_combout ;
wire \reg_file|mux0|out[11]~57_combout ;
wire \reg_file|mux0|out[11]~58_combout ;
wire \reg_file|mux0|out[11]~59_combout ;
wire \reg_file|r5|ff_10|Q~feeder_combout ;
wire \reg_file|r5|ff_10|Q~q ;
wire \reg_file|r7|ff_10|Q~q ;
wire \reg_file|r3|ff_10|Q~q ;
wire \reg_file|r1|ff_10|Q~q ;
wire \alu|adder_in_b[10]~55_combout ;
wire \alu|adder_in_b[10]~56_combout ;
wire \reg_file|r2|ff_10|Q~q ;
wire \reg_file|r6|ff_10|Q~q ;
wire \reg_file|r0|ff_10|Q~q ;
wire \reg_file|r4|ff_10|Q~q ;
wire \alu|adder_in_b[10]~57_combout ;
wire \alu|adder_in_b[10]~58_combout ;
wire \alu|adder_in_b[10]~59_combout ;
wire \alu|adder_in_b[10]~60_combout ;
wire \reg_file|mux0|out[10]~52_combout ;
wire \reg_file|mux0|out[10]~53_combout ;
wire \reg_file|mux0|out[10]~50_combout ;
wire \reg_file|mux0|out[10]~51_combout ;
wire \reg_file|mux0|out[10]~54_combout ;
wire \reg_file|r7|ff_9|Q~q ;
wire \reg_file|r3|ff_9|Q~q ;
wire \reg_file|r1|ff_9|Q~q ;
wire \reg_file|mux0|out[9]~45_combout ;
wire \reg_file|r5|ff_9|Q~q ;
wire \reg_file|mux0|out[9]~46_combout ;
wire \reg_file|r2|ff_9|Q~q ;
wire \reg_file|r6|ff_9|Q~q ;
wire \reg_file|r0|ff_9|Q~q ;
wire \reg_file|r4|ff_9|Q~q ;
wire \reg_file|mux0|out[9]~47_combout ;
wire \reg_file|mux0|out[9]~48_combout ;
wire \reg_file|mux0|out[9]~49_combout ;
wire \alu|adder_in_b[9]~49_combout ;
wire \alu|adder_in_b[9]~50_combout ;
wire \alu|adder_in_b[9]~51_combout ;
wire \alu|adder_in_b[9]~52_combout ;
wire \alu|adder_in_b[9]~53_combout ;
wire \alu|adder_in_b[9]~54_combout ;
wire \reg_file|r3|ff_8|Q~q ;
wire \reg_file|r1|ff_8|Q~q ;
wire \reg_file|mux0|out[8]~40_combout ;
wire \reg_file|r5|ff_8|Q~q ;
wire \reg_file|r7|ff_8|Q~q ;
wire \reg_file|mux0|out[8]~41_combout ;
wire \reg_file|r6|ff_8|Q~q ;
wire \reg_file|r2|ff_8|Q~q ;
wire \reg_file|r0|ff_8|Q~q ;
wire \reg_file|r4|ff_8|Q~q ;
wire \reg_file|mux0|out[8]~42_combout ;
wire \reg_file|mux0|out[8]~43_combout ;
wire \reg_file|mux0|out[8]~44_combout ;
wire \alu|adder_in_b[8]~43_combout ;
wire \alu|adder_in_b[8]~44_combout ;
wire \alu|adder_in_b[8]~45_combout ;
wire \alu|adder_in_b[8]~46_combout ;
wire \alu|adder_in_b[8]~47_combout ;
wire \alu|adder_in_b[8]~48_combout ;
wire \reg_file|r5|ff_7|Q~q ;
wire \reg_file|r7|ff_7|Q~q ;
wire \reg_file|r3|ff_7|Q~q ;
wire \reg_file|r1|ff_7|Q~q ;
wire \alu|adder_in_b[7]~37_combout ;
wire \alu|adder_in_b[7]~38_combout ;
wire \reg_file|r6|ff_7|Q~q ;
wire \reg_file|r2|ff_7|Q~q ;
wire \reg_file|r0|ff_7|Q~q ;
wire \reg_file|r4|ff_7|Q~q ;
wire \alu|adder_in_b[7]~39_combout ;
wire \alu|adder_in_b[7]~40_combout ;
wire \alu|adder_in_b[7]~41_combout ;
wire \alu|adder_in_b[7]~42_combout ;
wire \reg_file|mux0|out[7]~37_combout ;
wire \reg_file|mux0|out[7]~38_combout ;
wire \reg_file|mux0|out[7]~35_combout ;
wire \reg_file|mux0|out[7]~36_combout ;
wire \reg_file|mux0|out[7]~39_combout ;
wire \reg_file|r2|ff_6|Q~q ;
wire \reg_file|r6|ff_6|Q~q ;
wire \reg_file|r4|ff_6|Q~q ;
wire \reg_file|r0|ff_6|Q~q ;
wire \alu|adder_in_b[6]~33_combout ;
wire \alu|adder_in_b[6]~34_combout ;
wire \reg_file|r5|ff_6|Q~q ;
wire \reg_file|r7|ff_6|Q~q ;
wire \reg_file|r3|ff_6|Q~q ;
wire \reg_file|r1|ff_6|Q~q ;
wire \alu|adder_in_b[6]~31_combout ;
wire \alu|adder_in_b[6]~32_combout ;
wire \alu|adder_in_b[6]~35_combout ;
wire \alu|adder_in_b[6]~36_combout ;
wire \reg_file|mux0|out[6]~32_combout ;
wire \reg_file|mux0|out[6]~33_combout ;
wire \reg_file|mux0|out[6]~30_combout ;
wire \reg_file|mux0|out[6]~31_combout ;
wire \reg_file|mux0|out[6]~34_combout ;
wire \reg_file|r5|ff_5|Q~q ;
wire \reg_file|r3|ff_5|Q~q ;
wire \reg_file|r1|ff_5|Q~q ;
wire \reg_file|mux0|out[5]~25_combout ;
wire \reg_file|mux0|out[5]~26_combout ;
wire \reg_file|r6|ff_5|Q~q ;
wire \reg_file|r2|ff_5|Q~q ;
wire \reg_file|r4|ff_5|Q~q ;
wire \reg_file|r0|ff_5|Q~q ;
wire \reg_file|mux0|out[5]~27_combout ;
wire \reg_file|mux0|out[5]~28_combout ;
wire \reg_file|mux0|out[5]~29_combout ;
wire \reg_file|r6|ff_4|Q~q ;
wire \reg_file|r2|ff_4|Q~q ;
wire \reg_file|r4|ff_4|Q~q ;
wire \reg_file|r0|ff_4|Q~q ;
wire \reg_file|mux0|out[4]~22_combout ;
wire \reg_file|mux0|out[4]~23_combout ;
wire \reg_file|r7|ff_4|Q~q ;
wire \reg_file|r5|ff_4|Q~q ;
wire \reg_file|r1|ff_4|Q~q ;
wire \reg_file|r3|ff_4|Q~q ;
wire \reg_file|mux0|out[4]~20_combout ;
wire \reg_file|mux0|out[4]~21_combout ;
wire \reg_file|mux0|out[4]~24_combout ;
wire \alu|adder_in_b[4]~24_combout ;
wire \alu|adder_in_b[4]~25_combout ;
wire \alu|adder_in_b[4]~26_combout ;
wire \alu|adder_in_b[4]~27_combout ;
wire \alu|adder_in_b[4]~28_combout ;
wire \alu|adder_in_b[4]~29_combout ;
wire \reg_file|r6|ff_3|Q~q ;
wire \reg_file|r2|ff_3|Q~q ;
wire \reg_file|r0|ff_3|Q~q ;
wire \reg_file|r4|ff_3|Q~q ;
wire \alu|adder_in_b[3]~20_combout ;
wire \alu|adder_in_b[3]~21_combout ;
wire \reg_file|r5|ff_3|Q~q ;
wire \reg_file|r7|ff_3|Q~q ;
wire \reg_file|r3|ff_3|Q~q ;
wire \reg_file|r1|ff_3|Q~q ;
wire \alu|adder_in_b[3]~18_combout ;
wire \alu|adder_in_b[3]~19_combout ;
wire \alu|adder_in_b[3]~22_combout ;
wire \alu|adder_in_b[3]~23_combout ;
wire \reg_file|mux0|out[3]~17_combout ;
wire \reg_file|mux0|out[3]~18_combout ;
wire \reg_file|mux0|out[3]~15_combout ;
wire \reg_file|mux0|out[3]~16_combout ;
wire \reg_file|mux0|out[3]~19_combout ;
wire \reg_file|r7|ff_2|Q~feeder_combout ;
wire \reg_file|r7|ff_2|Q~q ;
wire \reg_file|r5|ff_2|Q~feeder_combout ;
wire \reg_file|r5|ff_2|Q~q ;
wire \reg_file|r3|ff_2|Q~q ;
wire \reg_file|r1|ff_2|Q~q ;
wire \alu|adder_in_b[2]~12_combout ;
wire \alu|adder_in_b[2]~13_combout ;
wire \reg_file|r2|ff_2|Q~q ;
wire \reg_file|r6|ff_2|Q~q ;
wire \reg_file|r0|ff_2|Q~q ;
wire \reg_file|r4|ff_2|Q~q ;
wire \alu|adder_in_b[2]~14_combout ;
wire \alu|adder_in_b[2]~15_combout ;
wire \alu|adder_in_b[2]~16_combout ;
wire \alu|adder_in_b[2]~17_combout ;
wire \reg_file|mux0|out[2]~12_combout ;
wire \reg_file|mux0|out[2]~13_combout ;
wire \reg_file|mux0|out[2]~10_combout ;
wire \reg_file|mux0|out[2]~11_combout ;
wire \reg_file|mux0|out[2]~14_combout ;
wire \reg_file|r7|ff_1|Q~q ;
wire \reg_file|r5|ff_1|Q~feeder_combout ;
wire \reg_file|r5|ff_1|Q~q ;
wire \reg_file|r3|ff_1|Q~feeder_combout ;
wire \reg_file|r3|ff_1|Q~q ;
wire \reg_file|r1|ff_1|Q~feeder_combout ;
wire \reg_file|r1|ff_1|Q~q ;
wire \reg_file|mux0|out[1]~5_combout ;
wire \reg_file|mux0|out[1]~6_combout ;
wire \reg_file|r0|ff_1|Q~q ;
wire \reg_file|r4|ff_1|Q~q ;
wire \reg_file|mux0|out[1]~7_combout ;
wire \reg_file|r6|ff_1|Q~q ;
wire \reg_file|r2|ff_1|Q~q ;
wire \reg_file|mux0|out[1]~8_combout ;
wire \reg_file|mux0|out[1]~9_combout ;
wire \reg_file|r2|ff_0|Q~feeder_combout ;
wire \reg_file|r2|ff_0|Q~q ;
wire \reg_file|r6|ff_0|Q~q ;
wire \reg_file|r4|ff_0|Q~feeder_combout ;
wire \reg_file|r4|ff_0|Q~q ;
wire \reg_file|r0|ff_0|Q~q ;
wire \reg_file|mux0|out[0]~2_combout ;
wire \reg_file|mux0|out[0]~3_combout ;
wire \reg_file|r5|ff_0|Q~feeder_combout ;
wire \reg_file|r5|ff_0|Q~q ;
wire \reg_file|r1|ff_0|Q~feeder_combout ;
wire \reg_file|r1|ff_0|Q~q ;
wire \reg_file|r3|ff_0|Q~q ;
wire \reg_file|mux0|out[0]~0_combout ;
wire \reg_file|r7|ff_0|Q~q ;
wire \reg_file|mux0|out[0]~1_combout ;
wire \reg_file|mux0|out[0]~4_combout ;
wire \alu|adder_in_b[0]~2_combout ;
wire \alu|adder_in_b[0]~3_combout ;
wire \alu|adder_in_b[0]~0_combout ;
wire \alu|adder_in_b[0]~1_combout ;
wire \alu|adder_in_b[0]~4_combout ;
wire \alu|adder_in_b[0]~5_combout ;
wire \alu|Add0~1 ;
wire \alu|Add0~3 ;
wire \alu|Add0~5 ;
wire \alu|Add0~7 ;
wire \alu|Add0~9 ;
wire \alu|Add0~11 ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~17 ;
wire \alu|Add0~19 ;
wire \alu|Add0~21 ;
wire \alu|Add0~23 ;
wire \alu|Add0~24_combout ;
wire \tsb|Bus[12]~92_combout ;
wire \tsb|Bus[12]~76_combout ;
wire \eab|Add0~3 ;
wire \eab|Add0~5 ;
wire \eab|Add0~6_combout ;
wire \eab|Add0~4_combout ;
wire \pc|pc_reg|ff_11|Q~q ;
wire \eab|eabOut[10]~21 ;
wire \eab|eabOut[11]~23 ;
wire \eab|eabOut[12]~24_combout ;
wire \tsb|Bus[12]~77_combout ;
wire \FSM|enaMDR~0_combout ;
wire \FSM|enaMDR~q ;
wire \tsb|Bus[15]~28_combout ;
wire \tsb|Bus[15]~28clkctrl_outclk ;
wire \memory|MAR_reg|ff_12|Q~feeder_combout ;
wire \memory|MAR_reg|ff_12|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ;
wire \memory|MDR_reg|ff_11|Q~0_combout ;
wire \memory|MDR_reg|ff_11|Q~q ;
wire \eab|eabOut[11]~22_combout ;
wire \tsb|Bus[11]~71_combout ;
wire \alu|Add0~22_combout ;
wire \tsb|Bus[11]~70_combout ;
wire \tsb|Bus[11]~72_combout ;
wire \tsb|Bus[11]~73_combout ;
wire \tsb|Bus[11]~74_combout ;
wire \memory|MAR_reg|ff_11|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ;
wire \memory|MDR_reg|ff_10|Q~0_combout ;
wire \memory|MDR_reg|ff_10|Q~q ;
wire \tsb|Bus[10]~67_combout ;
wire \alu|Add0~20_combout ;
wire \tsb|Bus[10]~91_combout ;
wire \tsb|Bus[10]~68_combout ;
wire \tsb|Bus[10]~69_combout ;
wire \memory|MAR_reg|ff_10|Q~feeder_combout ;
wire \memory|MAR_reg|ff_10|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ;
wire \memory|MDR_reg|ff_8|Q~0_combout ;
wire \memory|MDR_reg|ff_8|Q~q ;
wire \tsb|Bus[8]~58_combout ;
wire \alu|Add0~16_combout ;
wire \tsb|Bus[8]~57_combout ;
wire \tsb|Bus[8]~59_combout ;
wire \tsb|Bus[8]~60_combout ;
wire \eab|eabOut[8]~16_combout ;
wire \tsb|Bus[8]~61_combout ;
wire \memory|MAR_reg|ff_8|Q~feeder_combout ;
wire \memory|MAR_reg|ff_8|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ;
wire \memory|MDR_reg|ff_7|Q~0_combout ;
wire \memory|MDR_reg|ff_7|Q~q ;
wire \tsb|Bus[7]~54_combout ;
wire \alu|Add0~14_combout ;
wire \tsb|Bus[7]~90_combout ;
wire \tsb|Bus[7]~56_combout ;
wire \memory|MAR_reg|ff_7|Q~feeder_combout ;
wire \memory|MAR_reg|ff_7|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ;
wire \memory|MDR_reg|ff_4|Q~0_combout ;
wire \memory|MDR_reg|ff_4|Q~q ;
wire \tsb|Bus[4]~42_combout ;
wire \alu|Add0~8_combout ;
wire \tsb|Bus[4]~41_combout ;
wire \tsb|Bus[4]~43_combout ;
wire \tsb|Bus[4]~44_combout ;
wire \tsb|Bus[4]~45_combout ;
wire \memory|MAR_reg|ff_4|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ;
wire \memory|MDR_reg|ff_3|Q~0_combout ;
wire \memory|MDR_reg|ff_3|Q~q ;
wire \tsb|Bus[3]~39_combout ;
wire \alu|Add0~6_combout ;
wire \tsb|Bus[3]~38_combout ;
wire \tsb|Bus[3]~96_combout ;
wire \tsb|Bus[3]~97_combout ;
wire \eab|eabOut[3]~6_combout ;
wire \tsb|Bus[3]~40_combout ;
wire \memory|MAR_reg|ff_3|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ;
wire \memory|MDR_reg|ff_2|Q~0_combout ;
wire \memory|MDR_reg|ff_2|Q~q ;
wire \tsb|Bus[2]~33_combout ;
wire \alu|Add0~4_combout ;
wire \tsb|Bus[2]~34_combout ;
wire \tsb|Bus[2]~35_combout ;
wire \tsb|Bus[2]~37_combout ;
wire \memory|MAR_reg|ff_2|Q~feeder_combout ;
wire \memory|MAR_reg|ff_2|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ;
wire \memory|MDR_reg|ff_6|Q~0_combout ;
wire \memory|MDR_reg|ff_6|Q~feeder_combout ;
wire \memory|MDR_reg|ff_6|Q~q ;
wire \tsb|Bus[6]~50_combout ;
wire \alu|Add0~12_combout ;
wire \tsb|Bus[6]~49_combout ;
wire \tsb|Bus[6]~51_combout ;
wire \tsb|Bus[6]~52_combout ;
wire \eab|eabOut[6]~12_combout ;
wire \tsb|Bus[6]~53_combout ;
wire \ir|register|ff_6|Q~q ;
wire \FSM|SR1~3_combout ;
wire \tsb|Bus[9]~63_combout ;
wire \alu|Add0~18_combout ;
wire \tsb|Bus[9]~62_combout ;
wire \tsb|Bus[9]~64_combout ;
wire \tsb|Bus[9]~65_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ;
wire \memory|MDR_reg|ff_9|Q~0_combout ;
wire \memory|MDR_reg|ff_9|Q~feeder_combout ;
wire \memory|MDR_reg|ff_9|Q~q ;
wire \eab|eabOut[9]~18_combout ;
wire \tsb|Bus[9]~66_combout ;
wire \ir|register|ff_9|Q~q ;
wire \reg_file|comb~3_combout ;
wire \reg_file|r7|ff_5|Q~q ;
wire \reg_file|mux1|out[5]~0_combout ;
wire \reg_file|mux1|out[5]~1_combout ;
wire \reg_file|mux1|out[5]~2_combout ;
wire \reg_file|mux1|out[5]~3_combout ;
wire \alu|adder_in_b[5]~30_combout ;
wire \tsb|Bus[5]~46_combout ;
wire \alu|Add0~10_combout ;
wire \tsb|Bus[5]~89_combout ;
wire \tsb|Bus[5]~47_combout ;
wire \eab|eabOut[5]~10_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout ;
wire \memory|MDR_reg|ff_5|Q~0_combout ;
wire \memory|MDR_reg|ff_5|Q~q ;
wire \tsb|Bus[5]~48_combout ;
wire \ir|register|ff_5|Q~feeder_combout ;
wire \ir|register|ff_5|Q~q ;
wire \alu|adder_in_b[1]~6_combout ;
wire \alu|adder_in_b[1]~7_combout ;
wire \alu|adder_in_b[1]~8_combout ;
wire \alu|adder_in_b[1]~9_combout ;
wire \alu|adder_in_b[1]~10_combout ;
wire \alu|adder_in_b[1]~11_combout ;
wire \tsb|Bus[1]~29_combout ;
wire \alu|Add0~2_combout ;
wire \tsb|Bus[1]~30_combout ;
wire \tsb|Bus[1]~31_combout ;
wire \tsb|Bus[1]~87_combout ;
wire \tsb|Bus[1]~88_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ;
wire \memory|MDR_reg|ff_1|Q~0_combout ;
wire \memory|MDR_reg|ff_1|Q~q ;
wire \tsb|Bus[1]~32_combout ;
wire \memory|MAR_reg|ff_1|Q~feeder_combout ;
wire \memory|MAR_reg|ff_1|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ;
wire \memory|MDR_reg|ff_13|Q~0_combout ;
wire \memory|MDR_reg|ff_13|Q~feeder_combout ;
wire \memory|MDR_reg|ff_13|Q~q ;
wire \pc|PC_inc[12]~38 ;
wire \pc|PC_inc[13]~39_combout ;
wire \pc|pc_reg|ff_13|Q~q ;
wire \reg_file|r7|ff_13|Q~feeder_combout ;
wire \reg_file|r7|ff_13|Q~q ;
wire \reg_file|r5|ff_13|Q~feeder_combout ;
wire \reg_file|r5|ff_13|Q~q ;
wire \reg_file|r3|ff_13|Q~q ;
wire \reg_file|r1|ff_13|Q~q ;
wire \reg_file|mux0|out[13]~65_combout ;
wire \reg_file|mux0|out[13]~66_combout ;
wire \reg_file|r2|ff_13|Q~q ;
wire \reg_file|r6|ff_13|Q~q ;
wire \reg_file|r0|ff_13|Q~q ;
wire \reg_file|r4|ff_13|Q~q ;
wire \reg_file|mux0|out[13]~67_combout ;
wire \reg_file|mux0|out[13]~68_combout ;
wire \reg_file|mux0|out[13]~69_combout ;
wire \alu|adder_in_b[13]~75_combout ;
wire \alu|adder_in_b[13]~76_combout ;
wire \alu|adder_in_b[13]~73_combout ;
wire \alu|adder_in_b[13]~74_combout ;
wire \alu|adder_in_b[13]~77_combout ;
wire \alu|adder_in_b[13]~78_combout ;
wire \tsb|Bus[13]~78_combout ;
wire \alu|Add0~25 ;
wire \alu|Add0~26_combout ;
wire \tsb|Bus[13]~93_combout ;
wire \tsb|Bus[13]~79_combout ;
wire \eab|eabOut[12]~25 ;
wire \eab|eabOut[13]~26_combout ;
wire \tsb|Bus[13]~80_combout ;
wire \memory|MAR_reg|ff_13|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ;
wire \memory|MDR_reg|ff_15|Q~0_combout ;
wire \memory|MDR_reg|ff_15|Q~q ;
wire \pc|PC_inc[13]~40 ;
wire \pc|PC_inc[14]~41_combout ;
wire \pc|PC_inc[14]~42 ;
wire \pc|PC_inc[15]~43_combout ;
wire \pc|pc_reg|ff_15|Q~feeder_combout ;
wire \pc|pc_reg|ff_15|Q~q ;
wire \pc|pc_reg|ff_14|Q~feeder_combout ;
wire \pc|pc_reg|ff_14|Q~q ;
wire \eab|eabOut[13]~27 ;
wire \eab|eabOut[14]~29 ;
wire \eab|eabOut[15]~30_combout ;
wire \tsb|Bus[15]~85_combout ;
wire \reg_file|r7|ff_15|Q~q ;
wire \reg_file|r5|ff_15|Q~q ;
wire \reg_file|r1|ff_15|Q~q ;
wire \reg_file|r3|ff_15|Q~q ;
wire \alu|adder_in_b[15]~85_combout ;
wire \alu|adder_in_b[15]~86_combout ;
wire \reg_file|r6|ff_15|Q~q ;
wire \reg_file|r2|ff_15|Q~q ;
wire \reg_file|r4|ff_15|Q~q ;
wire \reg_file|r0|ff_15|Q~q ;
wire \alu|adder_in_b[15]~87_combout ;
wire \alu|adder_in_b[15]~88_combout ;
wire \alu|adder_in_b[15]~89_combout ;
wire \alu|adder_in_b[15]~90_combout ;
wire \reg_file|mux0|out[15]~75_combout ;
wire \reg_file|mux0|out[15]~76_combout ;
wire \reg_file|mux0|out[15]~77_combout ;
wire \reg_file|mux0|out[15]~78_combout ;
wire \reg_file|mux0|out[15]~79_combout ;
wire \reg_file|r7|ff_14|Q~feeder_combout ;
wire \reg_file|r7|ff_14|Q~q ;
wire \reg_file|r5|ff_14|Q~q ;
wire \reg_file|r1|ff_14|Q~q ;
wire \reg_file|r3|ff_14|Q~q ;
wire \alu|adder_in_b[14]~79_combout ;
wire \alu|adder_in_b[14]~80_combout ;
wire \reg_file|r2|ff_14|Q~q ;
wire \reg_file|r6|ff_14|Q~q ;
wire \reg_file|r0|ff_14|Q~q ;
wire \reg_file|r4|ff_14|Q~q ;
wire \alu|adder_in_b[14]~81_combout ;
wire \alu|adder_in_b[14]~82_combout ;
wire \alu|adder_in_b[14]~83_combout ;
wire \alu|adder_in_b[14]~84_combout ;
wire \reg_file|mux0|out[14]~70_combout ;
wire \reg_file|mux0|out[14]~71_combout ;
wire \reg_file|mux0|out[14]~72_combout ;
wire \reg_file|mux0|out[14]~73_combout ;
wire \reg_file|mux0|out[14]~74_combout ;
wire \alu|Add0~27 ;
wire \alu|Add0~29 ;
wire \alu|Add0~30_combout ;
wire \tsb|Bus[15]~84_combout ;
wire \tsb|Bus[15]~95_combout ;
wire \tsb|Bus[15]~86_combout ;
wire \memory|MAR_reg|ff_15|Q~feeder_combout ;
wire \memory|MAR_reg|ff_15|Q~q ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ;
wire \memory|MDR_reg|ff_14|Q~0_combout ;
wire \memory|MDR_reg|ff_14|Q~q ;
wire \alu|Add0~28_combout ;
wire \tsb|Bus[14]~81_combout ;
wire \tsb|Bus[14]~94_combout ;
wire \tsb|Bus[14]~82_combout ;
wire \eab|eabOut[14]~28_combout ;
wire \tsb|Bus[14]~83_combout ;
wire \ir|register|ff_14|Q~q ;
wire \FSM|next_state~9_combout ;
wire \FSM|next_state[3]~6_combout ;
wire \FSM|next_state[3]~5_combout ;
wire \FSM|next_state[3]~14_combout ;
wire \FSM|next_state[3]~15_combout ;
wire \FSM|next_state[5]~0_combout ;
wire \FSM|next_state~1_combout ;
wire \FSM|next_state~2_combout ;
wire \ir|register|ff_12|Q~q ;
wire \FSM|next_state~4_combout ;
wire \FSM|ldPC~1_combout ;
wire \ir|register|ff_15|Q~q ;
wire \FSM|next_state~10_combout ;
wire \FSM|next_state[3]~3_combout ;
wire \ir|register|ff_13|Q~q ;
wire \FSM|next_state~7_combout ;
wire \FSM|next_state~8_combout ;
wire \FSM|next_state~13_combout ;
wire \FSM|next_state[5]~feeder_combout ;
wire \FSM|Equal6~0_combout ;
wire \FSM|enaMARM~feeder_combout ;
wire \FSM|enaMARM~q ;
wire \tsb|Bus[15]~24_combout ;
wire \eab|eabOut[0]~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ;
wire \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ;
wire \memory|MDR_reg|ff_0|Q~0_combout ;
wire \memory|MDR_reg|ff_0|Q~q ;
wire \alu|Add0~0_combout ;
wire \tsb|Bus[0]~98_combout ;
wire \tsb|Bus[0]~99_combout ;
wire \tsb|Bus[0]~26_combout ;
wire \tsb|Bus[0]~27_combout ;
wire \ir|register|ff_0|Q~q ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w ;
wire [5:0] \FSM|current_state ;
wire [15:0] \pc|PC_inc ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w ;
wire [5:0] \FSM|next_state ;
wire [1:0] \FSM|aluControl ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w ;
wire [2:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \FSM|SR1 ;
wire [2:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w ;
wire [2:0] \FSM|SR2 ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w ;
wire [1:0] \FSM|selMDR ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w ;
wire [3:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w ;
wire [2:0] \FSM|DR ;
wire [15:0] \tsb|Bus ;

wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \IR[0]~output (
	.i(\ir|register|ff_0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[0]~output .bus_hold = "false";
defparam \IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \IR[1]~output (
	.i(\ir|register|ff_1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[1]~output .bus_hold = "false";
defparam \IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \IR[2]~output (
	.i(\ir|register|ff_2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[2]~output .bus_hold = "false";
defparam \IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \IR[3]~output (
	.i(\ir|register|ff_3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[3]~output .bus_hold = "false";
defparam \IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \IR[4]~output (
	.i(\ir|register|ff_4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[4]~output .bus_hold = "false";
defparam \IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \IR[5]~output (
	.i(\ir|register|ff_5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[5]~output .bus_hold = "false";
defparam \IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \IR[6]~output (
	.i(\ir|register|ff_6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[6]~output .bus_hold = "false";
defparam \IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \IR[7]~output (
	.i(\ir|register|ff_7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[7]~output .bus_hold = "false";
defparam \IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \IR[8]~output (
	.i(\ir|register|ff_8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[8]~output .bus_hold = "false";
defparam \IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \IR[9]~output (
	.i(\ir|register|ff_9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[9]~output .bus_hold = "false";
defparam \IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \IR[10]~output (
	.i(\ir|register|ff_10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[10]~output .bus_hold = "false";
defparam \IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \IR[11]~output (
	.i(\ir|register|ff_11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[11]~output .bus_hold = "false";
defparam \IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \IR[12]~output (
	.i(\ir|register|ff_12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[12]~output .bus_hold = "false";
defparam \IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \IR[13]~output (
	.i(\ir|register|ff_13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[13]~output .bus_hold = "false";
defparam \IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \IR[14]~output (
	.i(\ir|register|ff_14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[14]~output .bus_hold = "false";
defparam \IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \IR[15]~output (
	.i(\ir|register|ff_15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IR[15]~output .bus_hold = "false";
defparam \IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \Bus[0]~output (
	.i(\tsb|Bus [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[0]~output .bus_hold = "false";
defparam \Bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \Bus[1]~output (
	.i(\tsb|Bus [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[1]~output .bus_hold = "false";
defparam \Bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \Bus[2]~output (
	.i(\tsb|Bus [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[2]~output .bus_hold = "false";
defparam \Bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \Bus[3]~output (
	.i(\tsb|Bus [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[3]~output .bus_hold = "false";
defparam \Bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \Bus[4]~output (
	.i(\tsb|Bus [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[4]~output .bus_hold = "false";
defparam \Bus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \Bus[5]~output (
	.i(\tsb|Bus [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[5]~output .bus_hold = "false";
defparam \Bus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \Bus[6]~output (
	.i(\tsb|Bus [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[6]~output .bus_hold = "false";
defparam \Bus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \Bus[7]~output (
	.i(\tsb|Bus [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[7]~output .bus_hold = "false";
defparam \Bus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \Bus[8]~output (
	.i(\tsb|Bus [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[8]~output .bus_hold = "false";
defparam \Bus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \Bus[9]~output (
	.i(\tsb|Bus [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[9]~output .bus_hold = "false";
defparam \Bus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \Bus[10]~output (
	.i(\tsb|Bus [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[10]~output .bus_hold = "false";
defparam \Bus[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \Bus[11]~output (
	.i(\tsb|Bus [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[11]~output .bus_hold = "false";
defparam \Bus[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \Bus[12]~output (
	.i(\tsb|Bus [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[12]~output .bus_hold = "false";
defparam \Bus[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \Bus[13]~output (
	.i(\tsb|Bus [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[13]~output .bus_hold = "false";
defparam \Bus[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \Bus[14]~output (
	.i(\tsb|Bus [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[14]~output .bus_hold = "false";
defparam \Bus[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Bus[15]~output (
	.i(\tsb|Bus [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[15]~output .bus_hold = "false";
defparam \Bus[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \PC[0]~output (
	.i(\pc|pc_reg|ff_0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \PC[1]~output (
	.i(\pc|pc_reg|ff_1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \PC[2]~output (
	.i(\pc|pc_reg|ff_2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \PC[3]~output (
	.i(\pc|pc_reg|ff_3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \PC[4]~output (
	.i(\pc|pc_reg|ff_4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \PC[5]~output (
	.i(\pc|pc_reg|ff_5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \PC[6]~output (
	.i(\pc|pc_reg|ff_6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \PC[7]~output (
	.i(\pc|pc_reg|ff_7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \PC[8]~output (
	.i(\pc|pc_reg|ff_8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \PC[9]~output (
	.i(\pc|pc_reg|ff_9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \PC[10]~output (
	.i(\pc|pc_reg|ff_10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \PC[11]~output (
	.i(\pc|pc_reg|ff_11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \PC[12]~output (
	.i(\pc|pc_reg|ff_12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \PC[13]~output (
	.i(\pc|pc_reg|ff_13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \PC[14]~output (
	.i(\pc|pc_reg|ff_14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \PC[15]~output (
	.i(\pc|pc_reg|ff_15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \current_state[0]~output (
	.i(\FSM|current_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[0]~output .bus_hold = "false";
defparam \current_state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \current_state[1]~output (
	.i(\FSM|current_state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[1]~output .bus_hold = "false";
defparam \current_state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \current_state[2]~output (
	.i(\FSM|current_state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[2]~output .bus_hold = "false";
defparam \current_state[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \current_state[3]~output (
	.i(\FSM|current_state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[3]~output .bus_hold = "false";
defparam \current_state[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \current_state[4]~output (
	.i(\FSM|current_state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[4]~output .bus_hold = "false";
defparam \current_state[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \current_state[5]~output (
	.i(\FSM|current_state [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[5]~output .bus_hold = "false";
defparam \current_state[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \memOut[0]~output (
	.i(\memory|MDR_reg|ff_0|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[0]~output .bus_hold = "false";
defparam \memOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \memOut[1]~output (
	.i(\memory|MDR_reg|ff_1|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[1]~output .bus_hold = "false";
defparam \memOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \memOut[2]~output (
	.i(\memory|MDR_reg|ff_2|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[2]~output .bus_hold = "false";
defparam \memOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \memOut[3]~output (
	.i(\memory|MDR_reg|ff_3|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[3]~output .bus_hold = "false";
defparam \memOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \memOut[4]~output (
	.i(\memory|MDR_reg|ff_4|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[4]~output .bus_hold = "false";
defparam \memOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \memOut[5]~output (
	.i(\memory|MDR_reg|ff_5|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[5]~output .bus_hold = "false";
defparam \memOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \memOut[6]~output (
	.i(\memory|MDR_reg|ff_6|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[6]~output .bus_hold = "false";
defparam \memOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \memOut[7]~output (
	.i(\memory|MDR_reg|ff_7|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[7]~output .bus_hold = "false";
defparam \memOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \memOut[8]~output (
	.i(\memory|MDR_reg|ff_8|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[8]~output .bus_hold = "false";
defparam \memOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \memOut[9]~output (
	.i(\memory|MDR_reg|ff_9|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[9]~output .bus_hold = "false";
defparam \memOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \memOut[10]~output (
	.i(\memory|MDR_reg|ff_10|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[10]~output .bus_hold = "false";
defparam \memOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \memOut[11]~output (
	.i(\memory|MDR_reg|ff_11|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[11]~output .bus_hold = "false";
defparam \memOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \memOut[12]~output (
	.i(\memory|MDR_reg|ff_12|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[12]~output .bus_hold = "false";
defparam \memOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \memOut[13]~output (
	.i(\memory|MDR_reg|ff_13|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[13]~output .bus_hold = "false";
defparam \memOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \memOut[14]~output (
	.i(\memory|MDR_reg|ff_14|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[14]~output .bus_hold = "false";
defparam \memOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \memOut[15]~output (
	.i(\memory|MDR_reg|ff_15|Q~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[15]~output .bus_hold = "false";
defparam \memOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \MAROut[0]~output (
	.i(\memory|MAR_reg|ff_0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[0]~output .bus_hold = "false";
defparam \MAROut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \MAROut[1]~output (
	.i(\memory|MAR_reg|ff_1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[1]~output .bus_hold = "false";
defparam \MAROut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \MAROut[2]~output (
	.i(\memory|MAR_reg|ff_2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[2]~output .bus_hold = "false";
defparam \MAROut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \MAROut[3]~output (
	.i(\memory|MAR_reg|ff_3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[3]~output .bus_hold = "false";
defparam \MAROut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \MAROut[4]~output (
	.i(\memory|MAR_reg|ff_4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[4]~output .bus_hold = "false";
defparam \MAROut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \MAROut[5]~output (
	.i(\memory|MAR_reg|ff_5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[5]~output .bus_hold = "false";
defparam \MAROut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \MAROut[6]~output (
	.i(\memory|MAR_reg|ff_6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[6]~output .bus_hold = "false";
defparam \MAROut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \MAROut[7]~output (
	.i(\memory|MAR_reg|ff_7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[7]~output .bus_hold = "false";
defparam \MAROut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \MAROut[8]~output (
	.i(\memory|MAR_reg|ff_8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[8]~output .bus_hold = "false";
defparam \MAROut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \MAROut[9]~output (
	.i(\memory|MAR_reg|ff_9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[9]~output .bus_hold = "false";
defparam \MAROut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \MAROut[10]~output (
	.i(\memory|MAR_reg|ff_10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[10]~output .bus_hold = "false";
defparam \MAROut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \MAROut[11]~output (
	.i(\memory|MAR_reg|ff_11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[11]~output .bus_hold = "false";
defparam \MAROut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \MAROut[12]~output (
	.i(\memory|MAR_reg|ff_12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[12]~output .bus_hold = "false";
defparam \MAROut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \MAROut[13]~output (
	.i(\memory|MAR_reg|ff_13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[13]~output .bus_hold = "false";
defparam \MAROut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \MAROut[14]~output (
	.i(\memory|MAR_reg|ff_14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[14]~output .bus_hold = "false";
defparam \MAROut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \MAROut[15]~output (
	.i(\memory|MAR_reg|ff_15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MAROut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MAROut[15]~output .bus_hold = "false";
defparam \MAROut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \MDROut[0]~output (
	.i(\memory|MDR_reg|ff_0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[0]~output .bus_hold = "false";
defparam \MDROut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \MDROut[1]~output (
	.i(\memory|MDR_reg|ff_1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[1]~output .bus_hold = "false";
defparam \MDROut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \MDROut[2]~output (
	.i(\memory|MDR_reg|ff_2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[2]~output .bus_hold = "false";
defparam \MDROut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \MDROut[3]~output (
	.i(\memory|MDR_reg|ff_3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[3]~output .bus_hold = "false";
defparam \MDROut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \MDROut[4]~output (
	.i(\memory|MDR_reg|ff_4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[4]~output .bus_hold = "false";
defparam \MDROut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \MDROut[5]~output (
	.i(\memory|MDR_reg|ff_5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[5]~output .bus_hold = "false";
defparam \MDROut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \MDROut[6]~output (
	.i(\memory|MDR_reg|ff_6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[6]~output .bus_hold = "false";
defparam \MDROut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \MDROut[7]~output (
	.i(\memory|MDR_reg|ff_7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[7]~output .bus_hold = "false";
defparam \MDROut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \MDROut[8]~output (
	.i(\memory|MDR_reg|ff_8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[8]~output .bus_hold = "false";
defparam \MDROut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \MDROut[9]~output (
	.i(\memory|MDR_reg|ff_9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[9]~output .bus_hold = "false";
defparam \MDROut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \MDROut[10]~output (
	.i(\memory|MDR_reg|ff_10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[10]~output .bus_hold = "false";
defparam \MDROut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \MDROut[11]~output (
	.i(\memory|MDR_reg|ff_11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[11]~output .bus_hold = "false";
defparam \MDROut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \MDROut[12]~output (
	.i(\memory|MDR_reg|ff_12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[12]~output .bus_hold = "false";
defparam \MDROut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \MDROut[13]~output (
	.i(\memory|MDR_reg|ff_13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[13]~output .bus_hold = "false";
defparam \MDROut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \MDROut[14]~output (
	.i(\memory|MDR_reg|ff_14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[14]~output .bus_hold = "false";
defparam \MDROut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \MDROut[15]~output (
	.i(\memory|MDR_reg|ff_15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDROut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDROut[15]~output .bus_hold = "false";
defparam \MDROut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \FSM|next_state~11 (
// Equation(s):
// \FSM|next_state~11_combout  = (!\FSM|current_state [5] & ((\FSM|current_state [0]) # ((!\FSM|current_state [1] & \FSM|current_state [4]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|next_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~11 .lut_mask = 16'h0F04;
defparam \FSM|next_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \FSM|next_state~12 (
// Equation(s):
// \FSM|next_state~12_combout  = (\FSM|current_state [3]) # (\FSM|next_state~11_combout )

	.dataa(\FSM|current_state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|next_state~11_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~12 .lut_mask = 16'hFFAA;
defparam \FSM|next_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \FSM|Equal1~0 (
// Equation(s):
// \FSM|Equal1~0_combout  = (!\FSM|current_state [4] & (!\FSM|current_state [3] & !\FSM|current_state [2]))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [3]),
	.datac(gnd),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal1~0 .lut_mask = 16'h0011;
defparam \FSM|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \FSM|Equal0~0 (
// Equation(s):
// \FSM|Equal0~0_combout  = (\FSM|current_state [1] & !\FSM|current_state [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal0~0 .lut_mask = 16'h00F0;
defparam \FSM|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \FSM|enaPC~0 (
// Equation(s):
// \FSM|enaPC~0_combout  = (\FSM|current_state [4] & !\FSM|current_state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|enaPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaPC~0 .lut_mask = 16'h00F0;
defparam \FSM|enaPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \FSM|Equal0~1 (
// Equation(s):
// \FSM|Equal0~1_combout  = (\FSM|current_state [3]) # ((\FSM|current_state [0]) # ((!\FSM|enaPC~0_combout ) # (!\FSM|Equal0~0_combout )))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|Equal0~0_combout ),
	.datad(\FSM|enaPC~0_combout ),
	.cin(gnd),
	.combout(\FSM|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal0~1 .lut_mask = 16'hEFFF;
defparam \FSM|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \FSM|ldMAR~0 (
// Equation(s):
// \FSM|ldMAR~0_combout  = (\FSM|ldMAR~q ) # ((\FSM|Equal0~0_combout  & (\FSM|current_state [0] & \FSM|Equal1~0_combout )))

	.dataa(\FSM|Equal0~0_combout ),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|Equal1~0_combout ),
	.datad(\FSM|ldMAR~q ),
	.cin(gnd),
	.combout(\FSM|ldMAR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldMAR~0 .lut_mask = 16'hFF80;
defparam \FSM|ldMAR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \FSM|Equal1~1 (
// Equation(s):
// \FSM|Equal1~1_combout  = (\FSM|current_state [5] & (\FSM|current_state [0] & (!\FSM|current_state [1] & \FSM|Equal1~0_combout )))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal1~1 .lut_mask = 16'h0800;
defparam \FSM|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \FSM|ldMAR~1 (
// Equation(s):
// \FSM|ldMAR~1_combout  = ((\FSM|ldMAR~0_combout  & !\FSM|Equal1~1_combout )) # (!\FSM|Equal0~1_combout )

	.dataa(gnd),
	.datab(\FSM|Equal0~1_combout ),
	.datac(\FSM|ldMAR~0_combout ),
	.datad(\FSM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|ldMAR~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldMAR~1 .lut_mask = 16'h33F3;
defparam \FSM|ldMAR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \FSM|ldMAR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|ldMAR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|ldMAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|ldMAR .is_wysiwyg = "true";
defparam \FSM|ldMAR .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \memory|MAR_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_14|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \memory|MAR_reg|ff_14|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hF0F0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N29
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N27
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \memory|MAR_reg|ff_15|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N23
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N1
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \FSM|enaALU~4 (
// Equation(s):
// \FSM|enaALU~4_combout  = (\FSM|current_state [2] & (\FSM|current_state [1] & !\FSM|current_state [5]))

	.dataa(gnd),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|enaALU~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~4 .lut_mask = 16'h00C0;
defparam \FSM|enaALU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \FSM|enaMARM~2 (
// Equation(s):
// \FSM|enaMARM~2_combout  = (\FSM|current_state [4] & ((\FSM|current_state [5]) # (\FSM|current_state [2] $ (\FSM|current_state [0])))) # (!\FSM|current_state [4] & (((\FSM|current_state [2]))))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|enaMARM~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMARM~2 .lut_mask = 16'hBCEC;
defparam \FSM|enaMARM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \FSM|enaMARM~4 (
// Equation(s):
// \FSM|enaMARM~4_combout  = (\FSM|enaMARM~2_combout ) # ((\FSM|current_state [1] & ((\FSM|next_state[5]~0_combout ))) # (!\FSM|current_state [1] & (!\FSM|current_state [5])))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|next_state[5]~0_combout ),
	.datad(\FSM|enaMARM~2_combout ),
	.cin(gnd),
	.combout(\FSM|enaMARM~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMARM~4 .lut_mask = 16'hFFD1;
defparam \FSM|enaMARM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \FSM|enaMARM~3 (
// Equation(s):
// \FSM|enaMARM~3_combout  = (\FSM|current_state [3] & (\FSM|next_state[5]~0_combout  & (\FSM|enaALU~4_combout ))) # (!\FSM|current_state [3] & (((!\FSM|enaMARM~4_combout ))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|next_state[5]~0_combout ),
	.datac(\FSM|enaALU~4_combout ),
	.datad(\FSM|enaMARM~4_combout ),
	.cin(gnd),
	.combout(\FSM|enaMARM~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMARM~3 .lut_mask = 16'h80D5;
defparam \FSM|enaMARM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N1
dffeas \FSM|enaPC (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\FSM|enaPC~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM|current_state [3]),
	.sload(vcc),
	.ena(\FSM|enaMARM~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaPC .is_wysiwyg = "true";
defparam \FSM|enaPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \FSM|enaALU~5 (
// Equation(s):
// \FSM|enaALU~5_combout  = (\FSM|current_state [0] & (!\FSM|current_state [2] & (!\FSM|current_state [5] & !\FSM|current_state [1])))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|enaALU~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~5 .lut_mask = 16'h0002;
defparam \FSM|enaALU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \FSM|enaALU~6 (
// Equation(s):
// \FSM|enaALU~6_combout  = (\FSM|enaALU~5_combout ) # ((\FSM|enaALU~q  & ((\FSM|current_state [0]) # (!\FSM|enaALU~4_combout ))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|enaALU~q ),
	.datac(\FSM|enaALU~5_combout ),
	.datad(\FSM|enaALU~4_combout ),
	.cin(gnd),
	.combout(\FSM|enaALU~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~6 .lut_mask = 16'hF8FC;
defparam \FSM|enaALU~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \FSM|enaALU~7 (
// Equation(s):
// \FSM|enaALU~7_combout  = (\FSM|current_state [0] & ((\FSM|enaALU~q ) # ((\FSM|Equal0~0_combout  & \FSM|current_state [2])))) # (!\FSM|current_state [0] & (\FSM|enaALU~q  & ((\FSM|current_state [2]) # (!\FSM|Equal0~0_combout ))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|Equal0~0_combout ),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|enaALU~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~7 .lut_mask = 16'hF8B0;
defparam \FSM|enaALU~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \FSM|enaALU~10 (
// Equation(s):
// \FSM|enaALU~10_combout  = (\FSM|current_state [0] & (!\FSM|current_state [5] & ((!\FSM|current_state [1])))) # (!\FSM|current_state [0] & (\FSM|enaALU~q  & ((\FSM|current_state [1]) # (!\FSM|current_state [5]))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|enaALU~10_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~10 .lut_mask = 16'h5032;
defparam \FSM|enaALU~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \FSM|enaALU~11 (
// Equation(s):
// \FSM|enaALU~11_combout  = (\FSM|enaALU~10_combout  & ((\FSM|current_state [0]) # ((\FSM|enaALU~q )))) # (!\FSM|enaALU~10_combout  & (((\FSM|enaALU~q  & \FSM|current_state [2]))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|enaALU~10_combout ),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|enaALU~11_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~11 .lut_mask = 16'hF8C8;
defparam \FSM|enaALU~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \FSM|enaALU~8 (
// Equation(s):
// \FSM|enaALU~8_combout  = (\FSM|current_state [4] & ((\FSM|enaALU~7_combout ) # ((\FSM|current_state [3])))) # (!\FSM|current_state [4] & (((\FSM|enaALU~11_combout  & !\FSM|current_state [3]))))

	.dataa(\FSM|enaALU~7_combout ),
	.datab(\FSM|enaALU~11_combout ),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|enaALU~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~8 .lut_mask = 16'hF0AC;
defparam \FSM|enaALU~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \FSM|enaALU~9 (
// Equation(s):
// \FSM|enaALU~9_combout  = (\FSM|enaALU~8_combout  & (((\FSM|enaALU~q ) # (!\FSM|current_state [3])))) # (!\FSM|enaALU~8_combout  & (\FSM|enaALU~6_combout  & ((\FSM|current_state [3]))))

	.dataa(\FSM|enaALU~6_combout ),
	.datab(\FSM|enaALU~q ),
	.datac(\FSM|enaALU~8_combout ),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|enaALU~9_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~9 .lut_mask = 16'hCAF0;
defparam \FSM|enaALU~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \FSM|enaALU (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|enaALU~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaALU~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaALU .is_wysiwyg = "true";
defparam \FSM|enaALU .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \tsb|Bus[15]~25 (
// Equation(s):
// \tsb|Bus[15]~25_combout  = (\FSM|enaMARM~q ) # ((!\FSM|enaPC~q  & !\FSM|enaALU~q ))

	.dataa(gnd),
	.datab(\FSM|enaPC~q ),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|enaMARM~q ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~25 .lut_mask = 16'hFF03;
defparam \tsb|Bus[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout  = (\memory|MAR_reg|ff_15|Q~q  & (\memory|MAR_reg|ff_13|Q~q  & \memory|MAR_reg|ff_14|Q~q ))

	.dataa(\memory|MAR_reg|ff_15|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_13|Q~q ),
	.datad(\memory|MAR_reg|ff_14|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0 .lut_mask = 16'hA000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \memory|MAR_reg|ff_0|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_0|Q~feeder_combout  = \tsb|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [0]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_0|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|ff_0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \memory|MAR_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_0|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \pc|PC_inc[0]~45 (
// Equation(s):
// \pc|PC_inc[0]~45_combout  = !\pc|PC_inc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC_inc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|PC_inc[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_inc[0]~45 .lut_mask = 16'h0F0F;
defparam \pc|PC_inc[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \FSM|ldPC~0 (
// Equation(s):
// \FSM|ldPC~0_combout  = ((\FSM|current_state [0] $ (\FSM|current_state [1])) # (!\FSM|Equal1~0_combout )) # (!\FSM|current_state [5])

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|ldPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldPC~0 .lut_mask = 16'h7DFF;
defparam \FSM|ldPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \FSM|ldPC~2 (
// Equation(s):
// \FSM|ldPC~2_combout  = (\FSM|ldPC~q ) # ((!\FSM|current_state [1] & (\FSM|ldPC~1_combout  & \FSM|Equal1~0_combout )))

	.dataa(\FSM|ldPC~q ),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|ldPC~1_combout ),
	.datad(\FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|ldPC~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldPC~2 .lut_mask = 16'hBAAA;
defparam \FSM|ldPC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \FSM|ldPC~3 (
// Equation(s):
// \FSM|ldPC~3_combout  = (\FSM|Equal0~1_combout  & ((\FSM|Equal1~1_combout ) # ((\FSM|ldPC~0_combout  & \FSM|ldPC~2_combout ))))

	.dataa(\FSM|ldPC~0_combout ),
	.datab(\FSM|ldPC~2_combout ),
	.datac(\FSM|Equal0~1_combout ),
	.datad(\FSM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|ldPC~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldPC~3 .lut_mask = 16'hF080;
defparam \FSM|ldPC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N7
dffeas \FSM|ldPC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|ldPC~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|ldPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|ldPC .is_wysiwyg = "true";
defparam \FSM|ldPC .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \pc|PC_inc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[0] .is_wysiwyg = "true";
defparam \pc|PC_inc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \pc|PC_inc[1]~15 (
// Equation(s):
// \pc|PC_inc[1]~15_combout  = (\pc|PC_inc [1] & (\pc|PC_inc [0] $ (VCC))) # (!\pc|PC_inc [1] & (\pc|PC_inc [0] & VCC))
// \pc|PC_inc[1]~16  = CARRY((\pc|PC_inc [1] & \pc|PC_inc [0]))

	.dataa(\pc|PC_inc [1]),
	.datab(\pc|PC_inc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|PC_inc[1]~15_combout ),
	.cout(\pc|PC_inc[1]~16 ));
// synopsys translate_off
defparam \pc|PC_inc[1]~15 .lut_mask = 16'h6688;
defparam \pc|PC_inc[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \pc|PC_inc[1]~feeder (
// Equation(s):
// \pc|PC_inc[1]~feeder_combout  = \pc|PC_inc[1]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc[1]~15_combout ),
	.cin(gnd),
	.combout(\pc|PC_inc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_inc[1]~feeder .lut_mask = 16'hFF00;
defparam \pc|PC_inc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N21
dffeas \pc|PC_inc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[1] .is_wysiwyg = "true";
defparam \pc|PC_inc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \pc|pc_reg|ff_1|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_1|Q~feeder_combout  = \pc|PC_inc [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [1]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_1|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N23
dffeas \pc|pc_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_1|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \FSM|Equal2~0 (
// Equation(s):
// \FSM|Equal2~0_combout  = (\FSM|current_state [1] & (\FSM|Equal1~0_combout  & (\FSM|current_state [0] & \FSM|current_state [5])))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|Equal1~0_combout ),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal2~0 .lut_mask = 16'h8000;
defparam \FSM|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \FSM|ldIR~0 (
// Equation(s):
// \FSM|ldIR~0_combout  = (\FSM|Equal0~1_combout  & !\FSM|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|Equal0~1_combout ),
	.datad(\FSM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|ldIR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldIR~0 .lut_mask = 16'h00F0;
defparam \FSM|ldIR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \FSM|Equal3~0 (
// Equation(s):
// \FSM|Equal3~0_combout  = (!\FSM|current_state [1] & (\FSM|Equal1~0_combout  & (\FSM|current_state [5] & !\FSM|current_state [0])))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|Equal1~0_combout ),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal3~0 .lut_mask = 16'h0040;
defparam \FSM|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \FSM|ldIR~1 (
// Equation(s):
// \FSM|ldIR~1_combout  = (\FSM|ldIR~0_combout  & ((\FSM|Equal2~0_combout ) # ((\FSM|ldIR~q  & !\FSM|Equal3~0_combout )))) # (!\FSM|ldIR~0_combout  & (((\FSM|ldIR~q ))))

	.dataa(\FSM|Equal2~0_combout ),
	.datab(\FSM|ldIR~0_combout ),
	.datac(\FSM|ldIR~q ),
	.datad(\FSM|Equal3~0_combout ),
	.cin(gnd),
	.combout(\FSM|ldIR~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldIR~1 .lut_mask = 16'hB8F8;
defparam \FSM|ldIR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N29
dffeas \FSM|ldIR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|ldIR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|ldIR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|ldIR .is_wysiwyg = "true";
defparam \FSM|ldIR .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \ir|register|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_1|Q .is_wysiwyg = "true";
defparam \ir|register|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \pc|pc_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_0|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \eab|eabOut[0]~0 (
// Equation(s):
// \eab|eabOut[0]~0_combout  = (\ir|register|ff_0|Q~q  & (\pc|pc_reg|ff_0|Q~q  $ (VCC))) # (!\ir|register|ff_0|Q~q  & (\pc|pc_reg|ff_0|Q~q  & VCC))
// \eab|eabOut[0]~1  = CARRY((\ir|register|ff_0|Q~q  & \pc|pc_reg|ff_0|Q~q ))

	.dataa(\ir|register|ff_0|Q~q ),
	.datab(\pc|pc_reg|ff_0|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\eab|eabOut[0]~0_combout ),
	.cout(\eab|eabOut[0]~1 ));
// synopsys translate_off
defparam \eab|eabOut[0]~0 .lut_mask = 16'h6688;
defparam \eab|eabOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \eab|eabOut[1]~2 (
// Equation(s):
// \eab|eabOut[1]~2_combout  = (\pc|pc_reg|ff_1|Q~q  & ((\ir|register|ff_1|Q~q  & (\eab|eabOut[0]~1  & VCC)) # (!\ir|register|ff_1|Q~q  & (!\eab|eabOut[0]~1 )))) # (!\pc|pc_reg|ff_1|Q~q  & ((\ir|register|ff_1|Q~q  & (!\eab|eabOut[0]~1 )) # 
// (!\ir|register|ff_1|Q~q  & ((\eab|eabOut[0]~1 ) # (GND)))))
// \eab|eabOut[1]~3  = CARRY((\pc|pc_reg|ff_1|Q~q  & (!\ir|register|ff_1|Q~q  & !\eab|eabOut[0]~1 )) # (!\pc|pc_reg|ff_1|Q~q  & ((!\eab|eabOut[0]~1 ) # (!\ir|register|ff_1|Q~q ))))

	.dataa(\pc|pc_reg|ff_1|Q~q ),
	.datab(\ir|register|ff_1|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[0]~1 ),
	.combout(\eab|eabOut[1]~2_combout ),
	.cout(\eab|eabOut[1]~3 ));
// synopsys translate_off
defparam \eab|eabOut[1]~2 .lut_mask = 16'h9617;
defparam \eab|eabOut[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \pc|PC_inc[2]~17 (
// Equation(s):
// \pc|PC_inc[2]~17_combout  = (\pc|PC_inc [2] & (!\pc|PC_inc[1]~16 )) # (!\pc|PC_inc [2] & ((\pc|PC_inc[1]~16 ) # (GND)))
// \pc|PC_inc[2]~18  = CARRY((!\pc|PC_inc[1]~16 ) # (!\pc|PC_inc [2]))

	.dataa(gnd),
	.datab(\pc|PC_inc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[1]~16 ),
	.combout(\pc|PC_inc[2]~17_combout ),
	.cout(\pc|PC_inc[2]~18 ));
// synopsys translate_off
defparam \pc|PC_inc[2]~17 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \pc|PC_inc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[2] .is_wysiwyg = "true";
defparam \pc|PC_inc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \pc|PC_inc[3]~19 (
// Equation(s):
// \pc|PC_inc[3]~19_combout  = (\pc|PC_inc [3] & (\pc|PC_inc[2]~18  $ (GND))) # (!\pc|PC_inc [3] & (!\pc|PC_inc[2]~18  & VCC))
// \pc|PC_inc[3]~20  = CARRY((\pc|PC_inc [3] & !\pc|PC_inc[2]~18 ))

	.dataa(\pc|PC_inc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[2]~18 ),
	.combout(\pc|PC_inc[3]~19_combout ),
	.cout(\pc|PC_inc[3]~20 ));
// synopsys translate_off
defparam \pc|PC_inc[3]~19 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N7
dffeas \pc|PC_inc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[3] .is_wysiwyg = "true";
defparam \pc|PC_inc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \pc|PC_inc[4]~21 (
// Equation(s):
// \pc|PC_inc[4]~21_combout  = (\pc|PC_inc [4] & (!\pc|PC_inc[3]~20 )) # (!\pc|PC_inc [4] & ((\pc|PC_inc[3]~20 ) # (GND)))
// \pc|PC_inc[4]~22  = CARRY((!\pc|PC_inc[3]~20 ) # (!\pc|PC_inc [4]))

	.dataa(gnd),
	.datab(\pc|PC_inc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[3]~20 ),
	.combout(\pc|PC_inc[4]~21_combout ),
	.cout(\pc|PC_inc[4]~22 ));
// synopsys translate_off
defparam \pc|PC_inc[4]~21 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N9
dffeas \pc|PC_inc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[4] .is_wysiwyg = "true";
defparam \pc|PC_inc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \pc|PC_inc[5]~23 (
// Equation(s):
// \pc|PC_inc[5]~23_combout  = (\pc|PC_inc [5] & (\pc|PC_inc[4]~22  $ (GND))) # (!\pc|PC_inc [5] & (!\pc|PC_inc[4]~22  & VCC))
// \pc|PC_inc[5]~24  = CARRY((\pc|PC_inc [5] & !\pc|PC_inc[4]~22 ))

	.dataa(\pc|PC_inc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[4]~22 ),
	.combout(\pc|PC_inc[5]~23_combout ),
	.cout(\pc|PC_inc[5]~24 ));
// synopsys translate_off
defparam \pc|PC_inc[5]~23 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N11
dffeas \pc|PC_inc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[5] .is_wysiwyg = "true";
defparam \pc|PC_inc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \pc|pc_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_5|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \FSM|Equal5~0 (
// Equation(s):
// \FSM|Equal5~0_combout  = (!\FSM|current_state [4] & (!\FSM|current_state [1] & !\FSM|current_state [3]))

	.dataa(gnd),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal5~0 .lut_mask = 16'h0003;
defparam \FSM|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \FSM|Equal5~1 (
// Equation(s):
// \FSM|Equal5~1_combout  = (!\FSM|current_state [5] & (\FSM|current_state [2] & (\FSM|current_state [0] & \FSM|Equal5~0_combout )))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|Equal5~0_combout ),
	.cin(gnd),
	.combout(\FSM|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal5~1 .lut_mask = 16'h4000;
defparam \FSM|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \FSM|aluControl~2 (
// Equation(s):
// \FSM|aluControl~2_combout  = (\FSM|Equal5~1_combout ) # ((!\FSM|current_state [1] & (\FSM|Equal6~0_combout  & \FSM|current_state [3])))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|Equal6~0_combout ),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|Equal5~1_combout ),
	.cin(gnd),
	.combout(\FSM|aluControl~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|aluControl~2 .lut_mask = 16'hFF40;
defparam \FSM|aluControl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \FSM|Equal4~0 (
// Equation(s):
// \FSM|Equal4~0_combout  = (!\FSM|current_state [5] & (\FSM|current_state [0] & (!\FSM|current_state [1] & \FSM|Equal1~0_combout )))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal4~0 .lut_mask = 16'h0400;
defparam \FSM|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \FSM|aluControl~0 (
// Equation(s):
// \FSM|aluControl~0_combout  = (\FSM|Equal4~0_combout ) # ((!\FSM|current_state [1] & (\FSM|current_state [3] & \FSM|Equal6~0_combout )))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|Equal6~0_combout ),
	.datad(\FSM|Equal4~0_combout ),
	.cin(gnd),
	.combout(\FSM|aluControl~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|aluControl~0 .lut_mask = 16'hFF40;
defparam \FSM|aluControl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \FSM|Equal9~0 (
// Equation(s):
// \FSM|Equal9~0_combout  = (\FSM|current_state [3]) # (((!\FSM|current_state [4]) # (!\FSM|enaALU~4_combout )) # (!\FSM|current_state [0]))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|enaALU~4_combout ),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal9~0 .lut_mask = 16'hBFFF;
defparam \FSM|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \FSM|aluControl[0]~1 (
// Equation(s):
// \FSM|aluControl[0]~1_combout  = ((\FSM|Equal1~1_combout ) # (!\FSM|ldPC~0_combout )) # (!\FSM|Equal0~1_combout )

	.dataa(gnd),
	.datab(\FSM|Equal0~1_combout ),
	.datac(\FSM|ldPC~0_combout ),
	.datad(\FSM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|aluControl[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|aluControl[0]~1 .lut_mask = 16'hFF3F;
defparam \FSM|aluControl[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \FSM|SR1[2]~1 (
// Equation(s):
// \FSM|SR1[2]~1_combout  = (!\FSM|aluControl[0]~1_combout  & ((\FSM|Equal5~1_combout ) # ((\FSM|aluControl~0_combout ) # (!\FSM|Equal9~0_combout ))))

	.dataa(\FSM|Equal5~1_combout ),
	.datab(\FSM|aluControl~0_combout ),
	.datac(\FSM|Equal9~0_combout ),
	.datad(\FSM|aluControl[0]~1_combout ),
	.cin(gnd),
	.combout(\FSM|SR1[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR1[2]~1 .lut_mask = 16'h00EF;
defparam \FSM|SR1[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \FSM|aluControl[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|aluControl~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|aluControl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|aluControl[1] .is_wysiwyg = "true";
defparam \FSM|aluControl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \FSM|SR2[2]~0 (
// Equation(s):
// \FSM|SR2[2]~0_combout  = (!\FSM|aluControl[0]~1_combout  & ((\FSM|Equal4~0_combout ) # (\FSM|Equal5~1_combout )))

	.dataa(\FSM|Equal4~0_combout ),
	.datab(\FSM|Equal5~1_combout ),
	.datac(gnd),
	.datad(\FSM|aluControl[0]~1_combout ),
	.cin(gnd),
	.combout(\FSM|SR2[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[2]~0 .lut_mask = 16'h00EE;
defparam \FSM|SR2[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \FSM|SR2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir|register|ff_0|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|SR2[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR2[0] .is_wysiwyg = "true";
defparam \FSM|SR2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \pc|PC_inc[6]~25 (
// Equation(s):
// \pc|PC_inc[6]~25_combout  = (\pc|PC_inc [6] & (!\pc|PC_inc[5]~24 )) # (!\pc|PC_inc [6] & ((\pc|PC_inc[5]~24 ) # (GND)))
// \pc|PC_inc[6]~26  = CARRY((!\pc|PC_inc[5]~24 ) # (!\pc|PC_inc [6]))

	.dataa(\pc|PC_inc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[5]~24 ),
	.combout(\pc|PC_inc[6]~25_combout ),
	.cout(\pc|PC_inc[6]~26 ));
// synopsys translate_off
defparam \pc|PC_inc[6]~25 .lut_mask = 16'h5A5F;
defparam \pc|PC_inc[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N13
dffeas \pc|PC_inc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[6] .is_wysiwyg = "true";
defparam \pc|PC_inc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \pc|PC_inc[7]~27 (
// Equation(s):
// \pc|PC_inc[7]~27_combout  = (\pc|PC_inc [7] & (\pc|PC_inc[6]~26  $ (GND))) # (!\pc|PC_inc [7] & (!\pc|PC_inc[6]~26  & VCC))
// \pc|PC_inc[7]~28  = CARRY((\pc|PC_inc [7] & !\pc|PC_inc[6]~26 ))

	.dataa(gnd),
	.datab(\pc|PC_inc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[6]~26 ),
	.combout(\pc|PC_inc[7]~27_combout ),
	.cout(\pc|PC_inc[7]~28 ));
// synopsys translate_off
defparam \pc|PC_inc[7]~27 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N15
dffeas \pc|PC_inc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[7] .is_wysiwyg = "true";
defparam \pc|PC_inc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \pc|PC_inc[8]~29 (
// Equation(s):
// \pc|PC_inc[8]~29_combout  = (\pc|PC_inc [8] & (!\pc|PC_inc[7]~28 )) # (!\pc|PC_inc [8] & ((\pc|PC_inc[7]~28 ) # (GND)))
// \pc|PC_inc[8]~30  = CARRY((!\pc|PC_inc[7]~28 ) # (!\pc|PC_inc [8]))

	.dataa(\pc|PC_inc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[7]~28 ),
	.combout(\pc|PC_inc[8]~29_combout ),
	.cout(\pc|PC_inc[8]~30 ));
// synopsys translate_off
defparam \pc|PC_inc[8]~29 .lut_mask = 16'h5A5F;
defparam \pc|PC_inc[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N17
dffeas \pc|PC_inc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[8] .is_wysiwyg = "true";
defparam \pc|PC_inc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \pc|PC_inc[9]~31 (
// Equation(s):
// \pc|PC_inc[9]~31_combout  = (\pc|PC_inc [9] & (\pc|PC_inc[8]~30  $ (GND))) # (!\pc|PC_inc [9] & (!\pc|PC_inc[8]~30  & VCC))
// \pc|PC_inc[9]~32  = CARRY((\pc|PC_inc [9] & !\pc|PC_inc[8]~30 ))

	.dataa(gnd),
	.datab(\pc|PC_inc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[8]~30 ),
	.combout(\pc|PC_inc[9]~31_combout ),
	.cout(\pc|PC_inc[9]~32 ));
// synopsys translate_off
defparam \pc|PC_inc[9]~31 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N19
dffeas \pc|PC_inc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[9] .is_wysiwyg = "true";
defparam \pc|PC_inc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N13
dffeas \pc|pc_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_9|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \pc|pc_reg|ff_2|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_2|Q~feeder_combout  = \pc|PC_inc [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC_inc [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_2|Q~feeder .lut_mask = 16'hF0F0;
defparam \pc|pc_reg|ff_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N29
dffeas \pc|pc_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_2|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \ir|register|ff_2|Q~feeder (
// Equation(s):
// \ir|register|ff_2|Q~feeder_combout  = \tsb|Bus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\ir|register|ff_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_2|Q~feeder .lut_mask = 16'hFF00;
defparam \ir|register|ff_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N1
dffeas \ir|register|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_2|Q .is_wysiwyg = "true";
defparam \ir|register|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \eab|eabOut[2]~4 (
// Equation(s):
// \eab|eabOut[2]~4_combout  = ((\pc|pc_reg|ff_2|Q~q  $ (\ir|register|ff_2|Q~q  $ (!\eab|eabOut[1]~3 )))) # (GND)
// \eab|eabOut[2]~5  = CARRY((\pc|pc_reg|ff_2|Q~q  & ((\ir|register|ff_2|Q~q ) # (!\eab|eabOut[1]~3 ))) # (!\pc|pc_reg|ff_2|Q~q  & (\ir|register|ff_2|Q~q  & !\eab|eabOut[1]~3 )))

	.dataa(\pc|pc_reg|ff_2|Q~q ),
	.datab(\ir|register|ff_2|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[1]~3 ),
	.combout(\eab|eabOut[2]~4_combout ),
	.cout(\eab|eabOut[2]~5 ));
// synopsys translate_off
defparam \eab|eabOut[2]~4 .lut_mask = 16'h698E;
defparam \eab|eabOut[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \tsb|Bus[2]~36 (
// Equation(s):
// \tsb|Bus[2]~36_combout  = (\tsb|Bus[15]~24_combout  & ((\tsb|Bus[15]~25_combout  & (\eab|eabOut[2]~4_combout )) # (!\tsb|Bus[15]~25_combout  & ((\pc|pc_reg|ff_2|Q~q ))))) # (!\tsb|Bus[15]~24_combout  & (((\tsb|Bus[15]~25_combout ))))

	.dataa(\eab|eabOut[2]~4_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\pc|pc_reg|ff_2|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~36 .lut_mask = 16'hBCB0;
defparam \tsb|Bus[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \FSM|memWE~0 (
// Equation(s):
// \FSM|memWE~0_combout  = (!\FSM|current_state [3] & (\FSM|ldPC~1_combout  & (!\FSM|current_state [1] & \FSM|enaPC~0_combout )))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|ldPC~1_combout ),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|enaPC~0_combout ),
	.cin(gnd),
	.combout(\FSM|memWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|memWE~0 .lut_mask = 16'h0400;
defparam \FSM|memWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \FSM|memWE~1 (
// Equation(s):
// \FSM|memWE~1_combout  = (\FSM|Equal0~1_combout  & ((\FSM|memWE~0_combout ) # (\FSM|memWE~q )))

	.dataa(gnd),
	.datab(\FSM|memWE~0_combout ),
	.datac(\FSM|memWE~q ),
	.datad(\FSM|Equal0~1_combout ),
	.cin(gnd),
	.combout(\FSM|memWE~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|memWE~1 .lut_mask = 16'hFC00;
defparam \FSM|memWE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \FSM|memWE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|memWE~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|memWE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|memWE .is_wysiwyg = "true";
defparam \FSM|memWE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3] = (!\memory|MAR_reg|ff_15|Q~q  & (\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_14|Q~q  & \FSM|memWE~q )))

	.dataa(\memory|MAR_reg|ff_15|Q~q ),
	.datab(\memory|MAR_reg|ff_13|Q~q ),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3] .lut_mask = 16'h4000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout  = (!\memory|MAR_reg|ff_15|Q~q  & (\memory|MAR_reg|ff_13|Q~q  & \memory|MAR_reg|ff_14|Q~q ))

	.dataa(\memory|MAR_reg|ff_15|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_13|Q~q ),
	.datad(\memory|MAR_reg|ff_14|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0 .lut_mask = 16'h5000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \ir|register|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_4|Q .is_wysiwyg = "true";
defparam \ir|register|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N19
dffeas \pc|pc_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_4|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \pc|pc_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_3|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \ir|register|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_3|Q .is_wysiwyg = "true";
defparam \ir|register|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \eab|eabOut[3]~6 (
// Equation(s):
// \eab|eabOut[3]~6_combout  = (\pc|pc_reg|ff_3|Q~q  & ((\ir|register|ff_3|Q~q  & (\eab|eabOut[2]~5  & VCC)) # (!\ir|register|ff_3|Q~q  & (!\eab|eabOut[2]~5 )))) # (!\pc|pc_reg|ff_3|Q~q  & ((\ir|register|ff_3|Q~q  & (!\eab|eabOut[2]~5 )) # 
// (!\ir|register|ff_3|Q~q  & ((\eab|eabOut[2]~5 ) # (GND)))))
// \eab|eabOut[3]~7  = CARRY((\pc|pc_reg|ff_3|Q~q  & (!\ir|register|ff_3|Q~q  & !\eab|eabOut[2]~5 )) # (!\pc|pc_reg|ff_3|Q~q  & ((!\eab|eabOut[2]~5 ) # (!\ir|register|ff_3|Q~q ))))

	.dataa(\pc|pc_reg|ff_3|Q~q ),
	.datab(\ir|register|ff_3|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[2]~5 ),
	.combout(\eab|eabOut[3]~6_combout ),
	.cout(\eab|eabOut[3]~7 ));
// synopsys translate_off
defparam \eab|eabOut[3]~6 .lut_mask = 16'h9617;
defparam \eab|eabOut[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \eab|eabOut[4]~8 (
// Equation(s):
// \eab|eabOut[4]~8_combout  = ((\ir|register|ff_4|Q~q  $ (\pc|pc_reg|ff_4|Q~q  $ (!\eab|eabOut[3]~7 )))) # (GND)
// \eab|eabOut[4]~9  = CARRY((\ir|register|ff_4|Q~q  & ((\pc|pc_reg|ff_4|Q~q ) # (!\eab|eabOut[3]~7 ))) # (!\ir|register|ff_4|Q~q  & (\pc|pc_reg|ff_4|Q~q  & !\eab|eabOut[3]~7 )))

	.dataa(\ir|register|ff_4|Q~q ),
	.datab(\pc|pc_reg|ff_4|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[3]~7 ),
	.combout(\eab|eabOut[4]~8_combout ),
	.cout(\eab|eabOut[4]~9 ));
// synopsys translate_off
defparam \eab|eabOut[4]~8 .lut_mask = 16'h698E;
defparam \eab|eabOut[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \memory|MAR_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_5|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \memory|MAR_reg|ff_6|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_6|Q~feeder_combout  = \tsb|Bus [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_6|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|ff_6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N27
dffeas \memory|MAR_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_6|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_6|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \pc|pc_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_7|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N5
dffeas \ir|register|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_7|Q .is_wysiwyg = "true";
defparam \ir|register|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \pc|pc_reg|ff_6|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_6|Q~feeder_combout  = \pc|PC_inc [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [6]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_6|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N11
dffeas \pc|pc_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_6|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_6|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \eab|eabOut[5]~10 (
// Equation(s):
// \eab|eabOut[5]~10_combout  = (\pc|pc_reg|ff_5|Q~q  & ((\ir|register|ff_5|Q~q  & (\eab|eabOut[4]~9  & VCC)) # (!\ir|register|ff_5|Q~q  & (!\eab|eabOut[4]~9 )))) # (!\pc|pc_reg|ff_5|Q~q  & ((\ir|register|ff_5|Q~q  & (!\eab|eabOut[4]~9 )) # 
// (!\ir|register|ff_5|Q~q  & ((\eab|eabOut[4]~9 ) # (GND)))))
// \eab|eabOut[5]~11  = CARRY((\pc|pc_reg|ff_5|Q~q  & (!\ir|register|ff_5|Q~q  & !\eab|eabOut[4]~9 )) # (!\pc|pc_reg|ff_5|Q~q  & ((!\eab|eabOut[4]~9 ) # (!\ir|register|ff_5|Q~q ))))

	.dataa(\pc|pc_reg|ff_5|Q~q ),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[4]~9 ),
	.combout(\eab|eabOut[5]~10_combout ),
	.cout(\eab|eabOut[5]~11 ));
// synopsys translate_off
defparam \eab|eabOut[5]~10 .lut_mask = 16'h9617;
defparam \eab|eabOut[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \eab|eabOut[6]~12 (
// Equation(s):
// \eab|eabOut[6]~12_combout  = ((\ir|register|ff_6|Q~q  $ (\pc|pc_reg|ff_6|Q~q  $ (!\eab|eabOut[5]~11 )))) # (GND)
// \eab|eabOut[6]~13  = CARRY((\ir|register|ff_6|Q~q  & ((\pc|pc_reg|ff_6|Q~q ) # (!\eab|eabOut[5]~11 ))) # (!\ir|register|ff_6|Q~q  & (\pc|pc_reg|ff_6|Q~q  & !\eab|eabOut[5]~11 )))

	.dataa(\ir|register|ff_6|Q~q ),
	.datab(\pc|pc_reg|ff_6|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[5]~11 ),
	.combout(\eab|eabOut[6]~12_combout ),
	.cout(\eab|eabOut[6]~13 ));
// synopsys translate_off
defparam \eab|eabOut[6]~12 .lut_mask = 16'h698E;
defparam \eab|eabOut[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \eab|eabOut[7]~14 (
// Equation(s):
// \eab|eabOut[7]~14_combout  = (\pc|pc_reg|ff_7|Q~q  & ((\ir|register|ff_7|Q~q  & (\eab|eabOut[6]~13  & VCC)) # (!\ir|register|ff_7|Q~q  & (!\eab|eabOut[6]~13 )))) # (!\pc|pc_reg|ff_7|Q~q  & ((\ir|register|ff_7|Q~q  & (!\eab|eabOut[6]~13 )) # 
// (!\ir|register|ff_7|Q~q  & ((\eab|eabOut[6]~13 ) # (GND)))))
// \eab|eabOut[7]~15  = CARRY((\pc|pc_reg|ff_7|Q~q  & (!\ir|register|ff_7|Q~q  & !\eab|eabOut[6]~13 )) # (!\pc|pc_reg|ff_7|Q~q  & ((!\eab|eabOut[6]~13 ) # (!\ir|register|ff_7|Q~q ))))

	.dataa(\pc|pc_reg|ff_7|Q~q ),
	.datab(\ir|register|ff_7|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[6]~13 ),
	.combout(\eab|eabOut[7]~14_combout ),
	.cout(\eab|eabOut[7]~15 ));
// synopsys translate_off
defparam \eab|eabOut[7]~14 .lut_mask = 16'h9617;
defparam \eab|eabOut[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \tsb|Bus[7]~55 (
// Equation(s):
// \tsb|Bus[7]~55_combout  = (\tsb|Bus[15]~25_combout  & (((\eab|eabOut[7]~14_combout )) # (!\tsb|Bus[15]~24_combout ))) # (!\tsb|Bus[15]~25_combout  & (\tsb|Bus[15]~24_combout  & (\pc|pc_reg|ff_7|Q~q )))

	.dataa(\tsb|Bus[15]~25_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\pc|pc_reg|ff_7|Q~q ),
	.datad(\eab|eabOut[7]~14_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~55 .lut_mask = 16'hEA62;
defparam \tsb|Bus[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3] = (!\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_14|Q~q  & (\FSM|memWE~q  & \memory|MAR_reg|ff_15|Q~q )))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(\memory|MAR_reg|ff_14|Q~q ),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w[3] .lut_mask = 16'h1000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout  = (\memory|MAR_reg|ff_15|Q~q  & (!\memory|MAR_reg|ff_13|Q~q  & !\memory|MAR_reg|ff_14|Q~q ))

	.dataa(\memory|MAR_reg|ff_15|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_13|Q~q ),
	.datad(\memory|MAR_reg|ff_14|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0 .lut_mask = 16'h000A;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \pc|pc_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_8|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3] = (!\memory|MAR_reg|ff_15|Q~q  & (\memory|MAR_reg|ff_14|Q~q  & (!\memory|MAR_reg|ff_13|Q~q  & \FSM|memWE~q )))

	.dataa(\memory|MAR_reg|ff_15|Q~q ),
	.datab(\memory|MAR_reg|ff_14|Q~q ),
	.datac(\memory|MAR_reg|ff_13|Q~q ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w[3] .lut_mask = 16'h0400;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout  = (!\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_14|Q~q  & !\memory|MAR_reg|ff_15|Q~q ))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(\memory|MAR_reg|ff_14|Q~q ),
	.datac(gnd),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0 .lut_mask = 16'h0044;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \memory|MAR_reg|ff_9|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_9|Q~feeder_combout  = \tsb|Bus [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_9|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_9|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|ff_9|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \memory|MAR_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_9|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_9|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \pc|PC_inc[10]~33 (
// Equation(s):
// \pc|PC_inc[10]~33_combout  = (\pc|PC_inc [10] & (!\pc|PC_inc[9]~32 )) # (!\pc|PC_inc [10] & ((\pc|PC_inc[9]~32 ) # (GND)))
// \pc|PC_inc[10]~34  = CARRY((!\pc|PC_inc[9]~32 ) # (!\pc|PC_inc [10]))

	.dataa(gnd),
	.datab(\pc|PC_inc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[9]~32 ),
	.combout(\pc|PC_inc[10]~33_combout ),
	.cout(\pc|PC_inc[10]~34 ));
// synopsys translate_off
defparam \pc|PC_inc[10]~33 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N21
dffeas \pc|PC_inc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[10] .is_wysiwyg = "true";
defparam \pc|PC_inc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \pc|pc_reg|ff_10|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_10|Q~feeder_combout  = \pc|PC_inc [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [10]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_10|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N25
dffeas \pc|pc_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_10|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \ir|register|ff_8|Q~feeder (
// Equation(s):
// \ir|register|ff_8|Q~feeder_combout  = \tsb|Bus [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [8]),
	.cin(gnd),
	.combout(\ir|register|ff_8|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_8|Q~feeder .lut_mask = 16'hFF00;
defparam \ir|register|ff_8|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \ir|register|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_8|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_8|Q .is_wysiwyg = "true";
defparam \ir|register|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \ir|register|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_10|Q .is_wysiwyg = "true";
defparam \ir|register|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \eab|Add0~0 (
// Equation(s):
// \eab|Add0~0_combout  = (\ir|register|ff_9|Q~q  & (\ir|register|ff_8|Q~q  $ (VCC))) # (!\ir|register|ff_9|Q~q  & (\ir|register|ff_8|Q~q  & VCC))
// \eab|Add0~1  = CARRY((\ir|register|ff_9|Q~q  & \ir|register|ff_8|Q~q ))

	.dataa(\ir|register|ff_9|Q~q ),
	.datab(\ir|register|ff_8|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\eab|Add0~0_combout ),
	.cout(\eab|Add0~1 ));
// synopsys translate_off
defparam \eab|Add0~0 .lut_mask = 16'h6688;
defparam \eab|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \eab|Add0~2 (
// Equation(s):
// \eab|Add0~2_combout  = (\ir|register|ff_8|Q~q  & ((\ir|register|ff_10|Q~q  & (\eab|Add0~1  & VCC)) # (!\ir|register|ff_10|Q~q  & (!\eab|Add0~1 )))) # (!\ir|register|ff_8|Q~q  & ((\ir|register|ff_10|Q~q  & (!\eab|Add0~1 )) # (!\ir|register|ff_10|Q~q  & 
// ((\eab|Add0~1 ) # (GND)))))
// \eab|Add0~3  = CARRY((\ir|register|ff_8|Q~q  & (!\ir|register|ff_10|Q~q  & !\eab|Add0~1 )) # (!\ir|register|ff_8|Q~q  & ((!\eab|Add0~1 ) # (!\ir|register|ff_10|Q~q ))))

	.dataa(\ir|register|ff_8|Q~q ),
	.datab(\ir|register|ff_10|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|Add0~1 ),
	.combout(\eab|Add0~2_combout ),
	.cout(\eab|Add0~3 ));
// synopsys translate_off
defparam \eab|Add0~2 .lut_mask = 16'h9617;
defparam \eab|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \eab|eabOut[8]~16 (
// Equation(s):
// \eab|eabOut[8]~16_combout  = ((\pc|pc_reg|ff_8|Q~q  $ (\ir|register|ff_8|Q~q  $ (!\eab|eabOut[7]~15 )))) # (GND)
// \eab|eabOut[8]~17  = CARRY((\pc|pc_reg|ff_8|Q~q  & ((\ir|register|ff_8|Q~q ) # (!\eab|eabOut[7]~15 ))) # (!\pc|pc_reg|ff_8|Q~q  & (\ir|register|ff_8|Q~q  & !\eab|eabOut[7]~15 )))

	.dataa(\pc|pc_reg|ff_8|Q~q ),
	.datab(\ir|register|ff_8|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[7]~15 ),
	.combout(\eab|eabOut[8]~16_combout ),
	.cout(\eab|eabOut[8]~17 ));
// synopsys translate_off
defparam \eab|eabOut[8]~16 .lut_mask = 16'h698E;
defparam \eab|eabOut[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \eab|eabOut[9]~18 (
// Equation(s):
// \eab|eabOut[9]~18_combout  = (\pc|pc_reg|ff_9|Q~q  & ((\eab|Add0~0_combout  & (\eab|eabOut[8]~17  & VCC)) # (!\eab|Add0~0_combout  & (!\eab|eabOut[8]~17 )))) # (!\pc|pc_reg|ff_9|Q~q  & ((\eab|Add0~0_combout  & (!\eab|eabOut[8]~17 )) # 
// (!\eab|Add0~0_combout  & ((\eab|eabOut[8]~17 ) # (GND)))))
// \eab|eabOut[9]~19  = CARRY((\pc|pc_reg|ff_9|Q~q  & (!\eab|Add0~0_combout  & !\eab|eabOut[8]~17 )) # (!\pc|pc_reg|ff_9|Q~q  & ((!\eab|eabOut[8]~17 ) # (!\eab|Add0~0_combout ))))

	.dataa(\pc|pc_reg|ff_9|Q~q ),
	.datab(\eab|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[8]~17 ),
	.combout(\eab|eabOut[9]~18_combout ),
	.cout(\eab|eabOut[9]~19 ));
// synopsys translate_off
defparam \eab|eabOut[9]~18 .lut_mask = 16'h9617;
defparam \eab|eabOut[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \eab|eabOut[10]~20 (
// Equation(s):
// \eab|eabOut[10]~20_combout  = ((\pc|pc_reg|ff_10|Q~q  $ (\eab|Add0~2_combout  $ (!\eab|eabOut[9]~19 )))) # (GND)
// \eab|eabOut[10]~21  = CARRY((\pc|pc_reg|ff_10|Q~q  & ((\eab|Add0~2_combout ) # (!\eab|eabOut[9]~19 ))) # (!\pc|pc_reg|ff_10|Q~q  & (\eab|Add0~2_combout  & !\eab|eabOut[9]~19 )))

	.dataa(\pc|pc_reg|ff_10|Q~q ),
	.datab(\eab|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[9]~19 ),
	.combout(\eab|eabOut[10]~20_combout ),
	.cout(\eab|eabOut[10]~21 ));
// synopsys translate_off
defparam \eab|eabOut[10]~20 .lut_mask = 16'h698E;
defparam \eab|eabOut[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3] = (!\memory|MAR_reg|ff_14|Q~q  & (\memory|MAR_reg|ff_15|Q~q  & (\FSM|memWE~q  & \memory|MAR_reg|ff_13|Q~q )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_15|Q~q ),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3] .lut_mask = 16'h4000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout  = (\memory|MAR_reg|ff_15|Q~q  & (\memory|MAR_reg|ff_13|Q~q  & !\memory|MAR_reg|ff_14|Q~q ))

	.dataa(\memory|MAR_reg|ff_15|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_13|Q~q ),
	.datad(\memory|MAR_reg|ff_14|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0 .lut_mask = 16'h00A0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3] = (\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_14|Q~q  & (\FSM|memWE~q  & !\memory|MAR_reg|ff_15|Q~q )))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(\memory|MAR_reg|ff_14|Q~q ),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3] .lut_mask = 16'h0020;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout  = (!\memory|MAR_reg|ff_15|Q~q  & (\memory|MAR_reg|ff_13|Q~q  & !\memory|MAR_reg|ff_14|Q~q ))

	.dataa(\memory|MAR_reg|ff_15|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_13|Q~q ),
	.datad(\memory|MAR_reg|ff_14|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0 .lut_mask = 16'h0050;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \pc|PC_inc[11]~35 (
// Equation(s):
// \pc|PC_inc[11]~35_combout  = (\pc|PC_inc [11] & (\pc|PC_inc[10]~34  $ (GND))) # (!\pc|PC_inc [11] & (!\pc|PC_inc[10]~34  & VCC))
// \pc|PC_inc[11]~36  = CARRY((\pc|PC_inc [11] & !\pc|PC_inc[10]~34 ))

	.dataa(\pc|PC_inc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[10]~34 ),
	.combout(\pc|PC_inc[11]~35_combout ),
	.cout(\pc|PC_inc[11]~36 ));
// synopsys translate_off
defparam \pc|PC_inc[11]~35 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \pc|PC_inc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[11] .is_wysiwyg = "true";
defparam \pc|PC_inc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \pc|PC_inc[12]~37 (
// Equation(s):
// \pc|PC_inc[12]~37_combout  = (\pc|PC_inc [12] & (!\pc|PC_inc[11]~36 )) # (!\pc|PC_inc [12] & ((\pc|PC_inc[11]~36 ) # (GND)))
// \pc|PC_inc[12]~38  = CARRY((!\pc|PC_inc[11]~36 ) # (!\pc|PC_inc [12]))

	.dataa(gnd),
	.datab(\pc|PC_inc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[11]~36 ),
	.combout(\pc|PC_inc[12]~37_combout ),
	.cout(\pc|PC_inc[12]~38 ));
// synopsys translate_off
defparam \pc|PC_inc[12]~37 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \pc|PC_inc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[12] .is_wysiwyg = "true";
defparam \pc|PC_inc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N15
dffeas \pc|pc_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_12|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3] = (!\memory|MAR_reg|ff_13|Q~q  & (\memory|MAR_reg|ff_14|Q~q  & (\FSM|memWE~q  & \memory|MAR_reg|ff_15|Q~q )))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(\memory|MAR_reg|ff_14|Q~q ),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w[3] .lut_mask = 16'h4000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout  = (\memory|MAR_reg|ff_15|Q~q  & (!\memory|MAR_reg|ff_13|Q~q  & \memory|MAR_reg|ff_14|Q~q ))

	.dataa(\memory|MAR_reg|ff_15|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_13|Q~q ),
	.datad(\memory|MAR_reg|ff_14|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0 .lut_mask = 16'h0A00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 .lut_mask = 16'hBA98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 .lut_mask = 16'hF388;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3] = (!\memory|MAR_reg|ff_13|Q~q  & (!\memory|MAR_reg|ff_15|Q~q  & (!\memory|MAR_reg|ff_14|Q~q  & \FSM|memWE~q )))

	.dataa(\memory|MAR_reg|ff_13|Q~q ),
	.datab(\memory|MAR_reg|ff_15|Q~q ),
	.datac(\memory|MAR_reg|ff_14|Q~q ),
	.datad(\FSM|memWE~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w[3] .lut_mask = 16'h0100;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3] = (!\memory|MAR_reg|ff_15|Q~q  & (!\memory|MAR_reg|ff_13|Q~q  & !\memory|MAR_reg|ff_14|Q~q ))

	.dataa(\memory|MAR_reg|ff_15|Q~q ),
	.datab(gnd),
	.datac(\memory|MAR_reg|ff_13|Q~q ),
	.datad(\memory|MAR_reg|ff_14|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w[3] .lut_mask = 16'h0005;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_12|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 .lut_mask = 16'hEE50;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \memory|MDR_reg|ff_12|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_12|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout )))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_12|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Q~0 .lut_mask = 16'hF3C0;
defparam \memory|MDR_reg|ff_12|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \memory|MDR_reg|ff_12|Q~feeder (
// Equation(s):
// \memory|MDR_reg|ff_12|Q~feeder_combout  = \memory|MDR_reg|ff_12|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MDR_reg|ff_12|Q~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MDR_reg|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \FSM|selMDR~0 (
// Equation(s):
// \FSM|selMDR~0_combout  = (\FSM|Equal1~1_combout ) # ((\FSM|selMDR [0] & \FSM|Equal9~0_combout ))

	.dataa(gnd),
	.datab(\FSM|Equal1~1_combout ),
	.datac(\FSM|selMDR [0]),
	.datad(\FSM|Equal9~0_combout ),
	.cin(gnd),
	.combout(\FSM|selMDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|selMDR~0 .lut_mask = 16'hFCCC;
defparam \FSM|selMDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N15
dffeas \FSM|selMDR[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|selMDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|selMDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|selMDR[0] .is_wysiwyg = "true";
defparam \FSM|selMDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \FSM|ldMDR~0 (
// Equation(s):
// \FSM|ldMDR~0_combout  = (\FSM|Equal1~1_combout ) # ((!\FSM|Equal2~0_combout  & ((\FSM|ldMDR~q ) # (!\FSM|Equal9~0_combout ))))

	.dataa(\FSM|Equal2~0_combout ),
	.datab(\FSM|Equal9~0_combout ),
	.datac(\FSM|ldMDR~q ),
	.datad(\FSM|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|ldMDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldMDR~0 .lut_mask = 16'hFF51;
defparam \FSM|ldMDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N5
dffeas \FSM|ldMDR (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|ldMDR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|ldMDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|ldMDR .is_wysiwyg = "true";
defparam \FSM|ldMDR .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N15
dffeas \memory|MDR_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_12|Q~feeder_combout ),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \FSM|aluControl[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|aluControl~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|aluControl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|aluControl[0] .is_wysiwyg = "true";
defparam \FSM|aluControl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \reg_file|r7|ff_12|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_12|Q~feeder_combout  = \tsb|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_12|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r7|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N27
dffeas \reg_file|r7|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \reg_file|r5|ff_12|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_12|Q~feeder_combout  = \tsb|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_12|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r5|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \FSM|DR[0]~3 (
// Equation(s):
// \FSM|DR[0]~3_combout  = (!\FSM|current_state [0] & (!\FSM|current_state [4] & (\FSM|current_state [3] & \FSM|enaALU~4_combout )))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|enaALU~4_combout ),
	.cin(gnd),
	.combout(\FSM|DR[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~3 .lut_mask = 16'h1000;
defparam \FSM|DR[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \FSM|DR[0]~2 (
// Equation(s):
// \FSM|DR[0]~2_combout  = (!\FSM|aluControl[0]~1_combout  & ((\FSM|Equal5~1_combout ) # ((\FSM|aluControl~0_combout ) # (\FSM|DR[0]~3_combout ))))

	.dataa(\FSM|Equal5~1_combout ),
	.datab(\FSM|aluControl~0_combout ),
	.datac(\FSM|DR[0]~3_combout ),
	.datad(\FSM|aluControl[0]~1_combout ),
	.cin(gnd),
	.combout(\FSM|DR[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~2 .lut_mask = 16'h00FE;
defparam \FSM|DR[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \FSM|DR[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir|register|ff_10|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|DR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|DR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|DR[1] .is_wysiwyg = "true";
defparam \FSM|DR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \ir|register|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_11|Q .is_wysiwyg = "true";
defparam \ir|register|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \FSM|DR[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir|register|ff_11|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|DR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|DR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|DR[2] .is_wysiwyg = "true";
defparam \FSM|DR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \FSM|regWE~1 (
// Equation(s):
// \FSM|regWE~1_combout  = (!\FSM|current_state [3] & (\FSM|current_state [1] & (\FSM|current_state [2] $ (!\FSM|current_state [0]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|regWE~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|regWE~1 .lut_mask = 16'h4010;
defparam \FSM|regWE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \FSM|regWE~0 (
// Equation(s):
// \FSM|regWE~0_combout  = (\FSM|current_state [1] & (\FSM|current_state [3] & (\FSM|current_state [2] & !\FSM|current_state [0]))) # (!\FSM|current_state [1] & (\FSM|current_state [0] & ((!\FSM|current_state [2]) # (!\FSM|current_state [3]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|regWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|regWE~0 .lut_mask = 16'h0780;
defparam \FSM|regWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \FSM|regWE~2 (
// Equation(s):
// \FSM|regWE~2_combout  = (\FSM|current_state [4] & (!\FSM|regWE~1_combout  & (\FSM|regWE~q ))) # (!\FSM|current_state [4] & (((\FSM|regWE~q ) # (\FSM|regWE~0_combout ))))

	.dataa(\FSM|regWE~1_combout ),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|regWE~0_combout ),
	.cin(gnd),
	.combout(\FSM|regWE~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|regWE~2 .lut_mask = 16'h7370;
defparam \FSM|regWE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N19
dffeas \FSM|regWE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|regWE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\FSM|current_state [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|regWE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|regWE .is_wysiwyg = "true";
defparam \FSM|regWE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \reg_file|comb~0 (
// Equation(s):
// \reg_file|comb~0_combout  = (!\FSM|DR [1] & (\FSM|DR [0] & (\FSM|DR [2] & \FSM|regWE~q )))

	.dataa(\FSM|DR [1]),
	.datab(\FSM|DR [0]),
	.datac(\FSM|DR [2]),
	.datad(\FSM|regWE~q ),
	.cin(gnd),
	.combout(\reg_file|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~0 .lut_mask = 16'h4000;
defparam \reg_file|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \reg_file|r5|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \FSM|SR2[2]~feeder (
// Equation(s):
// \FSM|SR2[2]~feeder_combout  = \ir|register|ff_2|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir|register|ff_2|Q~q ),
	.cin(gnd),
	.combout(\FSM|SR2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[2]~feeder .lut_mask = 16'hFF00;
defparam \FSM|SR2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \FSM|SR2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|SR2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR2[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR2[2] .is_wysiwyg = "true";
defparam \FSM|SR2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \reg_file|comb~2 (
// Equation(s):
// \reg_file|comb~2_combout  = (\FSM|DR [0] & (!\FSM|DR [2] & (!\FSM|DR [1] & \FSM|regWE~q )))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|DR [1]),
	.datad(\FSM|regWE~q ),
	.cin(gnd),
	.combout(\reg_file|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~2 .lut_mask = 16'h0200;
defparam \reg_file|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \reg_file|r1|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \reg_file|comb~1 (
// Equation(s):
// \reg_file|comb~1_combout  = (\FSM|regWE~q  & (\FSM|DR [1] & (\FSM|DR [0] & !\FSM|DR [2])))

	.dataa(\FSM|regWE~q ),
	.datab(\FSM|DR [1]),
	.datac(\FSM|DR [0]),
	.datad(\FSM|DR [2]),
	.cin(gnd),
	.combout(\reg_file|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~1 .lut_mask = 16'h0080;
defparam \reg_file|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \reg_file|r3|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \FSM|SR2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir|register|ff_1|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|SR2[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR2[1] .is_wysiwyg = "true";
defparam \FSM|SR2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \alu|adder_in_b[12]~67 (
// Equation(s):
// \alu|adder_in_b[12]~67_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_12|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_12|Q~q ))))

	.dataa(\reg_file|r1|ff_12|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r3|ff_12|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~67 .lut_mask = 16'hFC22;
defparam \alu|adder_in_b[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \alu|adder_in_b[12]~68 (
// Equation(s):
// \alu|adder_in_b[12]~68_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[12]~67_combout  & (\reg_file|r7|ff_12|Q~q )) # (!\alu|adder_in_b[12]~67_combout  & ((\reg_file|r5|ff_12|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[12]~67_combout ))))

	.dataa(\reg_file|r7|ff_12|Q~q ),
	.datab(\reg_file|r5|ff_12|Q~q ),
	.datac(\FSM|SR2 [2]),
	.datad(\alu|adder_in_b[12]~67_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~68 .lut_mask = 16'hAFC0;
defparam \alu|adder_in_b[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \reg_file|comb~4 (
// Equation(s):
// \reg_file|comb~4_combout  = (!\FSM|DR [2] & (\FSM|DR [1] & (\FSM|regWE~q  & !\FSM|DR [0])))

	.dataa(\FSM|DR [2]),
	.datab(\FSM|DR [1]),
	.datac(\FSM|regWE~q ),
	.datad(\FSM|DR [0]),
	.cin(gnd),
	.combout(\reg_file|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~4 .lut_mask = 16'h0040;
defparam \reg_file|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N25
dffeas \reg_file|r2|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \reg_file|comb~7 (
// Equation(s):
// \reg_file|comb~7_combout  = (\FSM|regWE~q  & (!\FSM|DR [0] & (\FSM|DR [2] & \FSM|DR [1])))

	.dataa(\FSM|regWE~q ),
	.datab(\FSM|DR [0]),
	.datac(\FSM|DR [2]),
	.datad(\FSM|DR [1]),
	.cin(gnd),
	.combout(\reg_file|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~7 .lut_mask = 16'h2000;
defparam \reg_file|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N7
dffeas \reg_file|r6|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \reg_file|comb~6 (
// Equation(s):
// \reg_file|comb~6_combout  = (\FSM|regWE~q  & (!\FSM|DR [0] & (!\FSM|DR [1] & !\FSM|DR [2])))

	.dataa(\FSM|regWE~q ),
	.datab(\FSM|DR [0]),
	.datac(\FSM|DR [1]),
	.datad(\FSM|DR [2]),
	.cin(gnd),
	.combout(\reg_file|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~6 .lut_mask = 16'h0002;
defparam \reg_file|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \reg_file|r0|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \reg_file|comb~5 (
// Equation(s):
// \reg_file|comb~5_combout  = (!\FSM|DR [1] & (!\FSM|DR [0] & (\FSM|DR [2] & \FSM|regWE~q )))

	.dataa(\FSM|DR [1]),
	.datab(\FSM|DR [0]),
	.datac(\FSM|DR [2]),
	.datad(\FSM|regWE~q ),
	.cin(gnd),
	.combout(\reg_file|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~5 .lut_mask = 16'h1000;
defparam \reg_file|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \reg_file|r4|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \alu|adder_in_b[12]~69 (
// Equation(s):
// \alu|adder_in_b[12]~69_combout  = (\FSM|SR2 [2] & (((\reg_file|r4|ff_12|Q~q ) # (\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_12|Q~q  & ((!\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r0|ff_12|Q~q ),
	.datac(\reg_file|r4|ff_12|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~69 .lut_mask = 16'hAAE4;
defparam \alu|adder_in_b[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \alu|adder_in_b[12]~70 (
// Equation(s):
// \alu|adder_in_b[12]~70_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[12]~69_combout  & ((\reg_file|r6|ff_12|Q~q ))) # (!\alu|adder_in_b[12]~69_combout  & (\reg_file|r2|ff_12|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[12]~69_combout ))))

	.dataa(\reg_file|r2|ff_12|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_12|Q~q ),
	.datad(\alu|adder_in_b[12]~69_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~70 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \alu|adder_in_b[12]~71 (
// Equation(s):
// \alu|adder_in_b[12]~71_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[12]~68_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[12]~70_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[12]~68_combout ),
	.datad(\alu|adder_in_b[12]~70_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~71 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \alu|adder_in_b[12]~72 (
// Equation(s):
// \alu|adder_in_b[12]~72_combout  = (\alu|adder_in_b[12]~71_combout ) # ((\ir|register|ff_4|Q~q  & \ir|register|ff_5|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_4|Q~q ),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\alu|adder_in_b[12]~71_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~72 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \FSM|SR1~0 (
// Equation(s):
// \FSM|SR1~0_combout  = (\FSM|aluControl~0_combout  & (\ir|register|ff_8|Q~q )) # (!\FSM|aluControl~0_combout  & ((\FSM|Equal5~1_combout  & (\ir|register|ff_8|Q~q )) # (!\FSM|Equal5~1_combout  & ((\ir|register|ff_11|Q~q )))))

	.dataa(\ir|register|ff_8|Q~q ),
	.datab(\FSM|aluControl~0_combout ),
	.datac(\ir|register|ff_11|Q~q ),
	.datad(\FSM|Equal5~1_combout ),
	.cin(gnd),
	.combout(\FSM|SR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR1~0 .lut_mask = 16'hAAB8;
defparam \FSM|SR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \FSM|SR1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|SR1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR1[2] .is_wysiwyg = "true";
defparam \FSM|SR1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \FSM|SR1~2 (
// Equation(s):
// \FSM|SR1~2_combout  = (\FSM|Equal5~1_combout  & (((\ir|register|ff_7|Q~q )))) # (!\FSM|Equal5~1_combout  & ((\FSM|aluControl~0_combout  & ((\ir|register|ff_7|Q~q ))) # (!\FSM|aluControl~0_combout  & (\ir|register|ff_10|Q~q ))))

	.dataa(\FSM|Equal5~1_combout ),
	.datab(\FSM|aluControl~0_combout ),
	.datac(\ir|register|ff_10|Q~q ),
	.datad(\ir|register|ff_7|Q~q ),
	.cin(gnd),
	.combout(\FSM|SR1~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR1~2 .lut_mask = 16'hFE10;
defparam \FSM|SR1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \FSM|SR1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|SR1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR1[1] .is_wysiwyg = "true";
defparam \FSM|SR1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \reg_file|mux0|out[12]~60 (
// Equation(s):
// \reg_file|mux0|out[12]~60_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|ff_12|Q~q ) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((\reg_file|r1|ff_12|Q~q  & !\FSM|SR1 [2]))))

	.dataa(\reg_file|r3|ff_12|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r1|ff_12|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~60 .lut_mask = 16'hCCB8;
defparam \reg_file|mux0|out[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \reg_file|mux0|out[12]~61 (
// Equation(s):
// \reg_file|mux0|out[12]~61_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[12]~60_combout  & ((\reg_file|r7|ff_12|Q~q ))) # (!\reg_file|mux0|out[12]~60_combout  & (\reg_file|r5|ff_12|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[12]~60_combout ))))

	.dataa(\reg_file|r5|ff_12|Q~q ),
	.datab(\reg_file|r7|ff_12|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\reg_file|mux0|out[12]~60_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~61 .lut_mask = 16'hCFA0;
defparam \reg_file|mux0|out[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \reg_file|mux0|out[12]~62 (
// Equation(s):
// \reg_file|mux0|out[12]~62_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_12|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_12|Q~q )))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r4|ff_12|Q~q ),
	.datac(\reg_file|r0|ff_12|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~62 .lut_mask = 16'hEE50;
defparam \reg_file|mux0|out[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \reg_file|mux0|out[12]~63 (
// Equation(s):
// \reg_file|mux0|out[12]~63_combout  = (\reg_file|mux0|out[12]~62_combout  & (((\reg_file|r6|ff_12|Q~q )) # (!\FSM|SR1 [1]))) # (!\reg_file|mux0|out[12]~62_combout  & (\FSM|SR1 [1] & (\reg_file|r2|ff_12|Q~q )))

	.dataa(\reg_file|mux0|out[12]~62_combout ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r2|ff_12|Q~q ),
	.datad(\reg_file|r6|ff_12|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~63 .lut_mask = 16'hEA62;
defparam \reg_file|mux0|out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \reg_file|mux0|out[12]~64 (
// Equation(s):
// \reg_file|mux0|out[12]~64_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[12]~61_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[12]~63_combout )))

	.dataa(\reg_file|mux0|out[12]~61_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(gnd),
	.datad(\reg_file|mux0|out[12]~63_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~64 .lut_mask = 16'hBB88;
defparam \reg_file|mux0|out[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \tsb|Bus[12]~75 (
// Equation(s):
// \tsb|Bus[12]~75_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & ((!\reg_file|mux0|out[12]~64_combout )))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[12]~64_combout  & ((\alu|adder_in_b[12]~72_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|adder_in_b[12]~72_combout ),
	.datad(\reg_file|mux0|out[12]~64_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~75 .lut_mask = 16'h3188;
defparam \tsb|Bus[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \reg_file|r5|ff_11|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_11|Q~feeder_combout  = \tsb|Bus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r5|ff_11|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_11|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r5|ff_11|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \reg_file|r5|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_11|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \reg_file|r7|ff_11|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_11|Q~feeder_combout  = \tsb|Bus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r7|ff_11|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_11|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r7|ff_11|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N9
dffeas \reg_file|r7|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_11|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \reg_file|r1|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \reg_file|r3|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \alu|adder_in_b[11]~61 (
// Equation(s):
// \alu|adder_in_b[11]~61_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_11|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_11|Q~q ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r1|ff_11|Q~q ),
	.datac(\reg_file|r3|ff_11|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~61 .lut_mask = 16'hFA44;
defparam \alu|adder_in_b[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \alu|adder_in_b[11]~62 (
// Equation(s):
// \alu|adder_in_b[11]~62_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[11]~61_combout  & ((\reg_file|r7|ff_11|Q~q ))) # (!\alu|adder_in_b[11]~61_combout  & (\reg_file|r5|ff_11|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[11]~61_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_11|Q~q ),
	.datac(\reg_file|r7|ff_11|Q~q ),
	.datad(\alu|adder_in_b[11]~61_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~62 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \reg_file|r6|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \reg_file|r2|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \reg_file|r4|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \reg_file|r0|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \alu|adder_in_b[11]~63 (
// Equation(s):
// \alu|adder_in_b[11]~63_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|ff_11|Q~q ) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|ff_11|Q~q  & !\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r4|ff_11|Q~q ),
	.datac(\reg_file|r0|ff_11|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~63 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \alu|adder_in_b[11]~64 (
// Equation(s):
// \alu|adder_in_b[11]~64_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[11]~63_combout  & (\reg_file|r6|ff_11|Q~q )) # (!\alu|adder_in_b[11]~63_combout  & ((\reg_file|r2|ff_11|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[11]~63_combout ))))

	.dataa(\reg_file|r6|ff_11|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r2|ff_11|Q~q ),
	.datad(\alu|adder_in_b[11]~63_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~64 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \alu|adder_in_b[11]~65 (
// Equation(s):
// \alu|adder_in_b[11]~65_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[11]~62_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[11]~64_combout )))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[11]~62_combout ),
	.datad(\alu|adder_in_b[11]~64_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~65 .lut_mask = 16'h3120;
defparam \alu|adder_in_b[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \alu|adder_in_b[11]~66 (
// Equation(s):
// \alu|adder_in_b[11]~66_combout  = (\alu|adder_in_b[11]~65_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_4|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\ir|register|ff_4|Q~q ),
	.datad(\alu|adder_in_b[11]~65_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~66 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \reg_file|mux0|out[11]~55 (
// Equation(s):
// \reg_file|mux0|out[11]~55_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|ff_11|Q~q ) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((\reg_file|r1|ff_11|Q~q  & !\FSM|SR1 [2]))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r3|ff_11|Q~q ),
	.datac(\reg_file|r1|ff_11|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~55 .lut_mask = 16'hAAD8;
defparam \reg_file|mux0|out[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \reg_file|mux0|out[11]~56 (
// Equation(s):
// \reg_file|mux0|out[11]~56_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[11]~55_combout  & ((\reg_file|r7|ff_11|Q~q ))) # (!\reg_file|mux0|out[11]~55_combout  & (\reg_file|r5|ff_11|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[11]~55_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|ff_11|Q~q ),
	.datac(\reg_file|r7|ff_11|Q~q ),
	.datad(\reg_file|mux0|out[11]~55_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~56 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \reg_file|mux0|out[11]~57 (
// Equation(s):
// \reg_file|mux0|out[11]~57_combout  = (\FSM|SR1 [2] & (((\reg_file|r4|ff_11|Q~q ) # (\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_11|Q~q  & ((!\FSM|SR1 [1]))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r0|ff_11|Q~q ),
	.datac(\reg_file|r4|ff_11|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~57 .lut_mask = 16'hAAE4;
defparam \reg_file|mux0|out[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \reg_file|mux0|out[11]~58 (
// Equation(s):
// \reg_file|mux0|out[11]~58_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[11]~57_combout  & ((\reg_file|r6|ff_11|Q~q ))) # (!\reg_file|mux0|out[11]~57_combout  & (\reg_file|r2|ff_11|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[11]~57_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r2|ff_11|Q~q ),
	.datac(\reg_file|r6|ff_11|Q~q ),
	.datad(\reg_file|mux0|out[11]~57_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~58 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \reg_file|mux0|out[11]~59 (
// Equation(s):
// \reg_file|mux0|out[11]~59_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[11]~56_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[11]~58_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[11]~56_combout ),
	.datad(\reg_file|mux0|out[11]~58_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~59 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \reg_file|r5|ff_10|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_10|Q~feeder_combout  = \tsb|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r5|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_10|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r5|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N1
dffeas \reg_file|r5|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \reg_file|r7|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \reg_file|r3|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \reg_file|r1|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \alu|adder_in_b[10]~55 (
// Equation(s):
// \alu|adder_in_b[10]~55_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_10|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_10|Q~q )))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|ff_10|Q~q ),
	.datac(\reg_file|r1|ff_10|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~55 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \alu|adder_in_b[10]~56 (
// Equation(s):
// \alu|adder_in_b[10]~56_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[10]~55_combout  & ((\reg_file|r7|ff_10|Q~q ))) # (!\alu|adder_in_b[10]~55_combout  & (\reg_file|r5|ff_10|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[10]~55_combout ))))

	.dataa(\reg_file|r5|ff_10|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r7|ff_10|Q~q ),
	.datad(\alu|adder_in_b[10]~55_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~56 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \reg_file|r2|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \reg_file|r6|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \reg_file|r0|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \reg_file|r4|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \alu|adder_in_b[10]~57 (
// Equation(s):
// \alu|adder_in_b[10]~57_combout  = (\FSM|SR2 [2] & (((\reg_file|r4|ff_10|Q~q ) # (\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_10|Q~q  & ((!\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r0|ff_10|Q~q ),
	.datac(\reg_file|r4|ff_10|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~57 .lut_mask = 16'hAAE4;
defparam \alu|adder_in_b[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \alu|adder_in_b[10]~58 (
// Equation(s):
// \alu|adder_in_b[10]~58_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[10]~57_combout  & ((\reg_file|r6|ff_10|Q~q ))) # (!\alu|adder_in_b[10]~57_combout  & (\reg_file|r2|ff_10|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[10]~57_combout ))))

	.dataa(\reg_file|r2|ff_10|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_10|Q~q ),
	.datad(\alu|adder_in_b[10]~57_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~58 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \alu|adder_in_b[10]~59 (
// Equation(s):
// \alu|adder_in_b[10]~59_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[10]~56_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[10]~58_combout )))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[10]~56_combout ),
	.datad(\alu|adder_in_b[10]~58_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~59 .lut_mask = 16'h3120;
defparam \alu|adder_in_b[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \alu|adder_in_b[10]~60 (
// Equation(s):
// \alu|adder_in_b[10]~60_combout  = (\alu|adder_in_b[10]~59_combout ) # ((\ir|register|ff_4|Q~q  & \ir|register|ff_5|Q~q ))

	.dataa(\ir|register|ff_4|Q~q ),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(gnd),
	.datad(\alu|adder_in_b[10]~59_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~60 .lut_mask = 16'hFF88;
defparam \alu|adder_in_b[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \reg_file|mux0|out[10]~52 (
// Equation(s):
// \reg_file|mux0|out[10]~52_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_10|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_10|Q~q )))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r4|ff_10|Q~q ),
	.datac(\reg_file|r0|ff_10|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~52 .lut_mask = 16'hEE50;
defparam \reg_file|mux0|out[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \reg_file|mux0|out[10]~53 (
// Equation(s):
// \reg_file|mux0|out[10]~53_combout  = (\reg_file|mux0|out[10]~52_combout  & (((\reg_file|r6|ff_10|Q~q )) # (!\FSM|SR1 [1]))) # (!\reg_file|mux0|out[10]~52_combout  & (\FSM|SR1 [1] & (\reg_file|r2|ff_10|Q~q )))

	.dataa(\reg_file|mux0|out[10]~52_combout ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r2|ff_10|Q~q ),
	.datad(\reg_file|r6|ff_10|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~53 .lut_mask = 16'hEA62;
defparam \reg_file|mux0|out[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \reg_file|mux0|out[10]~50 (
// Equation(s):
// \reg_file|mux0|out[10]~50_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_10|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_10|Q~q ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r1|ff_10|Q~q ),
	.datac(\reg_file|r3|ff_10|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~50 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \reg_file|mux0|out[10]~51 (
// Equation(s):
// \reg_file|mux0|out[10]~51_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[10]~50_combout  & ((\reg_file|r7|ff_10|Q~q ))) # (!\reg_file|mux0|out[10]~50_combout  & (\reg_file|r5|ff_10|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[10]~50_combout ))))

	.dataa(\reg_file|r5|ff_10|Q~q ),
	.datab(\reg_file|r7|ff_10|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\reg_file|mux0|out[10]~50_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~51 .lut_mask = 16'hCFA0;
defparam \reg_file|mux0|out[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \reg_file|mux0|out[10]~54 (
// Equation(s):
// \reg_file|mux0|out[10]~54_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[10]~51_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[10]~53_combout ))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[10]~53_combout ),
	.datad(\reg_file|mux0|out[10]~51_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~54 .lut_mask = 16'hFC30;
defparam \reg_file|mux0|out[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N23
dffeas \reg_file|r7|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \reg_file|r3|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \reg_file|r1|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \reg_file|mux0|out[9]~45 (
// Equation(s):
// \reg_file|mux0|out[9]~45_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|ff_9|Q~q ) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((\reg_file|r1|ff_9|Q~q  & !\FSM|SR1 [2]))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r3|ff_9|Q~q ),
	.datac(\reg_file|r1|ff_9|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~45 .lut_mask = 16'hAAD8;
defparam \reg_file|mux0|out[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \reg_file|r5|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \reg_file|mux0|out[9]~46 (
// Equation(s):
// \reg_file|mux0|out[9]~46_combout  = (\reg_file|mux0|out[9]~45_combout  & ((\reg_file|r7|ff_9|Q~q ) # ((!\FSM|SR1 [2])))) # (!\reg_file|mux0|out[9]~45_combout  & (((\reg_file|r5|ff_9|Q~q  & \FSM|SR1 [2]))))

	.dataa(\reg_file|r7|ff_9|Q~q ),
	.datab(\reg_file|mux0|out[9]~45_combout ),
	.datac(\reg_file|r5|ff_9|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~46 .lut_mask = 16'hB8CC;
defparam \reg_file|mux0|out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N3
dffeas \reg_file|r2|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \reg_file|r6|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \reg_file|r0|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \reg_file|r4|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \reg_file|mux0|out[9]~47 (
// Equation(s):
// \reg_file|mux0|out[9]~47_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_9|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_9|Q~q ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|ff_9|Q~q ),
	.datac(\reg_file|r4|ff_9|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~47 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \reg_file|mux0|out[9]~48 (
// Equation(s):
// \reg_file|mux0|out[9]~48_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[9]~47_combout  & ((\reg_file|r6|ff_9|Q~q ))) # (!\reg_file|mux0|out[9]~47_combout  & (\reg_file|r2|ff_9|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[9]~47_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r2|ff_9|Q~q ),
	.datac(\reg_file|r6|ff_9|Q~q ),
	.datad(\reg_file|mux0|out[9]~47_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~48 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \reg_file|mux0|out[9]~49 (
// Equation(s):
// \reg_file|mux0|out[9]~49_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[9]~46_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[9]~48_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[9]~46_combout ),
	.datad(\reg_file|mux0|out[9]~48_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~49 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \alu|adder_in_b[9]~49 (
// Equation(s):
// \alu|adder_in_b[9]~49_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_9|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_9|Q~q ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r1|ff_9|Q~q ),
	.datac(\reg_file|r3|ff_9|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~49 .lut_mask = 16'hFA44;
defparam \alu|adder_in_b[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \alu|adder_in_b[9]~50 (
// Equation(s):
// \alu|adder_in_b[9]~50_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[9]~49_combout  & ((\reg_file|r7|ff_9|Q~q ))) # (!\alu|adder_in_b[9]~49_combout  & (\reg_file|r5|ff_9|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[9]~49_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_9|Q~q ),
	.datac(\reg_file|r7|ff_9|Q~q ),
	.datad(\alu|adder_in_b[9]~49_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~50 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \alu|adder_in_b[9]~51 (
// Equation(s):
// \alu|adder_in_b[9]~51_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|ff_9|Q~q ) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|ff_9|Q~q  & !\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r4|ff_9|Q~q ),
	.datac(\reg_file|r0|ff_9|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~51 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \alu|adder_in_b[9]~52 (
// Equation(s):
// \alu|adder_in_b[9]~52_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[9]~51_combout  & (\reg_file|r6|ff_9|Q~q )) # (!\alu|adder_in_b[9]~51_combout  & ((\reg_file|r2|ff_9|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[9]~51_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|ff_9|Q~q ),
	.datac(\reg_file|r2|ff_9|Q~q ),
	.datad(\alu|adder_in_b[9]~51_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~52 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \alu|adder_in_b[9]~53 (
// Equation(s):
// \alu|adder_in_b[9]~53_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[9]~50_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[9]~52_combout )))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[9]~50_combout ),
	.datad(\alu|adder_in_b[9]~52_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~53 .lut_mask = 16'h3120;
defparam \alu|adder_in_b[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \alu|adder_in_b[9]~54 (
// Equation(s):
// \alu|adder_in_b[9]~54_combout  = (\alu|adder_in_b[9]~53_combout ) # ((\ir|register|ff_4|Q~q  & \ir|register|ff_5|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_4|Q~q ),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\alu|adder_in_b[9]~53_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~54 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \reg_file|r3|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \reg_file|r1|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \reg_file|mux0|out[8]~40 (
// Equation(s):
// \reg_file|mux0|out[8]~40_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|ff_8|Q~q ) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((\reg_file|r1|ff_8|Q~q  & !\FSM|SR1 [2]))))

	.dataa(\reg_file|r3|ff_8|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r1|ff_8|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~40 .lut_mask = 16'hCCB8;
defparam \reg_file|mux0|out[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \reg_file|r5|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \reg_file|r7|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \reg_file|mux0|out[8]~41 (
// Equation(s):
// \reg_file|mux0|out[8]~41_combout  = (\reg_file|mux0|out[8]~40_combout  & (((\reg_file|r7|ff_8|Q~q )) # (!\FSM|SR1 [2]))) # (!\reg_file|mux0|out[8]~40_combout  & (\FSM|SR1 [2] & (\reg_file|r5|ff_8|Q~q )))

	.dataa(\reg_file|mux0|out[8]~40_combout ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_8|Q~q ),
	.datad(\reg_file|r7|ff_8|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~41 .lut_mask = 16'hEA62;
defparam \reg_file|mux0|out[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \reg_file|r6|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N1
dffeas \reg_file|r2|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \reg_file|r0|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \reg_file|r4|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \reg_file|mux0|out[8]~42 (
// Equation(s):
// \reg_file|mux0|out[8]~42_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_8|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_8|Q~q ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|ff_8|Q~q ),
	.datac(\reg_file|r4|ff_8|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~42 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \reg_file|mux0|out[8]~43 (
// Equation(s):
// \reg_file|mux0|out[8]~43_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[8]~42_combout  & (\reg_file|r6|ff_8|Q~q )) # (!\reg_file|mux0|out[8]~42_combout  & ((\reg_file|r2|ff_8|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[8]~42_combout ))))

	.dataa(\reg_file|r6|ff_8|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r2|ff_8|Q~q ),
	.datad(\reg_file|mux0|out[8]~42_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~43 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \reg_file|mux0|out[8]~44 (
// Equation(s):
// \reg_file|mux0|out[8]~44_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[8]~41_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[8]~43_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[8]~41_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[8]~43_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~44 .lut_mask = 16'hDD88;
defparam \reg_file|mux0|out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \alu|adder_in_b[8]~43 (
// Equation(s):
// \alu|adder_in_b[8]~43_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_8|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_8|Q~q ))))

	.dataa(\reg_file|r1|ff_8|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r3|ff_8|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~43 .lut_mask = 16'hFC22;
defparam \alu|adder_in_b[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \alu|adder_in_b[8]~44 (
// Equation(s):
// \alu|adder_in_b[8]~44_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[8]~43_combout  & (\reg_file|r7|ff_8|Q~q )) # (!\alu|adder_in_b[8]~43_combout  & ((\reg_file|r5|ff_8|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[8]~43_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r7|ff_8|Q~q ),
	.datac(\reg_file|r5|ff_8|Q~q ),
	.datad(\alu|adder_in_b[8]~43_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~44 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \alu|adder_in_b[8]~45 (
// Equation(s):
// \alu|adder_in_b[8]~45_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|ff_8|Q~q ) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|ff_8|Q~q  & !\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r4|ff_8|Q~q ),
	.datac(\reg_file|r0|ff_8|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~45 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \alu|adder_in_b[8]~46 (
// Equation(s):
// \alu|adder_in_b[8]~46_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[8]~45_combout  & ((\reg_file|r6|ff_8|Q~q ))) # (!\alu|adder_in_b[8]~45_combout  & (\reg_file|r2|ff_8|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[8]~45_combout ))))

	.dataa(\reg_file|r2|ff_8|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_8|Q~q ),
	.datad(\alu|adder_in_b[8]~45_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~46 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \alu|adder_in_b[8]~47 (
// Equation(s):
// \alu|adder_in_b[8]~47_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[8]~44_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[8]~46_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[8]~44_combout ),
	.datad(\alu|adder_in_b[8]~46_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~47 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \alu|adder_in_b[8]~48 (
// Equation(s):
// \alu|adder_in_b[8]~48_combout  = (\alu|adder_in_b[8]~47_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_4|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\ir|register|ff_4|Q~q ),
	.datac(gnd),
	.datad(\alu|adder_in_b[8]~47_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~48 .lut_mask = 16'hFF88;
defparam \alu|adder_in_b[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N13
dffeas \reg_file|r5|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N27
dffeas \reg_file|r7|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \reg_file|r3|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \reg_file|r1|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \alu|adder_in_b[7]~37 (
// Equation(s):
// \alu|adder_in_b[7]~37_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_7|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_7|Q~q )))))

	.dataa(\reg_file|r3|ff_7|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r1|ff_7|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~37 .lut_mask = 16'hEE30;
defparam \alu|adder_in_b[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \alu|adder_in_b[7]~38 (
// Equation(s):
// \alu|adder_in_b[7]~38_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[7]~37_combout  & ((\reg_file|r7|ff_7|Q~q ))) # (!\alu|adder_in_b[7]~37_combout  & (\reg_file|r5|ff_7|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[7]~37_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_7|Q~q ),
	.datac(\reg_file|r7|ff_7|Q~q ),
	.datad(\alu|adder_in_b[7]~37_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~38 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \reg_file|r6|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \reg_file|r2|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \reg_file|r0|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \reg_file|r4|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \alu|adder_in_b[7]~39 (
// Equation(s):
// \alu|adder_in_b[7]~39_combout  = (\FSM|SR2 [2] & (((\reg_file|r4|ff_7|Q~q ) # (\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_7|Q~q  & ((!\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r0|ff_7|Q~q ),
	.datac(\reg_file|r4|ff_7|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~39 .lut_mask = 16'hAAE4;
defparam \alu|adder_in_b[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \alu|adder_in_b[7]~40 (
// Equation(s):
// \alu|adder_in_b[7]~40_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[7]~39_combout  & (\reg_file|r6|ff_7|Q~q )) # (!\alu|adder_in_b[7]~39_combout  & ((\reg_file|r2|ff_7|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[7]~39_combout ))))

	.dataa(\reg_file|r6|ff_7|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r2|ff_7|Q~q ),
	.datad(\alu|adder_in_b[7]~39_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~40 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \alu|adder_in_b[7]~41 (
// Equation(s):
// \alu|adder_in_b[7]~41_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[7]~38_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[7]~40_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[7]~38_combout ),
	.datad(\alu|adder_in_b[7]~40_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~41 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \alu|adder_in_b[7]~42 (
// Equation(s):
// \alu|adder_in_b[7]~42_combout  = (\alu|adder_in_b[7]~41_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_4|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(gnd),
	.datac(\ir|register|ff_4|Q~q ),
	.datad(\alu|adder_in_b[7]~41_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~42 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \reg_file|mux0|out[7]~37 (
// Equation(s):
// \reg_file|mux0|out[7]~37_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_7|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_7|Q~q )))))

	.dataa(\reg_file|r4|ff_7|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r0|ff_7|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~37 .lut_mask = 16'hEE30;
defparam \reg_file|mux0|out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \reg_file|mux0|out[7]~38 (
// Equation(s):
// \reg_file|mux0|out[7]~38_combout  = (\reg_file|mux0|out[7]~37_combout  & (((\reg_file|r6|ff_7|Q~q )) # (!\FSM|SR1 [1]))) # (!\reg_file|mux0|out[7]~37_combout  & (\FSM|SR1 [1] & ((\reg_file|r2|ff_7|Q~q ))))

	.dataa(\reg_file|mux0|out[7]~37_combout ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r6|ff_7|Q~q ),
	.datad(\reg_file|r2|ff_7|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~38 .lut_mask = 16'hE6A2;
defparam \reg_file|mux0|out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \reg_file|mux0|out[7]~35 (
// Equation(s):
// \reg_file|mux0|out[7]~35_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_7|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_7|Q~q ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r1|ff_7|Q~q ),
	.datac(\reg_file|r3|ff_7|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~35 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \reg_file|mux0|out[7]~36 (
// Equation(s):
// \reg_file|mux0|out[7]~36_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[7]~35_combout  & (\reg_file|r7|ff_7|Q~q )) # (!\reg_file|mux0|out[7]~35_combout  & ((\reg_file|r5|ff_7|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[7]~35_combout ))))

	.dataa(\reg_file|r7|ff_7|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_7|Q~q ),
	.datad(\reg_file|mux0|out[7]~35_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~36 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \reg_file|mux0|out[7]~39 (
// Equation(s):
// \reg_file|mux0|out[7]~39_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[7]~36_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[7]~38_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[7]~38_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[7]~36_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~39 .lut_mask = 16'hEE44;
defparam \reg_file|mux0|out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \reg_file|r2|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \reg_file|r6|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \reg_file|r4|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \reg_file|r0|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \alu|adder_in_b[6]~33 (
// Equation(s):
// \alu|adder_in_b[6]~33_combout  = (\FSM|SR2 [2] & ((\FSM|SR2 [1]) # ((\reg_file|r4|ff_6|Q~q )))) # (!\FSM|SR2 [2] & (!\FSM|SR2 [1] & ((\reg_file|r0|ff_6|Q~q ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r4|ff_6|Q~q ),
	.datad(\reg_file|r0|ff_6|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~33 .lut_mask = 16'hB9A8;
defparam \alu|adder_in_b[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \alu|adder_in_b[6]~34 (
// Equation(s):
// \alu|adder_in_b[6]~34_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[6]~33_combout  & ((\reg_file|r6|ff_6|Q~q ))) # (!\alu|adder_in_b[6]~33_combout  & (\reg_file|r2|ff_6|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[6]~33_combout ))))

	.dataa(\reg_file|r2|ff_6|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_6|Q~q ),
	.datad(\alu|adder_in_b[6]~33_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~34 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \reg_file|r5|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \reg_file|r7|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N21
dffeas \reg_file|r3|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \reg_file|r1|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \alu|adder_in_b[6]~31 (
// Equation(s):
// \alu|adder_in_b[6]~31_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_6|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_6|Q~q )))))

	.dataa(\reg_file|r3|ff_6|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r1|ff_6|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~31 .lut_mask = 16'hEE30;
defparam \alu|adder_in_b[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \alu|adder_in_b[6]~32 (
// Equation(s):
// \alu|adder_in_b[6]~32_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[6]~31_combout  & ((\reg_file|r7|ff_6|Q~q ))) # (!\alu|adder_in_b[6]~31_combout  & (\reg_file|r5|ff_6|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[6]~31_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_6|Q~q ),
	.datac(\reg_file|r7|ff_6|Q~q ),
	.datad(\alu|adder_in_b[6]~31_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~32 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \alu|adder_in_b[6]~35 (
// Equation(s):
// \alu|adder_in_b[6]~35_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & ((\alu|adder_in_b[6]~32_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[6]~34_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[6]~34_combout ),
	.datad(\alu|adder_in_b[6]~32_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~35 .lut_mask = 16'h5410;
defparam \alu|adder_in_b[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \alu|adder_in_b[6]~36 (
// Equation(s):
// \alu|adder_in_b[6]~36_combout  = (\alu|adder_in_b[6]~35_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_4|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\ir|register|ff_4|Q~q ),
	.datac(gnd),
	.datad(\alu|adder_in_b[6]~35_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~36 .lut_mask = 16'hFF88;
defparam \alu|adder_in_b[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \reg_file|mux0|out[6]~32 (
// Equation(s):
// \reg_file|mux0|out[6]~32_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_6|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_6|Q~q )))))

	.dataa(\reg_file|r4|ff_6|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r0|ff_6|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~32 .lut_mask = 16'hEE30;
defparam \reg_file|mux0|out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \reg_file|mux0|out[6]~33 (
// Equation(s):
// \reg_file|mux0|out[6]~33_combout  = (\reg_file|mux0|out[6]~32_combout  & (((\reg_file|r6|ff_6|Q~q ) # (!\FSM|SR1 [1])))) # (!\reg_file|mux0|out[6]~32_combout  & (\reg_file|r2|ff_6|Q~q  & ((\FSM|SR1 [1]))))

	.dataa(\reg_file|r2|ff_6|Q~q ),
	.datab(\reg_file|r6|ff_6|Q~q ),
	.datac(\reg_file|mux0|out[6]~32_combout ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~33 .lut_mask = 16'hCAF0;
defparam \reg_file|mux0|out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \reg_file|mux0|out[6]~30 (
// Equation(s):
// \reg_file|mux0|out[6]~30_combout  = (\FSM|SR1 [1] & (((\reg_file|r3|ff_6|Q~q ) # (\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_6|Q~q  & ((!\FSM|SR1 [2]))))

	.dataa(\reg_file|r1|ff_6|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r3|ff_6|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~30 .lut_mask = 16'hCCE2;
defparam \reg_file|mux0|out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \reg_file|mux0|out[6]~31 (
// Equation(s):
// \reg_file|mux0|out[6]~31_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[6]~30_combout  & (\reg_file|r7|ff_6|Q~q )) # (!\reg_file|mux0|out[6]~30_combout  & ((\reg_file|r5|ff_6|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[6]~30_combout ))))

	.dataa(\reg_file|r7|ff_6|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_6|Q~q ),
	.datad(\reg_file|mux0|out[6]~30_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~31 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \reg_file|mux0|out[6]~34 (
// Equation(s):
// \reg_file|mux0|out[6]~34_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[6]~31_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[6]~33_combout ))

	.dataa(gnd),
	.datab(\reg_file|mux0|out[6]~33_combout ),
	.datac(\reg_file|mux0|out[6]~31_combout ),
	.datad(\FSM|SR1 [0]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~34 .lut_mask = 16'hF0CC;
defparam \reg_file|mux0|out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \reg_file|r5|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \reg_file|r3|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N19
dffeas \reg_file|r1|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \reg_file|mux0|out[5]~25 (
// Equation(s):
// \reg_file|mux0|out[5]~25_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|ff_5|Q~q ) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((\reg_file|r1|ff_5|Q~q  & !\FSM|SR1 [2]))))

	.dataa(\reg_file|r3|ff_5|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r1|ff_5|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~25 .lut_mask = 16'hCCB8;
defparam \reg_file|mux0|out[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \reg_file|mux0|out[5]~26 (
// Equation(s):
// \reg_file|mux0|out[5]~26_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[5]~25_combout  & ((\reg_file|r7|ff_5|Q~q ))) # (!\reg_file|mux0|out[5]~25_combout  & (\reg_file|r5|ff_5|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[5]~25_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|ff_5|Q~q ),
	.datac(\reg_file|r7|ff_5|Q~q ),
	.datad(\reg_file|mux0|out[5]~25_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~26 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \reg_file|r6|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N11
dffeas \reg_file|r2|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \reg_file|r4|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \reg_file|r0|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \reg_file|mux0|out[5]~27 (
// Equation(s):
// \reg_file|mux0|out[5]~27_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_5|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_5|Q~q )))))

	.dataa(\reg_file|r4|ff_5|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r0|ff_5|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~27 .lut_mask = 16'hEE30;
defparam \reg_file|mux0|out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \reg_file|mux0|out[5]~28 (
// Equation(s):
// \reg_file|mux0|out[5]~28_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[5]~27_combout  & (\reg_file|r6|ff_5|Q~q )) # (!\reg_file|mux0|out[5]~27_combout  & ((\reg_file|r2|ff_5|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[5]~27_combout ))))

	.dataa(\reg_file|r6|ff_5|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r2|ff_5|Q~q ),
	.datad(\reg_file|mux0|out[5]~27_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~28 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \reg_file|mux0|out[5]~29 (
// Equation(s):
// \reg_file|mux0|out[5]~29_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[5]~26_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[5]~28_combout )))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[5]~26_combout ),
	.datad(\reg_file|mux0|out[5]~28_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~29 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \reg_file|r6|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \reg_file|r2|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \reg_file|r4|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \reg_file|r0|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \reg_file|mux0|out[4]~22 (
// Equation(s):
// \reg_file|mux0|out[4]~22_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_4|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_4|Q~q )))))

	.dataa(\reg_file|r4|ff_4|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r0|ff_4|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~22 .lut_mask = 16'hEE30;
defparam \reg_file|mux0|out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \reg_file|mux0|out[4]~23 (
// Equation(s):
// \reg_file|mux0|out[4]~23_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[4]~22_combout  & (\reg_file|r6|ff_4|Q~q )) # (!\reg_file|mux0|out[4]~22_combout  & ((\reg_file|r2|ff_4|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[4]~22_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|ff_4|Q~q ),
	.datac(\reg_file|r2|ff_4|Q~q ),
	.datad(\reg_file|mux0|out[4]~22_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~23 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \reg_file|r7|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \reg_file|r5|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N23
dffeas \reg_file|r1|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \reg_file|r3|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \reg_file|mux0|out[4]~20 (
// Equation(s):
// \reg_file|mux0|out[4]~20_combout  = (\FSM|SR1 [1] & (((\reg_file|r3|ff_4|Q~q ) # (\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_4|Q~q  & ((!\FSM|SR1 [2]))))

	.dataa(\reg_file|r1|ff_4|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r3|ff_4|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~20 .lut_mask = 16'hCCE2;
defparam \reg_file|mux0|out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \reg_file|mux0|out[4]~21 (
// Equation(s):
// \reg_file|mux0|out[4]~21_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[4]~20_combout  & (\reg_file|r7|ff_4|Q~q )) # (!\reg_file|mux0|out[4]~20_combout  & ((\reg_file|r5|ff_4|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[4]~20_combout ))))

	.dataa(\reg_file|r7|ff_4|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_4|Q~q ),
	.datad(\reg_file|mux0|out[4]~20_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~21 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \reg_file|mux0|out[4]~24 (
// Equation(s):
// \reg_file|mux0|out[4]~24_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[4]~21_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[4]~23_combout ))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[4]~23_combout ),
	.datad(\reg_file|mux0|out[4]~21_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~24 .lut_mask = 16'hFC30;
defparam \reg_file|mux0|out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \alu|adder_in_b[4]~24 (
// Equation(s):
// \alu|adder_in_b[4]~24_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|ff_4|Q~q ) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((\reg_file|r1|ff_4|Q~q  & !\FSM|SR2 [2]))))

	.dataa(\reg_file|r3|ff_4|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r1|ff_4|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~24 .lut_mask = 16'hCCB8;
defparam \alu|adder_in_b[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \alu|adder_in_b[4]~25 (
// Equation(s):
// \alu|adder_in_b[4]~25_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[4]~24_combout  & ((\reg_file|r7|ff_4|Q~q ))) # (!\alu|adder_in_b[4]~24_combout  & (\reg_file|r5|ff_4|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[4]~24_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_4|Q~q ),
	.datac(\reg_file|r7|ff_4|Q~q ),
	.datad(\alu|adder_in_b[4]~24_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~25 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \alu|adder_in_b[4]~26 (
// Equation(s):
// \alu|adder_in_b[4]~26_combout  = (\FSM|SR2 [2] & (((\reg_file|r4|ff_4|Q~q ) # (\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_4|Q~q  & ((!\FSM|SR2 [1]))))

	.dataa(\reg_file|r0|ff_4|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r4|ff_4|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~26 .lut_mask = 16'hCCE2;
defparam \alu|adder_in_b[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \alu|adder_in_b[4]~27 (
// Equation(s):
// \alu|adder_in_b[4]~27_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[4]~26_combout  & ((\reg_file|r6|ff_4|Q~q ))) # (!\alu|adder_in_b[4]~26_combout  & (\reg_file|r2|ff_4|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[4]~26_combout ))))

	.dataa(\reg_file|r2|ff_4|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_4|Q~q ),
	.datad(\alu|adder_in_b[4]~26_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~27 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \alu|adder_in_b[4]~28 (
// Equation(s):
// \alu|adder_in_b[4]~28_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[4]~25_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[4]~27_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\alu|adder_in_b[4]~25_combout ),
	.datac(\alu|adder_in_b[4]~27_combout ),
	.datad(\FSM|SR2 [0]),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~28 .lut_mask = 16'h4450;
defparam \alu|adder_in_b[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \alu|adder_in_b[4]~29 (
// Equation(s):
// \alu|adder_in_b[4]~29_combout  = (\alu|adder_in_b[4]~28_combout ) # ((\ir|register|ff_4|Q~q  & \ir|register|ff_5|Q~q ))

	.dataa(\ir|register|ff_4|Q~q ),
	.datab(gnd),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\alu|adder_in_b[4]~28_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~29 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \reg_file|r6|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \reg_file|r2|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \reg_file|r0|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \reg_file|r4|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \alu|adder_in_b[3]~20 (
// Equation(s):
// \alu|adder_in_b[3]~20_combout  = (\FSM|SR2 [2] & (((\reg_file|r4|ff_3|Q~q ) # (\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_3|Q~q  & ((!\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r0|ff_3|Q~q ),
	.datac(\reg_file|r4|ff_3|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~20 .lut_mask = 16'hAAE4;
defparam \alu|adder_in_b[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \alu|adder_in_b[3]~21 (
// Equation(s):
// \alu|adder_in_b[3]~21_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[3]~20_combout  & (\reg_file|r6|ff_3|Q~q )) # (!\alu|adder_in_b[3]~20_combout  & ((\reg_file|r2|ff_3|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[3]~20_combout ))))

	.dataa(\reg_file|r6|ff_3|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r2|ff_3|Q~q ),
	.datad(\alu|adder_in_b[3]~20_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~21 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \reg_file|r5|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \reg_file|r7|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N29
dffeas \reg_file|r3|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N31
dffeas \reg_file|r1|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \alu|adder_in_b[3]~18 (
// Equation(s):
// \alu|adder_in_b[3]~18_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_3|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_3|Q~q )))))

	.dataa(\reg_file|r3|ff_3|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r1|ff_3|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~18 .lut_mask = 16'hEE30;
defparam \alu|adder_in_b[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \alu|adder_in_b[3]~19 (
// Equation(s):
// \alu|adder_in_b[3]~19_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[3]~18_combout  & ((\reg_file|r7|ff_3|Q~q ))) # (!\alu|adder_in_b[3]~18_combout  & (\reg_file|r5|ff_3|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[3]~18_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_3|Q~q ),
	.datac(\reg_file|r7|ff_3|Q~q ),
	.datad(\alu|adder_in_b[3]~18_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~19 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \alu|adder_in_b[3]~22 (
// Equation(s):
// \alu|adder_in_b[3]~22_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & ((\alu|adder_in_b[3]~19_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[3]~21_combout ))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[3]~21_combout ),
	.datad(\alu|adder_in_b[3]~19_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~22 .lut_mask = 16'h3210;
defparam \alu|adder_in_b[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \alu|adder_in_b[3]~23 (
// Equation(s):
// \alu|adder_in_b[3]~23_combout  = (\alu|adder_in_b[3]~22_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_3|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\ir|register|ff_3|Q~q ),
	.datad(\alu|adder_in_b[3]~22_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~23 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \reg_file|mux0|out[3]~17 (
// Equation(s):
// \reg_file|mux0|out[3]~17_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_3|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_3|Q~q )))))

	.dataa(\reg_file|r4|ff_3|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r0|ff_3|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~17 .lut_mask = 16'hEE30;
defparam \reg_file|mux0|out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \reg_file|mux0|out[3]~18 (
// Equation(s):
// \reg_file|mux0|out[3]~18_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[3]~17_combout  & ((\reg_file|r6|ff_3|Q~q ))) # (!\reg_file|mux0|out[3]~17_combout  & (\reg_file|r2|ff_3|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[3]~17_combout ))))

	.dataa(\reg_file|r2|ff_3|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r6|ff_3|Q~q ),
	.datad(\reg_file|mux0|out[3]~17_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~18 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \reg_file|mux0|out[3]~15 (
// Equation(s):
// \reg_file|mux0|out[3]~15_combout  = (\FSM|SR1 [1] & (((\reg_file|r3|ff_3|Q~q ) # (\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_3|Q~q  & ((!\FSM|SR1 [2]))))

	.dataa(\reg_file|r1|ff_3|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r3|ff_3|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~15 .lut_mask = 16'hCCE2;
defparam \reg_file|mux0|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \reg_file|mux0|out[3]~16 (
// Equation(s):
// \reg_file|mux0|out[3]~16_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[3]~15_combout  & (\reg_file|r7|ff_3|Q~q )) # (!\reg_file|mux0|out[3]~15_combout  & ((\reg_file|r5|ff_3|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[3]~15_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r7|ff_3|Q~q ),
	.datac(\reg_file|r5|ff_3|Q~q ),
	.datad(\reg_file|mux0|out[3]~15_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~16 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \reg_file|mux0|out[3]~19 (
// Equation(s):
// \reg_file|mux0|out[3]~19_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[3]~16_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[3]~18_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[3]~18_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[3]~16_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~19 .lut_mask = 16'hEE44;
defparam \reg_file|mux0|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \reg_file|r7|ff_2|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_2|Q~feeder_combout  = \tsb|Bus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_2|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r7|ff_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N31
dffeas \reg_file|r7|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \reg_file|r5|ff_2|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_2|Q~feeder_combout  = \tsb|Bus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_2|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r5|ff_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N31
dffeas \reg_file|r5|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \reg_file|r3|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \reg_file|r1|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \alu|adder_in_b[2]~12 (
// Equation(s):
// \alu|adder_in_b[2]~12_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_2|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_2|Q~q )))))

	.dataa(\reg_file|r3|ff_2|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r1|ff_2|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~12 .lut_mask = 16'hEE30;
defparam \alu|adder_in_b[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \alu|adder_in_b[2]~13 (
// Equation(s):
// \alu|adder_in_b[2]~13_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[2]~12_combout  & (\reg_file|r7|ff_2|Q~q )) # (!\alu|adder_in_b[2]~12_combout  & ((\reg_file|r5|ff_2|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[2]~12_combout ))))

	.dataa(\reg_file|r7|ff_2|Q~q ),
	.datab(\reg_file|r5|ff_2|Q~q ),
	.datac(\FSM|SR2 [2]),
	.datad(\alu|adder_in_b[2]~12_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~13 .lut_mask = 16'hAFC0;
defparam \alu|adder_in_b[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \reg_file|r2|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \reg_file|r6|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \reg_file|r0|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \reg_file|r4|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \alu|adder_in_b[2]~14 (
// Equation(s):
// \alu|adder_in_b[2]~14_combout  = (\FSM|SR2 [2] & (((\reg_file|r4|ff_2|Q~q ) # (\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_2|Q~q  & ((!\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r0|ff_2|Q~q ),
	.datac(\reg_file|r4|ff_2|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~14 .lut_mask = 16'hAAE4;
defparam \alu|adder_in_b[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \alu|adder_in_b[2]~15 (
// Equation(s):
// \alu|adder_in_b[2]~15_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[2]~14_combout  & ((\reg_file|r6|ff_2|Q~q ))) # (!\alu|adder_in_b[2]~14_combout  & (\reg_file|r2|ff_2|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[2]~14_combout ))))

	.dataa(\reg_file|r2|ff_2|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_2|Q~q ),
	.datad(\alu|adder_in_b[2]~14_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~15 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \alu|adder_in_b[2]~16 (
// Equation(s):
// \alu|adder_in_b[2]~16_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[2]~13_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[2]~15_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[2]~13_combout ),
	.datad(\alu|adder_in_b[2]~15_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~16 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \alu|adder_in_b[2]~17 (
// Equation(s):
// \alu|adder_in_b[2]~17_combout  = (\alu|adder_in_b[2]~16_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_2|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\ir|register|ff_2|Q~q ),
	.datac(gnd),
	.datad(\alu|adder_in_b[2]~16_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~17 .lut_mask = 16'hFF88;
defparam \alu|adder_in_b[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \reg_file|mux0|out[2]~12 (
// Equation(s):
// \reg_file|mux0|out[2]~12_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_2|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_2|Q~q )))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r4|ff_2|Q~q ),
	.datac(\reg_file|r0|ff_2|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~12 .lut_mask = 16'hEE50;
defparam \reg_file|mux0|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \reg_file|mux0|out[2]~13 (
// Equation(s):
// \reg_file|mux0|out[2]~13_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[2]~12_combout  & (\reg_file|r6|ff_2|Q~q )) # (!\reg_file|mux0|out[2]~12_combout  & ((\reg_file|r2|ff_2|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[2]~12_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|ff_2|Q~q ),
	.datac(\reg_file|r2|ff_2|Q~q ),
	.datad(\reg_file|mux0|out[2]~12_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~13 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \reg_file|mux0|out[2]~10 (
// Equation(s):
// \reg_file|mux0|out[2]~10_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_2|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_2|Q~q ))))

	.dataa(\reg_file|r1|ff_2|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r3|ff_2|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~10 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \reg_file|mux0|out[2]~11 (
// Equation(s):
// \reg_file|mux0|out[2]~11_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[2]~10_combout  & (\reg_file|r7|ff_2|Q~q )) # (!\reg_file|mux0|out[2]~10_combout  & ((\reg_file|r5|ff_2|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[2]~10_combout ))))

	.dataa(\reg_file|r7|ff_2|Q~q ),
	.datab(\reg_file|r5|ff_2|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\reg_file|mux0|out[2]~10_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~11 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \reg_file|mux0|out[2]~14 (
// Equation(s):
// \reg_file|mux0|out[2]~14_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[2]~11_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[2]~13_combout ))

	.dataa(\reg_file|mux0|out[2]~13_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(gnd),
	.datad(\reg_file|mux0|out[2]~11_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~14 .lut_mask = 16'hEE22;
defparam \reg_file|mux0|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \reg_file|r7|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \reg_file|r5|ff_1|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r5|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_1|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r5|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \reg_file|r5|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \reg_file|r3|ff_1|Q~feeder (
// Equation(s):
// \reg_file|r3|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r3|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_1|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r3|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \reg_file|r3|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \reg_file|r1|ff_1|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r1|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_1|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r1|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N31
dffeas \reg_file|r1|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \reg_file|mux0|out[1]~5 (
// Equation(s):
// \reg_file|mux0|out[1]~5_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|ff_1|Q~q )) # (!\FSM|SR1 [1] & ((\reg_file|r1|ff_1|Q~q )))))

	.dataa(\reg_file|r3|ff_1|Q~q ),
	.datab(\reg_file|r1|ff_1|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~5 .lut_mask = 16'hFA0C;
defparam \reg_file|mux0|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \reg_file|mux0|out[1]~6 (
// Equation(s):
// \reg_file|mux0|out[1]~6_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[1]~5_combout  & (\reg_file|r7|ff_1|Q~q )) # (!\reg_file|mux0|out[1]~5_combout  & ((\reg_file|r5|ff_1|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[1]~5_combout ))))

	.dataa(\reg_file|r7|ff_1|Q~q ),
	.datab(\reg_file|r5|ff_1|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\reg_file|mux0|out[1]~5_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~6 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \reg_file|r0|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \reg_file|r4|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \reg_file|mux0|out[1]~7 (
// Equation(s):
// \reg_file|mux0|out[1]~7_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_1|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_1|Q~q ))))

	.dataa(\reg_file|r0|ff_1|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|ff_1|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~7 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \reg_file|r6|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \reg_file|r2|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \reg_file|mux0|out[1]~8 (
// Equation(s):
// \reg_file|mux0|out[1]~8_combout  = (\reg_file|mux0|out[1]~7_combout  & (((\reg_file|r6|ff_1|Q~q )) # (!\FSM|SR1 [1]))) # (!\reg_file|mux0|out[1]~7_combout  & (\FSM|SR1 [1] & ((\reg_file|r2|ff_1|Q~q ))))

	.dataa(\reg_file|mux0|out[1]~7_combout ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r6|ff_1|Q~q ),
	.datad(\reg_file|r2|ff_1|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~8 .lut_mask = 16'hE6A2;
defparam \reg_file|mux0|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \reg_file|mux0|out[1]~9 (
// Equation(s):
// \reg_file|mux0|out[1]~9_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[1]~6_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[1]~8_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[1]~6_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[1]~8_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~9 .lut_mask = 16'hDD88;
defparam \reg_file|mux0|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \reg_file|r2|ff_0|Q~feeder (
// Equation(s):
// \reg_file|r2|ff_0|Q~feeder_combout  = \tsb|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [0]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_0|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r2|ff_0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \reg_file|r2|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \reg_file|r6|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \reg_file|r4|ff_0|Q~feeder (
// Equation(s):
// \reg_file|r4|ff_0|Q~feeder_combout  = \tsb|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r4|ff_0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_0|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r4|ff_0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \reg_file|r4|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \reg_file|r0|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \reg_file|mux0|out[0]~2 (
// Equation(s):
// \reg_file|mux0|out[0]~2_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_0|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_0|Q~q )))))

	.dataa(\reg_file|r4|ff_0|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r0|ff_0|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~2 .lut_mask = 16'hEE30;
defparam \reg_file|mux0|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \reg_file|mux0|out[0]~3 (
// Equation(s):
// \reg_file|mux0|out[0]~3_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[0]~2_combout  & ((\reg_file|r6|ff_0|Q~q ))) # (!\reg_file|mux0|out[0]~2_combout  & (\reg_file|r2|ff_0|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[0]~2_combout ))))

	.dataa(\reg_file|r2|ff_0|Q~q ),
	.datab(\reg_file|r6|ff_0|Q~q ),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~3 .lut_mask = 16'hCFA0;
defparam \reg_file|mux0|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \reg_file|r5|ff_0|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_0|Q~feeder_combout  = \tsb|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r5|ff_0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_0|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r5|ff_0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \reg_file|r5|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \reg_file|r1|ff_0|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_0|Q~feeder_combout  = \tsb|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [0]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_0|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r1|ff_0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N27
dffeas \reg_file|r1|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \reg_file|r3|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \reg_file|mux0|out[0]~0 (
// Equation(s):
// \reg_file|mux0|out[0]~0_combout  = (\FSM|SR1 [1] & (((\reg_file|r3|ff_0|Q~q ) # (\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_0|Q~q  & ((!\FSM|SR1 [2]))))

	.dataa(\reg_file|r1|ff_0|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r3|ff_0|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~0 .lut_mask = 16'hCCE2;
defparam \reg_file|mux0|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N21
dffeas \reg_file|r7|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \reg_file|mux0|out[0]~1 (
// Equation(s):
// \reg_file|mux0|out[0]~1_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[0]~0_combout  & ((\reg_file|r7|ff_0|Q~q ))) # (!\reg_file|mux0|out[0]~0_combout  & (\reg_file|r5|ff_0|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[0]~0_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|ff_0|Q~q ),
	.datac(\reg_file|mux0|out[0]~0_combout ),
	.datad(\reg_file|r7|ff_0|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~1 .lut_mask = 16'hF858;
defparam \reg_file|mux0|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \reg_file|mux0|out[0]~4 (
// Equation(s):
// \reg_file|mux0|out[0]~4_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[0]~1_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[0]~3_combout ))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[0]~3_combout ),
	.datad(\reg_file|mux0|out[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~4 .lut_mask = 16'hFC30;
defparam \reg_file|mux0|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \alu|adder_in_b[0]~2 (
// Equation(s):
// \alu|adder_in_b[0]~2_combout  = (\FSM|SR2 [2] & ((\FSM|SR2 [1]) # ((\reg_file|r4|ff_0|Q~q )))) # (!\FSM|SR2 [2] & (!\FSM|SR2 [1] & (\reg_file|r0|ff_0|Q~q )))

	.dataa(\FSM|SR2 [2]),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r0|ff_0|Q~q ),
	.datad(\reg_file|r4|ff_0|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~2 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \alu|adder_in_b[0]~3 (
// Equation(s):
// \alu|adder_in_b[0]~3_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[0]~2_combout  & ((\reg_file|r6|ff_0|Q~q ))) # (!\alu|adder_in_b[0]~2_combout  & (\reg_file|r2|ff_0|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[0]~2_combout ))))

	.dataa(\reg_file|r2|ff_0|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_0|Q~q ),
	.datad(\alu|adder_in_b[0]~2_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~3 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \alu|adder_in_b[0]~0 (
// Equation(s):
// \alu|adder_in_b[0]~0_combout  = (\FSM|SR2 [2] & (\FSM|SR2 [1])) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_0|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_0|Q~q )))))

	.dataa(\FSM|SR2 [2]),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r3|ff_0|Q~q ),
	.datad(\reg_file|r1|ff_0|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~0 .lut_mask = 16'hD9C8;
defparam \alu|adder_in_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \alu|adder_in_b[0]~1 (
// Equation(s):
// \alu|adder_in_b[0]~1_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[0]~0_combout  & ((\reg_file|r7|ff_0|Q~q ))) # (!\alu|adder_in_b[0]~0_combout  & (\reg_file|r5|ff_0|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[0]~0_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_0|Q~q ),
	.datac(\reg_file|r7|ff_0|Q~q ),
	.datad(\alu|adder_in_b[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~1 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \alu|adder_in_b[0]~4 (
// Equation(s):
// \alu|adder_in_b[0]~4_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & ((\alu|adder_in_b[0]~1_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[0]~3_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\alu|adder_in_b[0]~3_combout ),
	.datac(\FSM|SR2 [0]),
	.datad(\alu|adder_in_b[0]~1_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~4 .lut_mask = 16'h5404;
defparam \alu|adder_in_b[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \alu|adder_in_b[0]~5 (
// Equation(s):
// \alu|adder_in_b[0]~5_combout  = (\alu|adder_in_b[0]~4_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_0|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\ir|register|ff_0|Q~q ),
	.datad(\alu|adder_in_b[0]~4_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~5 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = (\reg_file|mux0|out[0]~4_combout  & (\alu|adder_in_b[0]~5_combout  $ (VCC))) # (!\reg_file|mux0|out[0]~4_combout  & (\alu|adder_in_b[0]~5_combout  & VCC))
// \alu|Add0~1  = CARRY((\reg_file|mux0|out[0]~4_combout  & \alu|adder_in_b[0]~5_combout ))

	.dataa(\reg_file|mux0|out[0]~4_combout ),
	.datab(\alu|adder_in_b[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout(\alu|Add0~1 ));
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h6688;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\alu|adder_in_b[1]~11_combout  & ((\reg_file|mux0|out[1]~9_combout  & (\alu|Add0~1  & VCC)) # (!\reg_file|mux0|out[1]~9_combout  & (!\alu|Add0~1 )))) # (!\alu|adder_in_b[1]~11_combout  & ((\reg_file|mux0|out[1]~9_combout  & 
// (!\alu|Add0~1 )) # (!\reg_file|mux0|out[1]~9_combout  & ((\alu|Add0~1 ) # (GND)))))
// \alu|Add0~3  = CARRY((\alu|adder_in_b[1]~11_combout  & (!\reg_file|mux0|out[1]~9_combout  & !\alu|Add0~1 )) # (!\alu|adder_in_b[1]~11_combout  & ((!\alu|Add0~1 ) # (!\reg_file|mux0|out[1]~9_combout ))))

	.dataa(\alu|adder_in_b[1]~11_combout ),
	.datab(\reg_file|mux0|out[1]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~1 ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h9617;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = ((\alu|adder_in_b[2]~17_combout  $ (\reg_file|mux0|out[2]~14_combout  $ (!\alu|Add0~3 )))) # (GND)
// \alu|Add0~5  = CARRY((\alu|adder_in_b[2]~17_combout  & ((\reg_file|mux0|out[2]~14_combout ) # (!\alu|Add0~3 ))) # (!\alu|adder_in_b[2]~17_combout  & (\reg_file|mux0|out[2]~14_combout  & !\alu|Add0~3 )))

	.dataa(\alu|adder_in_b[2]~17_combout ),
	.datab(\reg_file|mux0|out[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\alu|adder_in_b[3]~23_combout  & ((\reg_file|mux0|out[3]~19_combout  & (\alu|Add0~5  & VCC)) # (!\reg_file|mux0|out[3]~19_combout  & (!\alu|Add0~5 )))) # (!\alu|adder_in_b[3]~23_combout  & ((\reg_file|mux0|out[3]~19_combout  & 
// (!\alu|Add0~5 )) # (!\reg_file|mux0|out[3]~19_combout  & ((\alu|Add0~5 ) # (GND)))))
// \alu|Add0~7  = CARRY((\alu|adder_in_b[3]~23_combout  & (!\reg_file|mux0|out[3]~19_combout  & !\alu|Add0~5 )) # (!\alu|adder_in_b[3]~23_combout  & ((!\alu|Add0~5 ) # (!\reg_file|mux0|out[3]~19_combout ))))

	.dataa(\alu|adder_in_b[3]~23_combout ),
	.datab(\reg_file|mux0|out[3]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h9617;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = ((\reg_file|mux0|out[4]~24_combout  $ (\alu|adder_in_b[4]~29_combout  $ (!\alu|Add0~7 )))) # (GND)
// \alu|Add0~9  = CARRY((\reg_file|mux0|out[4]~24_combout  & ((\alu|adder_in_b[4]~29_combout ) # (!\alu|Add0~7 ))) # (!\reg_file|mux0|out[4]~24_combout  & (\alu|adder_in_b[4]~29_combout  & !\alu|Add0~7 )))

	.dataa(\reg_file|mux0|out[4]~24_combout ),
	.datab(\alu|adder_in_b[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h698E;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\reg_file|mux0|out[5]~29_combout  & ((\alu|adder_in_b[5]~30_combout  & (\alu|Add0~9  & VCC)) # (!\alu|adder_in_b[5]~30_combout  & (!\alu|Add0~9 )))) # (!\reg_file|mux0|out[5]~29_combout  & ((\alu|adder_in_b[5]~30_combout  & 
// (!\alu|Add0~9 )) # (!\alu|adder_in_b[5]~30_combout  & ((\alu|Add0~9 ) # (GND)))))
// \alu|Add0~11  = CARRY((\reg_file|mux0|out[5]~29_combout  & (!\alu|adder_in_b[5]~30_combout  & !\alu|Add0~9 )) # (!\reg_file|mux0|out[5]~29_combout  & ((!\alu|Add0~9 ) # (!\alu|adder_in_b[5]~30_combout ))))

	.dataa(\reg_file|mux0|out[5]~29_combout ),
	.datab(\alu|adder_in_b[5]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h9617;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = ((\alu|adder_in_b[6]~36_combout  $ (\reg_file|mux0|out[6]~34_combout  $ (!\alu|Add0~11 )))) # (GND)
// \alu|Add0~13  = CARRY((\alu|adder_in_b[6]~36_combout  & ((\reg_file|mux0|out[6]~34_combout ) # (!\alu|Add0~11 ))) # (!\alu|adder_in_b[6]~36_combout  & (\reg_file|mux0|out[6]~34_combout  & !\alu|Add0~11 )))

	.dataa(\alu|adder_in_b[6]~36_combout ),
	.datab(\reg_file|mux0|out[6]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h698E;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\alu|adder_in_b[7]~42_combout  & ((\reg_file|mux0|out[7]~39_combout  & (\alu|Add0~13  & VCC)) # (!\reg_file|mux0|out[7]~39_combout  & (!\alu|Add0~13 )))) # (!\alu|adder_in_b[7]~42_combout  & ((\reg_file|mux0|out[7]~39_combout  & 
// (!\alu|Add0~13 )) # (!\reg_file|mux0|out[7]~39_combout  & ((\alu|Add0~13 ) # (GND)))))
// \alu|Add0~15  = CARRY((\alu|adder_in_b[7]~42_combout  & (!\reg_file|mux0|out[7]~39_combout  & !\alu|Add0~13 )) # (!\alu|adder_in_b[7]~42_combout  & ((!\alu|Add0~13 ) # (!\reg_file|mux0|out[7]~39_combout ))))

	.dataa(\alu|adder_in_b[7]~42_combout ),
	.datab(\reg_file|mux0|out[7]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\reg_file|mux0|out[8]~44_combout  $ (\alu|adder_in_b[8]~48_combout  $ (!\alu|Add0~15 )))) # (GND)
// \alu|Add0~17  = CARRY((\reg_file|mux0|out[8]~44_combout  & ((\alu|adder_in_b[8]~48_combout ) # (!\alu|Add0~15 ))) # (!\reg_file|mux0|out[8]~44_combout  & (\alu|adder_in_b[8]~48_combout  & !\alu|Add0~15 )))

	.dataa(\reg_file|mux0|out[8]~44_combout ),
	.datab(\alu|adder_in_b[8]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h698E;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\reg_file|mux0|out[9]~49_combout  & ((\alu|adder_in_b[9]~54_combout  & (\alu|Add0~17  & VCC)) # (!\alu|adder_in_b[9]~54_combout  & (!\alu|Add0~17 )))) # (!\reg_file|mux0|out[9]~49_combout  & ((\alu|adder_in_b[9]~54_combout  & 
// (!\alu|Add0~17 )) # (!\alu|adder_in_b[9]~54_combout  & ((\alu|Add0~17 ) # (GND)))))
// \alu|Add0~19  = CARRY((\reg_file|mux0|out[9]~49_combout  & (!\alu|adder_in_b[9]~54_combout  & !\alu|Add0~17 )) # (!\reg_file|mux0|out[9]~49_combout  & ((!\alu|Add0~17 ) # (!\alu|adder_in_b[9]~54_combout ))))

	.dataa(\reg_file|mux0|out[9]~49_combout ),
	.datab(\alu|adder_in_b[9]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h9617;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = ((\alu|adder_in_b[10]~60_combout  $ (\reg_file|mux0|out[10]~54_combout  $ (!\alu|Add0~19 )))) # (GND)
// \alu|Add0~21  = CARRY((\alu|adder_in_b[10]~60_combout  & ((\reg_file|mux0|out[10]~54_combout ) # (!\alu|Add0~19 ))) # (!\alu|adder_in_b[10]~60_combout  & (\reg_file|mux0|out[10]~54_combout  & !\alu|Add0~19 )))

	.dataa(\alu|adder_in_b[10]~60_combout ),
	.datab(\reg_file|mux0|out[10]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'h698E;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = (\alu|adder_in_b[11]~66_combout  & ((\reg_file|mux0|out[11]~59_combout  & (\alu|Add0~21  & VCC)) # (!\reg_file|mux0|out[11]~59_combout  & (!\alu|Add0~21 )))) # (!\alu|adder_in_b[11]~66_combout  & ((\reg_file|mux0|out[11]~59_combout 
//  & (!\alu|Add0~21 )) # (!\reg_file|mux0|out[11]~59_combout  & ((\alu|Add0~21 ) # (GND)))))
// \alu|Add0~23  = CARRY((\alu|adder_in_b[11]~66_combout  & (!\reg_file|mux0|out[11]~59_combout  & !\alu|Add0~21 )) # (!\alu|adder_in_b[11]~66_combout  & ((!\alu|Add0~21 ) # (!\reg_file|mux0|out[11]~59_combout ))))

	.dataa(\alu|adder_in_b[11]~66_combout ),
	.datab(\reg_file|mux0|out[11]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout(\alu|Add0~23 ));
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h9617;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = ((\reg_file|mux0|out[12]~64_combout  $ (\alu|adder_in_b[12]~72_combout  $ (!\alu|Add0~23 )))) # (GND)
// \alu|Add0~25  = CARRY((\reg_file|mux0|out[12]~64_combout  & ((\alu|adder_in_b[12]~72_combout ) # (!\alu|Add0~23 ))) # (!\reg_file|mux0|out[12]~64_combout  & (\alu|adder_in_b[12]~72_combout  & !\alu|Add0~23 )))

	.dataa(\reg_file|mux0|out[12]~64_combout ),
	.datab(\alu|adder_in_b[12]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~23 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h698E;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \tsb|Bus[12]~92 (
// Equation(s):
// \tsb|Bus[12]~92_combout  = (\tsb|Bus[12]~75_combout ) # ((!\FSM|aluControl [1] & (\FSM|aluControl [0] & \alu|Add0~24_combout )))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\tsb|Bus[12]~75_combout ),
	.datad(\alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~92_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~92 .lut_mask = 16'hF4F0;
defparam \tsb|Bus[12]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \tsb|Bus[12]~76 (
// Equation(s):
// \tsb|Bus[12]~76_combout  = (\tsb|Bus[15]~24_combout  & (((\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[15]~25_combout  & (\memory|MDR_reg|ff_12|Q~q )) # (!\tsb|Bus[15]~25_combout  & ((\tsb|Bus[12]~92_combout )))))

	.dataa(\memory|MDR_reg|ff_12|Q~q ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\tsb|Bus[12]~92_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~76 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \eab|Add0~4 (
// Equation(s):
// \eab|Add0~4_combout  = (\ir|register|ff_8|Q~q  & (\eab|Add0~3  $ (GND))) # (!\ir|register|ff_8|Q~q  & (!\eab|Add0~3  & VCC))
// \eab|Add0~5  = CARRY((\ir|register|ff_8|Q~q  & !\eab|Add0~3 ))

	.dataa(gnd),
	.datab(\ir|register|ff_8|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|Add0~3 ),
	.combout(\eab|Add0~4_combout ),
	.cout(\eab|Add0~5 ));
// synopsys translate_off
defparam \eab|Add0~4 .lut_mask = 16'hC30C;
defparam \eab|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \eab|Add0~6 (
// Equation(s):
// \eab|Add0~6_combout  = \eab|Add0~5  $ (\ir|register|ff_8|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir|register|ff_8|Q~q ),
	.cin(\eab|Add0~5 ),
	.combout(\eab|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \eab|Add0~6 .lut_mask = 16'h0FF0;
defparam \eab|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y38_N23
dffeas \pc|pc_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_11|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \eab|eabOut[11]~22 (
// Equation(s):
// \eab|eabOut[11]~22_combout  = (\eab|Add0~4_combout  & ((\pc|pc_reg|ff_11|Q~q  & (\eab|eabOut[10]~21  & VCC)) # (!\pc|pc_reg|ff_11|Q~q  & (!\eab|eabOut[10]~21 )))) # (!\eab|Add0~4_combout  & ((\pc|pc_reg|ff_11|Q~q  & (!\eab|eabOut[10]~21 )) # 
// (!\pc|pc_reg|ff_11|Q~q  & ((\eab|eabOut[10]~21 ) # (GND)))))
// \eab|eabOut[11]~23  = CARRY((\eab|Add0~4_combout  & (!\pc|pc_reg|ff_11|Q~q  & !\eab|eabOut[10]~21 )) # (!\eab|Add0~4_combout  & ((!\eab|eabOut[10]~21 ) # (!\pc|pc_reg|ff_11|Q~q ))))

	.dataa(\eab|Add0~4_combout ),
	.datab(\pc|pc_reg|ff_11|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[10]~21 ),
	.combout(\eab|eabOut[11]~22_combout ),
	.cout(\eab|eabOut[11]~23 ));
// synopsys translate_off
defparam \eab|eabOut[11]~22 .lut_mask = 16'h9617;
defparam \eab|eabOut[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \eab|eabOut[12]~24 (
// Equation(s):
// \eab|eabOut[12]~24_combout  = ((\eab|Add0~6_combout  $ (\pc|pc_reg|ff_12|Q~q  $ (!\eab|eabOut[11]~23 )))) # (GND)
// \eab|eabOut[12]~25  = CARRY((\eab|Add0~6_combout  & ((\pc|pc_reg|ff_12|Q~q ) # (!\eab|eabOut[11]~23 ))) # (!\eab|Add0~6_combout  & (\pc|pc_reg|ff_12|Q~q  & !\eab|eabOut[11]~23 )))

	.dataa(\eab|Add0~6_combout ),
	.datab(\pc|pc_reg|ff_12|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[11]~23 ),
	.combout(\eab|eabOut[12]~24_combout ),
	.cout(\eab|eabOut[12]~25 ));
// synopsys translate_off
defparam \eab|eabOut[12]~24 .lut_mask = 16'h698E;
defparam \eab|eabOut[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \tsb|Bus[12]~77 (
// Equation(s):
// \tsb|Bus[12]~77_combout  = (\tsb|Bus[15]~24_combout  & ((\tsb|Bus[12]~76_combout  & ((\eab|eabOut[12]~24_combout ))) # (!\tsb|Bus[12]~76_combout  & (\pc|pc_reg|ff_12|Q~q )))) # (!\tsb|Bus[15]~24_combout  & (((\tsb|Bus[12]~76_combout ))))

	.dataa(\tsb|Bus[15]~24_combout ),
	.datab(\pc|pc_reg|ff_12|Q~q ),
	.datac(\tsb|Bus[12]~76_combout ),
	.datad(\eab|eabOut[12]~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~77 .lut_mask = 16'hF858;
defparam \tsb|Bus[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \FSM|enaMDR~0 (
// Equation(s):
// \FSM|enaMDR~0_combout  = (!\FSM|current_state [4] & (\FSM|current_state [0] & \FSM|current_state [5]))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [0]),
	.datac(gnd),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|enaMDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMDR~0 .lut_mask = 16'h4400;
defparam \FSM|enaMDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N15
dffeas \FSM|enaMDR (
	.clk(\clk~input_o ),
	.d(\FSM|enaMDR~0_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM|current_state [3]),
	.sload(\FSM|current_state [2]),
	.ena(\FSM|enaMARM~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaMDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaMDR .is_wysiwyg = "true";
defparam \FSM|enaMDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \tsb|Bus[15]~28 (
// Equation(s):
// \tsb|Bus[15]~28_combout  = (\FSM|enaMDR~q ) # ((\FSM|enaALU~q ) # ((\FSM|enaPC~q ) # (\FSM|enaMARM~q )))

	.dataa(\FSM|enaMDR~q ),
	.datab(\FSM|enaALU~q ),
	.datac(\FSM|enaPC~q ),
	.datad(\FSM|enaMARM~q ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~28 .lut_mask = 16'hFFFE;
defparam \tsb|Bus[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \tsb|Bus[15]~28clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\tsb|Bus[15]~28_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\tsb|Bus[15]~28clkctrl_outclk ));
// synopsys translate_off
defparam \tsb|Bus[15]~28clkctrl .clock_type = "global clock";
defparam \tsb|Bus[15]~28clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \tsb|Bus[12] (
// Equation(s):
// \tsb|Bus [12] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus[12]~77_combout )) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus [12])))

	.dataa(\tsb|Bus[12]~77_combout ),
	.datab(gnd),
	.datac(\tsb|Bus [12]),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [12]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12] .lut_mask = 16'hAAF0;
defparam \tsb|Bus[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \memory|MAR_reg|ff_12|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_12|Q~feeder_combout  = \tsb|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_12|Q~feeder .lut_mask = 16'hF0F0;
defparam \memory|MAR_reg|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \memory|MAR_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_12|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 .lut_mask = 16'hBA98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 .lut_mask = 16'hF838;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_11|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 .lut_mask = 16'hD9C8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \memory|MDR_reg|ff_11|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_11|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45_combout ),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_11|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_11|Q~0 .lut_mask = 16'hEE44;
defparam \memory|MDR_reg|ff_11|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N27
dffeas \memory|MDR_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_11|Q~0_combout ),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_11|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \tsb|Bus[11]~71 (
// Equation(s):
// \tsb|Bus[11]~71_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & (\reg_file|mux0|out[11]~56_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[11]~58_combout )))))

	.dataa(\FSM|SR1 [0]),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[11]~56_combout ),
	.datad(\reg_file|mux0|out[11]~58_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~71 .lut_mask = 16'h3120;
defparam \tsb|Bus[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \tsb|Bus[11]~70 (
// Equation(s):
// \tsb|Bus[11]~70_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[11]~59_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~22_combout )))))

	.dataa(\FSM|aluControl [1]),
	.datab(\reg_file|mux0|out[11]~59_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~70 .lut_mask = 16'h7020;
defparam \tsb|Bus[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \tsb|Bus[11]~72 (
// Equation(s):
// \tsb|Bus[11]~72_combout  = (\tsb|Bus[11]~70_combout ) # ((\tsb|Bus[11]~71_combout  & ((\alu|adder_in_b[11]~66_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\alu|adder_in_b[11]~66_combout ),
	.datac(\tsb|Bus[11]~71_combout ),
	.datad(\tsb|Bus[11]~70_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~72 .lut_mask = 16'hFFD0;
defparam \tsb|Bus[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \tsb|Bus[11]~73 (
// Equation(s):
// \tsb|Bus[11]~73_combout  = (\tsb|Bus[15]~25_combout  & (\tsb|Bus[15]~24_combout )) # (!\tsb|Bus[15]~25_combout  & ((\tsb|Bus[15]~24_combout  & (\pc|pc_reg|ff_11|Q~q )) # (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[11]~72_combout )))))

	.dataa(\tsb|Bus[15]~25_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\pc|pc_reg|ff_11|Q~q ),
	.datad(\tsb|Bus[11]~72_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~73_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~73 .lut_mask = 16'hD9C8;
defparam \tsb|Bus[11]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \tsb|Bus[11]~74 (
// Equation(s):
// \tsb|Bus[11]~74_combout  = (\tsb|Bus[11]~73_combout  & (((\eab|eabOut[11]~22_combout ) # (!\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[11]~73_combout  & (\memory|MDR_reg|ff_11|Q~q  & ((\tsb|Bus[15]~25_combout ))))

	.dataa(\memory|MDR_reg|ff_11|Q~q ),
	.datab(\eab|eabOut[11]~22_combout ),
	.datac(\tsb|Bus[11]~73_combout ),
	.datad(\tsb|Bus[15]~25_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~74_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~74 .lut_mask = 16'hCAF0;
defparam \tsb|Bus[11]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \tsb|Bus[11] (
// Equation(s):
// \tsb|Bus [11] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus[11]~74_combout )) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus [11])))

	.dataa(\tsb|Bus[11]~74_combout ),
	.datab(gnd),
	.datac(\tsb|Bus [11]),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [11]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11] .lut_mask = 16'hAAF0;
defparam \tsb|Bus[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \memory|MAR_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_11|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 .lut_mask = 16'hE6C4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_10|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \memory|MDR_reg|ff_10|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_10|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43_combout ),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_10|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Q~0 .lut_mask = 16'hDD88;
defparam \memory|MDR_reg|ff_10|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \memory|MDR_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_10|Q~0_combout ),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \tsb|Bus[10]~67 (
// Equation(s):
// \tsb|Bus[10]~67_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & ((!\reg_file|mux0|out[10]~54_combout )))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[10]~54_combout  & ((\alu|adder_in_b[10]~60_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\alu|adder_in_b[10]~60_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\reg_file|mux0|out[10]~54_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~67 .lut_mask = 16'h0DA0;
defparam \tsb|Bus[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \tsb|Bus[10]~91 (
// Equation(s):
// \tsb|Bus[10]~91_combout  = (\tsb|Bus[10]~67_combout ) # ((\FSM|aluControl [0] & (!\FSM|aluControl [1] & \alu|Add0~20_combout )))

	.dataa(\tsb|Bus[10]~67_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~91_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~91 .lut_mask = 16'hAEAA;
defparam \tsb|Bus[10]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \tsb|Bus[10]~68 (
// Equation(s):
// \tsb|Bus[10]~68_combout  = (\tsb|Bus[15]~24_combout  & (((\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[15]~25_combout  & (\memory|MDR_reg|ff_10|Q~q )) # (!\tsb|Bus[15]~25_combout  & ((\tsb|Bus[10]~91_combout )))))

	.dataa(\memory|MDR_reg|ff_10|Q~q ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\tsb|Bus[10]~91_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~68_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~68 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[10]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \tsb|Bus[10]~69 (
// Equation(s):
// \tsb|Bus[10]~69_combout  = (\tsb|Bus[15]~24_combout  & ((\tsb|Bus[10]~68_combout  & (\eab|eabOut[10]~20_combout )) # (!\tsb|Bus[10]~68_combout  & ((\pc|pc_reg|ff_10|Q~q ))))) # (!\tsb|Bus[15]~24_combout  & (((\tsb|Bus[10]~68_combout ))))

	.dataa(\eab|eabOut[10]~20_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[10]~68_combout ),
	.datad(\pc|pc_reg|ff_10|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~69_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~69 .lut_mask = 16'hBCB0;
defparam \tsb|Bus[10]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \tsb|Bus[10] (
// Equation(s):
// \tsb|Bus [10] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus[10]~69_combout ))) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus [10]))

	.dataa(gnd),
	.datab(\tsb|Bus [10]),
	.datac(\tsb|Bus[10]~69_combout ),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [10]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \memory|MAR_reg|ff_10|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_10|Q~feeder_combout  = \tsb|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_10|Q~feeder .lut_mask = 16'hF0F0;
defparam \memory|MAR_reg|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \memory|MAR_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_10|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 .lut_mask = 16'hEA62;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_8|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 .lut_mask = 16'hD9C8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \memory|MDR_reg|ff_8|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_8|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33_combout ),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_8|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_8|Q~0 .lut_mask = 16'hEE44;
defparam \memory|MDR_reg|ff_8|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N9
dffeas \memory|MDR_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_8|Q~0_combout ),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_8|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \tsb|Bus[8]~58 (
// Equation(s):
// \tsb|Bus[8]~58_combout  = ((\alu|adder_in_b[8]~47_combout ) # ((\ir|register|ff_4|Q~q  & \ir|register|ff_5|Q~q ))) # (!\FSM|aluControl [1])

	.dataa(\FSM|aluControl [1]),
	.datab(\ir|register|ff_4|Q~q ),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\alu|adder_in_b[8]~47_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~58 .lut_mask = 16'hFFD5;
defparam \tsb|Bus[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \tsb|Bus[8]~57 (
// Equation(s):
// \tsb|Bus[8]~57_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[8]~44_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~16_combout )))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[8]~44_combout ),
	.datad(\alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~57 .lut_mask = 16'h4C08;
defparam \tsb|Bus[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \tsb|Bus[8]~59 (
// Equation(s):
// \tsb|Bus[8]~59_combout  = (\tsb|Bus[8]~57_combout ) # ((\tsb|Bus[8]~58_combout  & (!\FSM|aluControl [0] & \reg_file|mux0|out[8]~44_combout )))

	.dataa(\tsb|Bus[8]~58_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[8]~44_combout ),
	.datad(\tsb|Bus[8]~57_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~59 .lut_mask = 16'hFF20;
defparam \tsb|Bus[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \tsb|Bus[8]~60 (
// Equation(s):
// \tsb|Bus[8]~60_combout  = (\tsb|Bus[15]~24_combout  & (((\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[15]~25_combout  & (\memory|MDR_reg|ff_8|Q~q )) # (!\tsb|Bus[15]~25_combout  & ((\tsb|Bus[8]~59_combout )))))

	.dataa(\memory|MDR_reg|ff_8|Q~q ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\tsb|Bus[8]~59_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~60 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \tsb|Bus[8]~61 (
// Equation(s):
// \tsb|Bus[8]~61_combout  = (\tsb|Bus[8]~60_combout  & (((\eab|eabOut[8]~16_combout ) # (!\tsb|Bus[15]~24_combout )))) # (!\tsb|Bus[8]~60_combout  & (\pc|pc_reg|ff_8|Q~q  & (\tsb|Bus[15]~24_combout )))

	.dataa(\pc|pc_reg|ff_8|Q~q ),
	.datab(\tsb|Bus[8]~60_combout ),
	.datac(\tsb|Bus[15]~24_combout ),
	.datad(\eab|eabOut[8]~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~61 .lut_mask = 16'hEC2C;
defparam \tsb|Bus[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \tsb|Bus[8] (
// Equation(s):
// \tsb|Bus [8] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus[8]~61_combout ))) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus [8]))

	.dataa(\tsb|Bus [8]),
	.datab(\tsb|Bus[8]~61_combout ),
	.datac(gnd),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [8]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8] .lut_mask = 16'hCCAA;
defparam \tsb|Bus[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \memory|MAR_reg|ff_8|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_8|Q~feeder_combout  = \tsb|Bus [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [8]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_8|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_8|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|ff_8|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \memory|MAR_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_8|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_8|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 .lut_mask = 16'hBA98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout  & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout  & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 .lut_mask = 16'hEA62;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_7|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 .lut_mask = 16'hDC98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \memory|MDR_reg|ff_7|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_7|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31_combout ),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_7|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_7|Q~0 .lut_mask = 16'hDD88;
defparam \memory|MDR_reg|ff_7|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N5
dffeas \memory|MDR_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_7|Q~0_combout ),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_7|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \tsb|Bus[7]~54 (
// Equation(s):
// \tsb|Bus[7]~54_combout  = (\reg_file|mux0|out[7]~39_combout  & (!\FSM|aluControl [0] & ((\alu|adder_in_b[7]~42_combout ) # (!\FSM|aluControl [1])))) # (!\reg_file|mux0|out[7]~39_combout  & (\FSM|aluControl [0] & ((\FSM|aluControl [1]))))

	.dataa(\reg_file|mux0|out[7]~39_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|adder_in_b[7]~42_combout ),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~54 .lut_mask = 16'h6422;
defparam \tsb|Bus[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \tsb|Bus[7]~90 (
// Equation(s):
// \tsb|Bus[7]~90_combout  = (\tsb|Bus[7]~54_combout ) # ((!\FSM|aluControl [1] & (\FSM|aluControl [0] & \alu|Add0~14_combout )))

	.dataa(\tsb|Bus[7]~54_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~90_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~90 .lut_mask = 16'hBAAA;
defparam \tsb|Bus[7]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \tsb|Bus[7]~56 (
// Equation(s):
// \tsb|Bus[7]~56_combout  = (\tsb|Bus[7]~55_combout  & ((\tsb|Bus[15]~24_combout ) # ((\memory|MDR_reg|ff_7|Q~q )))) # (!\tsb|Bus[7]~55_combout  & (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[7]~90_combout ))))

	.dataa(\tsb|Bus[7]~55_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\memory|MDR_reg|ff_7|Q~q ),
	.datad(\tsb|Bus[7]~90_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~56 .lut_mask = 16'hB9A8;
defparam \tsb|Bus[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \tsb|Bus[7] (
// Equation(s):
// \tsb|Bus [7] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus[7]~56_combout ))) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus [7]))

	.dataa(gnd),
	.datab(\tsb|Bus [7]),
	.datac(\tsb|Bus[7]~56_combout ),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [7]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \memory|MAR_reg|ff_7|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_7|Q~feeder_combout  = \tsb|Bus [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_7|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_7|Q~feeder .lut_mask = 16'hF0F0;
defparam \memory|MAR_reg|ff_7|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \memory|MAR_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_7|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_7|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 .lut_mask = 16'hDC98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 .lut_mask = 16'hDAD0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 .lut_mask = 16'hADA8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_4|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ) # ((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout  & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 .lut_mask = 16'hBC8C;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \memory|MDR_reg|ff_4|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_4|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_4|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Q~0 .lut_mask = 16'hEE22;
defparam \memory|MDR_reg|ff_4|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \memory|MDR_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_4|Q~0_combout ),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \tsb|Bus[4]~42 (
// Equation(s):
// \tsb|Bus[4]~42_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & (\reg_file|mux0|out[4]~21_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[4]~23_combout )))))

	.dataa(\reg_file|mux0|out[4]~21_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(\FSM|aluControl [0]),
	.datad(\reg_file|mux0|out[4]~23_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~42 .lut_mask = 16'h0B08;
defparam \tsb|Bus[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \tsb|Bus[4]~41 (
// Equation(s):
// \tsb|Bus[4]~41_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[4]~24_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~8_combout )))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[4]~24_combout ),
	.datad(\alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~41 .lut_mask = 16'h4C08;
defparam \tsb|Bus[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \tsb|Bus[4]~43 (
// Equation(s):
// \tsb|Bus[4]~43_combout  = (\tsb|Bus[4]~41_combout ) # ((\tsb|Bus[4]~42_combout  & ((\alu|adder_in_b[4]~29_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\alu|adder_in_b[4]~29_combout ),
	.datac(\tsb|Bus[4]~42_combout ),
	.datad(\tsb|Bus[4]~41_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~43 .lut_mask = 16'hFFD0;
defparam \tsb|Bus[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \tsb|Bus[4]~44 (
// Equation(s):
// \tsb|Bus[4]~44_combout  = (\tsb|Bus[15]~24_combout  & (((\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[15]~25_combout  & (\memory|MDR_reg|ff_4|Q~q )) # (!\tsb|Bus[15]~25_combout  & ((\tsb|Bus[4]~43_combout )))))

	.dataa(\memory|MDR_reg|ff_4|Q~q ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\tsb|Bus[4]~43_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~44 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \tsb|Bus[4]~45 (
// Equation(s):
// \tsb|Bus[4]~45_combout  = (\tsb|Bus[15]~24_combout  & ((\tsb|Bus[4]~44_combout  & (\eab|eabOut[4]~8_combout )) # (!\tsb|Bus[4]~44_combout  & ((\pc|pc_reg|ff_4|Q~q ))))) # (!\tsb|Bus[15]~24_combout  & (((\tsb|Bus[4]~44_combout ))))

	.dataa(\eab|eabOut[4]~8_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[4]~44_combout ),
	.datad(\pc|pc_reg|ff_4|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~45 .lut_mask = 16'hBCB0;
defparam \tsb|Bus[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \tsb|Bus[4] (
// Equation(s):
// \tsb|Bus [4] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus[4]~45_combout ))) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus [4]))

	.dataa(\tsb|Bus [4]),
	.datab(\tsb|Bus[4]~45_combout ),
	.datac(gnd),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [4]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4] .lut_mask = 16'hCCAA;
defparam \tsb|Bus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \memory|MAR_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_4|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) # (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 .lut_mask = 16'hAEA4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 .lut_mask = 16'hDAD0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_3|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 .lut_mask = 16'hE5E0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \memory|MDR_reg|ff_3|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_3|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13_combout ),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_3|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Q~0 .lut_mask = 16'hEE44;
defparam \memory|MDR_reg|ff_3|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \memory|MDR_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_3|Q~0_combout ),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \tsb|Bus[3]~39 (
// Equation(s):
// \tsb|Bus[3]~39_combout  = (\reg_file|mux0|out[3]~19_combout  & (((\alu|adder_in_b[3]~23_combout  & !\FSM|aluControl [0])) # (!\FSM|aluControl [1]))) # (!\reg_file|mux0|out[3]~19_combout  & (((\FSM|aluControl [0]))))

	.dataa(\alu|adder_in_b[3]~23_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[3]~19_combout ),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~39 .lut_mask = 16'h2CFC;
defparam \tsb|Bus[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \tsb|Bus[3]~38 (
// Equation(s):
// \tsb|Bus[3]~38_combout  = (\FSM|aluControl [1]) # ((\alu|Add0~6_combout ) # (!\FSM|aluControl [0]))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(gnd),
	.datad(\alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~38 .lut_mask = 16'hFFBB;
defparam \tsb|Bus[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \tsb|Bus[3]~96 (
// Equation(s):
// \tsb|Bus[3]~96_combout  = (\FSM|enaALU~q  & (\tsb|Bus[3]~39_combout  & \tsb|Bus[3]~38_combout ))

	.dataa(gnd),
	.datab(\FSM|enaALU~q ),
	.datac(\tsb|Bus[3]~39_combout ),
	.datad(\tsb|Bus[3]~38_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~96_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~96 .lut_mask = 16'hC000;
defparam \tsb|Bus[3]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \tsb|Bus[3]~97 (
// Equation(s):
// \tsb|Bus[3]~97_combout  = (\FSM|enaMARM~q ) # ((\FSM|enaPC~q  & ((\pc|pc_reg|ff_3|Q~q ))) # (!\FSM|enaPC~q  & (\tsb|Bus[3]~96_combout )))

	.dataa(\FSM|enaMARM~q ),
	.datab(\FSM|enaPC~q ),
	.datac(\tsb|Bus[3]~96_combout ),
	.datad(\pc|pc_reg|ff_3|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~97_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~97 .lut_mask = 16'hFEBA;
defparam \tsb|Bus[3]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \tsb|Bus[3]~40 (
// Equation(s):
// \tsb|Bus[3]~40_combout  = (\tsb|Bus[3]~97_combout  & (((\eab|eabOut[3]~6_combout ) # (!\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[3]~97_combout  & (\memory|MDR_reg|ff_3|Q~q  & (\tsb|Bus[15]~25_combout )))

	.dataa(\memory|MDR_reg|ff_3|Q~q ),
	.datab(\tsb|Bus[3]~97_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\eab|eabOut[3]~6_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~40 .lut_mask = 16'hEC2C;
defparam \tsb|Bus[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \tsb|Bus[3] (
// Equation(s):
// \tsb|Bus [3] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus[3]~40_combout )) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus [3])))

	.dataa(gnd),
	.datab(\tsb|Bus[3]~40_combout ),
	.datac(\tsb|Bus [3]),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [3]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3] .lut_mask = 16'hCCF0;
defparam \tsb|Bus[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \memory|MAR_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_3|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_2|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 .lut_mask = 16'hD9C8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \memory|MDR_reg|ff_2|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_2|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Q~0 .lut_mask = 16'hEE22;
defparam \memory|MDR_reg|ff_2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \memory|MDR_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_2|Q~0_combout ),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \tsb|Bus[2]~33 (
// Equation(s):
// \tsb|Bus[2]~33_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[2]~11_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[2]~13_combout ))

	.dataa(\reg_file|mux0|out[2]~13_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(gnd),
	.datad(\reg_file|mux0|out[2]~11_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~33 .lut_mask = 16'hEE22;
defparam \tsb|Bus[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \tsb|Bus[2]~34 (
// Equation(s):
// \tsb|Bus[2]~34_combout  = (\FSM|aluControl [1] & (!\reg_file|mux0|out[2]~14_combout  & (\FSM|aluControl [0]))) # (!\FSM|aluControl [1] & (((\alu|Add0~4_combout ) # (!\FSM|aluControl [0]))))

	.dataa(\reg_file|mux0|out[2]~14_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~34 .lut_mask = 16'h7343;
defparam \tsb|Bus[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \tsb|Bus[2]~35 (
// Equation(s):
// \tsb|Bus[2]~35_combout  = (\FSM|aluControl [0] & (((\tsb|Bus[2]~34_combout )))) # (!\FSM|aluControl [0] & (\tsb|Bus[2]~33_combout  & ((\alu|adder_in_b[2]~17_combout ) # (\tsb|Bus[2]~34_combout ))))

	.dataa(\alu|adder_in_b[2]~17_combout ),
	.datab(\tsb|Bus[2]~33_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\tsb|Bus[2]~34_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~35 .lut_mask = 16'hFC08;
defparam \tsb|Bus[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \tsb|Bus[2]~37 (
// Equation(s):
// \tsb|Bus[2]~37_combout  = (\tsb|Bus[2]~36_combout  & ((\tsb|Bus[15]~24_combout ) # ((\memory|MDR_reg|ff_2|Q~q )))) # (!\tsb|Bus[2]~36_combout  & (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[2]~35_combout ))))

	.dataa(\tsb|Bus[2]~36_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\memory|MDR_reg|ff_2|Q~q ),
	.datad(\tsb|Bus[2]~35_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~37 .lut_mask = 16'hB9A8;
defparam \tsb|Bus[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \tsb|Bus[2] (
// Equation(s):
// \tsb|Bus [2] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus[2]~37_combout )) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus [2])))

	.dataa(\tsb|Bus[2]~37_combout ),
	.datab(gnd),
	.datac(\tsb|Bus [2]),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [2]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2] .lut_mask = 16'hAAF0;
defparam \tsb|Bus[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \memory|MAR_reg|ff_2|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_2|Q~feeder_combout  = \tsb|Bus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_2|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|ff_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N17
dffeas \memory|MAR_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_2|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 .lut_mask = 16'hE5E0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_6|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 .lut_mask = 16'hDC98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \memory|MDR_reg|ff_6|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_6|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_6|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Q~0 .lut_mask = 16'hF5A0;
defparam \memory|MDR_reg|ff_6|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \memory|MDR_reg|ff_6|Q~feeder (
// Equation(s):
// \memory|MDR_reg|ff_6|Q~feeder_combout  = \memory|MDR_reg|ff_6|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MDR_reg|ff_6|Q~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MDR_reg|ff_6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N27
dffeas \memory|MDR_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_6|Q~feeder_combout ),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \tsb|Bus[6]~50 (
// Equation(s):
// \tsb|Bus[6]~50_combout  = (\alu|adder_in_b[6]~35_combout ) # (((\ir|register|ff_5|Q~q  & \ir|register|ff_4|Q~q )) # (!\FSM|aluControl [1]))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\alu|adder_in_b[6]~35_combout ),
	.datac(\ir|register|ff_4|Q~q ),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~50 .lut_mask = 16'hECFF;
defparam \tsb|Bus[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \tsb|Bus[6]~49 (
// Equation(s):
// \tsb|Bus[6]~49_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & ((!\reg_file|mux0|out[6]~34_combout ))) # (!\FSM|aluControl [1] & (\alu|Add0~12_combout ))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|Add0~12_combout ),
	.datad(\reg_file|mux0|out[6]~34_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~49 .lut_mask = 16'h40C8;
defparam \tsb|Bus[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \tsb|Bus[6]~51 (
// Equation(s):
// \tsb|Bus[6]~51_combout  = (\tsb|Bus[6]~49_combout ) # ((\reg_file|mux0|out[6]~34_combout  & (!\FSM|aluControl [0] & \tsb|Bus[6]~50_combout )))

	.dataa(\reg_file|mux0|out[6]~34_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\tsb|Bus[6]~50_combout ),
	.datad(\tsb|Bus[6]~49_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~51 .lut_mask = 16'hFF20;
defparam \tsb|Bus[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \tsb|Bus[6]~52 (
// Equation(s):
// \tsb|Bus[6]~52_combout  = (\tsb|Bus[15]~24_combout  & (((\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[15]~25_combout  & (\memory|MDR_reg|ff_6|Q~q )) # (!\tsb|Bus[15]~25_combout  & ((\tsb|Bus[6]~51_combout )))))

	.dataa(\memory|MDR_reg|ff_6|Q~q ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\tsb|Bus[6]~51_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~52 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \tsb|Bus[6]~53 (
// Equation(s):
// \tsb|Bus[6]~53_combout  = (\tsb|Bus[6]~52_combout  & (((\eab|eabOut[6]~12_combout )) # (!\tsb|Bus[15]~24_combout ))) # (!\tsb|Bus[6]~52_combout  & (\tsb|Bus[15]~24_combout  & (\pc|pc_reg|ff_6|Q~q )))

	.dataa(\tsb|Bus[6]~52_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\pc|pc_reg|ff_6|Q~q ),
	.datad(\eab|eabOut[6]~12_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~53 .lut_mask = 16'hEA62;
defparam \tsb|Bus[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \tsb|Bus[6] (
// Equation(s):
// \tsb|Bus [6] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus[6]~53_combout )) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus [6])))

	.dataa(\tsb|Bus[6]~53_combout ),
	.datab(\tsb|Bus [6]),
	.datac(gnd),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [6]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6] .lut_mask = 16'hAACC;
defparam \tsb|Bus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N7
dffeas \ir|register|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_6|Q .is_wysiwyg = "true";
defparam \ir|register|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \FSM|SR1~3 (
// Equation(s):
// \FSM|SR1~3_combout  = (\FSM|Equal5~1_combout  & (((\ir|register|ff_6|Q~q )))) # (!\FSM|Equal5~1_combout  & ((\FSM|aluControl~0_combout  & ((\ir|register|ff_6|Q~q ))) # (!\FSM|aluControl~0_combout  & (\ir|register|ff_9|Q~q ))))

	.dataa(\FSM|Equal5~1_combout ),
	.datab(\FSM|aluControl~0_combout ),
	.datac(\ir|register|ff_9|Q~q ),
	.datad(\ir|register|ff_6|Q~q ),
	.cin(gnd),
	.combout(\FSM|SR1~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR1~3 .lut_mask = 16'hFE10;
defparam \FSM|SR1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \FSM|SR1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|SR1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|SR1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR1[0] .is_wysiwyg = "true";
defparam \FSM|SR1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \tsb|Bus[9]~63 (
// Equation(s):
// \tsb|Bus[9]~63_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & (\reg_file|mux0|out[9]~46_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[9]~48_combout )))))

	.dataa(\FSM|SR1 [0]),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[9]~46_combout ),
	.datad(\reg_file|mux0|out[9]~48_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~63_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~63 .lut_mask = 16'h3120;
defparam \tsb|Bus[9]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \tsb|Bus[9]~62 (
// Equation(s):
// \tsb|Bus[9]~62_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[9]~49_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~18_combout )))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[9]~49_combout ),
	.datad(\alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~62_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~62 .lut_mask = 16'h4C08;
defparam \tsb|Bus[9]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \tsb|Bus[9]~64 (
// Equation(s):
// \tsb|Bus[9]~64_combout  = (\tsb|Bus[9]~62_combout ) # ((\tsb|Bus[9]~63_combout  & ((\alu|adder_in_b[9]~54_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\tsb|Bus[9]~63_combout ),
	.datac(\alu|adder_in_b[9]~54_combout ),
	.datad(\tsb|Bus[9]~62_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~64_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~64 .lut_mask = 16'hFFC4;
defparam \tsb|Bus[9]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \tsb|Bus[9]~65 (
// Equation(s):
// \tsb|Bus[9]~65_combout  = (\tsb|Bus[15]~24_combout  & ((\pc|pc_reg|ff_9|Q~q ) # ((\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[15]~24_combout  & (((!\tsb|Bus[15]~25_combout  & \tsb|Bus[9]~64_combout ))))

	.dataa(\pc|pc_reg|ff_9|Q~q ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\tsb|Bus[9]~64_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~65 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 .lut_mask = 16'hE5E0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_9|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 .lut_mask = 16'hE5E0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \memory|MDR_reg|ff_9|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_9|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout )))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_9|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_9|Q~0 .lut_mask = 16'hF3C0;
defparam \memory|MDR_reg|ff_9|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \memory|MDR_reg|ff_9|Q~feeder (
// Equation(s):
// \memory|MDR_reg|ff_9|Q~feeder_combout  = \memory|MDR_reg|ff_9|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MDR_reg|ff_9|Q~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_9|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_9|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MDR_reg|ff_9|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \memory|MDR_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_9|Q~feeder_combout ),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_9|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \tsb|Bus[9]~66 (
// Equation(s):
// \tsb|Bus[9]~66_combout  = (\tsb|Bus[9]~65_combout  & (((\eab|eabOut[9]~18_combout )) # (!\tsb|Bus[15]~25_combout ))) # (!\tsb|Bus[9]~65_combout  & (\tsb|Bus[15]~25_combout  & (\memory|MDR_reg|ff_9|Q~q )))

	.dataa(\tsb|Bus[9]~65_combout ),
	.datab(\tsb|Bus[15]~25_combout ),
	.datac(\memory|MDR_reg|ff_9|Q~q ),
	.datad(\eab|eabOut[9]~18_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~66 .lut_mask = 16'hEA62;
defparam \tsb|Bus[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \tsb|Bus[9] (
// Equation(s):
// \tsb|Bus [9] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus[9]~66_combout ))) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus [9]))

	.dataa(\tsb|Bus [9]),
	.datab(\tsb|Bus[9]~66_combout ),
	.datac(gnd),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [9]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9] .lut_mask = 16'hCCAA;
defparam \tsb|Bus[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \ir|register|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_9|Q .is_wysiwyg = "true";
defparam \ir|register|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \FSM|DR[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir|register|ff_9|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|DR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|DR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|DR[0] .is_wysiwyg = "true";
defparam \FSM|DR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \reg_file|comb~3 (
// Equation(s):
// \reg_file|comb~3_combout  = (\FSM|DR [0] & (\FSM|DR [2] & (\FSM|DR [1] & \FSM|regWE~q )))

	.dataa(\FSM|DR [0]),
	.datab(\FSM|DR [2]),
	.datac(\FSM|DR [1]),
	.datad(\FSM|regWE~q ),
	.cin(gnd),
	.combout(\reg_file|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|comb~3 .lut_mask = 16'h8000;
defparam \reg_file|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \reg_file|r7|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \reg_file|mux1|out[5]~0 (
// Equation(s):
// \reg_file|mux1|out[5]~0_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_5|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_5|Q~q ))))

	.dataa(\reg_file|r1|ff_5|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r3|ff_5|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\reg_file|mux1|out[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux1|out[5]~0 .lut_mask = 16'hFC22;
defparam \reg_file|mux1|out[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \reg_file|mux1|out[5]~1 (
// Equation(s):
// \reg_file|mux1|out[5]~1_combout  = (\FSM|SR2 [2] & ((\reg_file|mux1|out[5]~0_combout  & (\reg_file|r7|ff_5|Q~q )) # (!\reg_file|mux1|out[5]~0_combout  & ((\reg_file|r5|ff_5|Q~q ))))) # (!\FSM|SR2 [2] & (((\reg_file|mux1|out[5]~0_combout ))))

	.dataa(\reg_file|r7|ff_5|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r5|ff_5|Q~q ),
	.datad(\reg_file|mux1|out[5]~0_combout ),
	.cin(gnd),
	.combout(\reg_file|mux1|out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux1|out[5]~1 .lut_mask = 16'hBBC0;
defparam \reg_file|mux1|out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \reg_file|mux1|out[5]~2 (
// Equation(s):
// \reg_file|mux1|out[5]~2_combout  = (\FSM|SR2 [2] & ((\FSM|SR2 [1]) # ((\reg_file|r4|ff_5|Q~q )))) # (!\FSM|SR2 [2] & (!\FSM|SR2 [1] & ((\reg_file|r0|ff_5|Q~q ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r4|ff_5|Q~q ),
	.datad(\reg_file|r0|ff_5|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux1|out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux1|out[5]~2 .lut_mask = 16'hB9A8;
defparam \reg_file|mux1|out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \reg_file|mux1|out[5]~3 (
// Equation(s):
// \reg_file|mux1|out[5]~3_combout  = (\FSM|SR2 [1] & ((\reg_file|mux1|out[5]~2_combout  & ((\reg_file|r6|ff_5|Q~q ))) # (!\reg_file|mux1|out[5]~2_combout  & (\reg_file|r2|ff_5|Q~q )))) # (!\FSM|SR2 [1] & (((\reg_file|mux1|out[5]~2_combout ))))

	.dataa(\reg_file|r2|ff_5|Q~q ),
	.datab(\reg_file|r6|ff_5|Q~q ),
	.datac(\FSM|SR2 [1]),
	.datad(\reg_file|mux1|out[5]~2_combout ),
	.cin(gnd),
	.combout(\reg_file|mux1|out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux1|out[5]~3 .lut_mask = 16'hCFA0;
defparam \reg_file|mux1|out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \alu|adder_in_b[5]~30 (
// Equation(s):
// \alu|adder_in_b[5]~30_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & (\reg_file|mux1|out[5]~1_combout )) # (!\FSM|SR2 [0] & ((\reg_file|mux1|out[5]~3_combout ))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\reg_file|mux1|out[5]~1_combout ),
	.datad(\reg_file|mux1|out[5]~3_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~30 .lut_mask = 16'hFDEC;
defparam \alu|adder_in_b[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \tsb|Bus[5]~46 (
// Equation(s):
// \tsb|Bus[5]~46_combout  = (\reg_file|mux0|out[5]~29_combout  & (!\FSM|aluControl [0] & ((\alu|adder_in_b[5]~30_combout ) # (!\FSM|aluControl [1])))) # (!\reg_file|mux0|out[5]~29_combout  & (\FSM|aluControl [1] & ((\FSM|aluControl [0]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\alu|adder_in_b[5]~30_combout ),
	.datac(\reg_file|mux0|out[5]~29_combout ),
	.datad(\FSM|aluControl [0]),
	.cin(gnd),
	.combout(\tsb|Bus[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~46 .lut_mask = 16'h0AD0;
defparam \tsb|Bus[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \tsb|Bus[5]~89 (
// Equation(s):
// \tsb|Bus[5]~89_combout  = (\tsb|Bus[5]~46_combout ) # ((!\FSM|aluControl [1] & (\alu|Add0~10_combout  & \FSM|aluControl [0])))

	.dataa(\FSM|aluControl [1]),
	.datab(\tsb|Bus[5]~46_combout ),
	.datac(\alu|Add0~10_combout ),
	.datad(\FSM|aluControl [0]),
	.cin(gnd),
	.combout(\tsb|Bus[5]~89_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~89 .lut_mask = 16'hDCCC;
defparam \tsb|Bus[5]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \tsb|Bus[5]~47 (
// Equation(s):
// \tsb|Bus[5]~47_combout  = (\tsb|Bus[15]~25_combout  & (\tsb|Bus[15]~24_combout )) # (!\tsb|Bus[15]~25_combout  & ((\tsb|Bus[15]~24_combout  & (\pc|pc_reg|ff_5|Q~q )) # (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[5]~89_combout )))))

	.dataa(\tsb|Bus[15]~25_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\pc|pc_reg|ff_5|Q~q ),
	.datad(\tsb|Bus[5]~89_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~47 .lut_mask = 16'hD9C8;
defparam \tsb|Bus[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_5|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 .lut_mask = 16'hDC98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \memory|MDR_reg|ff_5|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_5|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23_combout ),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_5|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Q~0 .lut_mask = 16'hDD88;
defparam \memory|MDR_reg|ff_5|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N21
dffeas \memory|MDR_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_5|Q~0_combout ),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \tsb|Bus[5]~48 (
// Equation(s):
// \tsb|Bus[5]~48_combout  = (\tsb|Bus[15]~25_combout  & ((\tsb|Bus[5]~47_combout  & (\eab|eabOut[5]~10_combout )) # (!\tsb|Bus[5]~47_combout  & ((\memory|MDR_reg|ff_5|Q~q ))))) # (!\tsb|Bus[15]~25_combout  & (\tsb|Bus[5]~47_combout ))

	.dataa(\tsb|Bus[15]~25_combout ),
	.datab(\tsb|Bus[5]~47_combout ),
	.datac(\eab|eabOut[5]~10_combout ),
	.datad(\memory|MDR_reg|ff_5|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~48 .lut_mask = 16'hE6C4;
defparam \tsb|Bus[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \tsb|Bus[5] (
// Equation(s):
// \tsb|Bus [5] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus[5]~48_combout ))) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus [5]))

	.dataa(gnd),
	.datab(\tsb|Bus [5]),
	.datac(\tsb|Bus[5]~48_combout ),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [5]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \ir|register|ff_5|Q~feeder (
// Equation(s):
// \ir|register|ff_5|Q~feeder_combout  = \tsb|Bus [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir|register|ff_5|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_5|Q~feeder .lut_mask = 16'hF0F0;
defparam \ir|register|ff_5|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N3
dffeas \ir|register|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_5|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_5|Q .is_wysiwyg = "true";
defparam \ir|register|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \alu|adder_in_b[1]~6 (
// Equation(s):
// \alu|adder_in_b[1]~6_combout  = (\FSM|SR2 [1] & (((\reg_file|r3|ff_1|Q~q ) # (\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_1|Q~q  & ((!\FSM|SR2 [2]))))

	.dataa(\reg_file|r1|ff_1|Q~q ),
	.datab(\reg_file|r3|ff_1|Q~q ),
	.datac(\FSM|SR2 [1]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~6 .lut_mask = 16'hF0CA;
defparam \alu|adder_in_b[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \alu|adder_in_b[1]~7 (
// Equation(s):
// \alu|adder_in_b[1]~7_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[1]~6_combout  & (\reg_file|r7|ff_1|Q~q )) # (!\alu|adder_in_b[1]~6_combout  & ((\reg_file|r5|ff_1|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[1]~6_combout ))))

	.dataa(\reg_file|r7|ff_1|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r5|ff_1|Q~q ),
	.datad(\alu|adder_in_b[1]~6_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~7 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \alu|adder_in_b[1]~8 (
// Equation(s):
// \alu|adder_in_b[1]~8_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|ff_1|Q~q ) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|ff_1|Q~q  & !\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r4|ff_1|Q~q ),
	.datac(\reg_file|r0|ff_1|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~8 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \alu|adder_in_b[1]~9 (
// Equation(s):
// \alu|adder_in_b[1]~9_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[1]~8_combout  & (\reg_file|r6|ff_1|Q~q )) # (!\alu|adder_in_b[1]~8_combout  & ((\reg_file|r2|ff_1|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[1]~8_combout ))))

	.dataa(\reg_file|r6|ff_1|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r2|ff_1|Q~q ),
	.datad(\alu|adder_in_b[1]~8_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~9 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \alu|adder_in_b[1]~10 (
// Equation(s):
// \alu|adder_in_b[1]~10_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[1]~7_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[1]~9_combout )))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[1]~7_combout ),
	.datad(\alu|adder_in_b[1]~9_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~10 .lut_mask = 16'h3120;
defparam \alu|adder_in_b[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \alu|adder_in_b[1]~11 (
// Equation(s):
// \alu|adder_in_b[1]~11_combout  = (\alu|adder_in_b[1]~10_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_1|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\ir|register|ff_1|Q~q ),
	.datad(\alu|adder_in_b[1]~10_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~11 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \tsb|Bus[1]~29 (
// Equation(s):
// \tsb|Bus[1]~29_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[1]~6_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[1]~8_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[1]~6_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[1]~8_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~29 .lut_mask = 16'hDD88;
defparam \tsb|Bus[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \tsb|Bus[1]~30 (
// Equation(s):
// \tsb|Bus[1]~30_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & ((!\reg_file|mux0|out[1]~9_combout ))) # (!\FSM|aluControl [1] & (\alu|Add0~2_combout )))) # (!\FSM|aluControl [0] & (((!\FSM|aluControl [1]))))

	.dataa(\alu|Add0~2_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\FSM|aluControl [1]),
	.datad(\reg_file|mux0|out[1]~9_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~30 .lut_mask = 16'h0BCB;
defparam \tsb|Bus[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \tsb|Bus[1]~31 (
// Equation(s):
// \tsb|Bus[1]~31_combout  = (\FSM|aluControl [0] & (((\tsb|Bus[1]~30_combout )))) # (!\FSM|aluControl [0] & (\tsb|Bus[1]~29_combout  & ((\alu|adder_in_b[1]~11_combout ) # (\tsb|Bus[1]~30_combout ))))

	.dataa(\alu|adder_in_b[1]~11_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\tsb|Bus[1]~29_combout ),
	.datad(\tsb|Bus[1]~30_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~31 .lut_mask = 16'hFC20;
defparam \tsb|Bus[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \tsb|Bus[1]~87 (
// Equation(s):
// \tsb|Bus[1]~87_combout  = (\FSM|enaMARM~q ) # ((\FSM|enaPC~q  & (\pc|pc_reg|ff_1|Q~q )) # (!\FSM|enaPC~q  & ((\tsb|Bus[1]~31_combout ))))

	.dataa(\pc|pc_reg|ff_1|Q~q ),
	.datab(\FSM|enaPC~q ),
	.datac(\FSM|enaMARM~q ),
	.datad(\tsb|Bus[1]~31_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~87 .lut_mask = 16'hFBF8;
defparam \tsb|Bus[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \tsb|Bus[1]~88 (
// Equation(s):
// \tsb|Bus[1]~88_combout  = (\FSM|enaALU~q  & (((\tsb|Bus[1]~87_combout )))) # (!\FSM|enaALU~q  & ((\FSM|enaPC~q  & ((\tsb|Bus[1]~87_combout ))) # (!\FSM|enaPC~q  & (\FSM|enaMARM~q ))))

	.dataa(\FSM|enaALU~q ),
	.datab(\FSM|enaPC~q ),
	.datac(\FSM|enaMARM~q ),
	.datad(\tsb|Bus[1]~87_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~88 .lut_mask = 16'hFE10;
defparam \tsb|Bus[1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 .lut_mask = 16'hF4A4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_1|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 .lut_mask = 16'hFA44;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \memory|MDR_reg|ff_1|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_1|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5_combout ),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_1|Q~0 .lut_mask = 16'hEE44;
defparam \memory|MDR_reg|ff_1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \memory|MDR_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_1|Q~0_combout ),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_1|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \tsb|Bus[1]~32 (
// Equation(s):
// \tsb|Bus[1]~32_combout  = (\tsb|Bus[1]~88_combout  & ((\eab|eabOut[1]~2_combout ) # ((!\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[1]~88_combout  & (((\memory|MDR_reg|ff_1|Q~q  & \tsb|Bus[15]~25_combout ))))

	.dataa(\eab|eabOut[1]~2_combout ),
	.datab(\tsb|Bus[1]~88_combout ),
	.datac(\memory|MDR_reg|ff_1|Q~q ),
	.datad(\tsb|Bus[15]~25_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~32 .lut_mask = 16'hB8CC;
defparam \tsb|Bus[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \tsb|Bus[1] (
// Equation(s):
// \tsb|Bus [1] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus[1]~32_combout ))) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus [1]))

	.dataa(\tsb|Bus [1]),
	.datab(\tsb|Bus[1]~32_combout ),
	.datac(gnd),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [1]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1] .lut_mask = 16'hCCAA;
defparam \tsb|Bus[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \memory|MAR_reg|ff_1|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_1|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MAR_reg|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \memory|MAR_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_1|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0])))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 .lut_mask = 16'hEE30;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_13|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [1])) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 .lut_mask = 16'hDC98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 .lut_mask = 16'hF388;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \memory|MDR_reg|ff_13|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_13|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout )))

	.dataa(gnd),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_13|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_13|Q~0 .lut_mask = 16'hF3C0;
defparam \memory|MDR_reg|ff_13|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \memory|MDR_reg|ff_13|Q~feeder (
// Equation(s):
// \memory|MDR_reg|ff_13|Q~feeder_combout  = \memory|MDR_reg|ff_13|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MDR_reg|ff_13|Q~0_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_13|Q~feeder .lut_mask = 16'hFF00;
defparam \memory|MDR_reg|ff_13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N3
dffeas \memory|MDR_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_13|Q~feeder_combout ),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_13|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \pc|PC_inc[13]~39 (
// Equation(s):
// \pc|PC_inc[13]~39_combout  = (\pc|PC_inc [13] & (\pc|PC_inc[12]~38  $ (GND))) # (!\pc|PC_inc [13] & (!\pc|PC_inc[12]~38  & VCC))
// \pc|PC_inc[13]~40  = CARRY((\pc|PC_inc [13] & !\pc|PC_inc[12]~38 ))

	.dataa(\pc|PC_inc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[12]~38 ),
	.combout(\pc|PC_inc[13]~39_combout ),
	.cout(\pc|PC_inc[13]~40 ));
// synopsys translate_off
defparam \pc|PC_inc[13]~39 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \pc|PC_inc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[13] .is_wysiwyg = "true";
defparam \pc|PC_inc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \pc|pc_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_13|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \reg_file|r7|ff_13|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_13|Q~feeder_combout  = \tsb|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_13|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r7|ff_13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \reg_file|r7|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_13|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \reg_file|r5|ff_13|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_13|Q~feeder_combout  = \tsb|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_13|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r5|ff_13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \reg_file|r5|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_13|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \reg_file|r3|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \reg_file|r1|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \reg_file|mux0|out[13]~65 (
// Equation(s):
// \reg_file|mux0|out[13]~65_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|ff_13|Q~q )) # (!\FSM|SR1 [1] & ((\reg_file|r1|ff_13|Q~q )))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r3|ff_13|Q~q ),
	.datac(\reg_file|r1|ff_13|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~65 .lut_mask = 16'hEE50;
defparam \reg_file|mux0|out[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \reg_file|mux0|out[13]~66 (
// Equation(s):
// \reg_file|mux0|out[13]~66_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[13]~65_combout  & (\reg_file|r7|ff_13|Q~q )) # (!\reg_file|mux0|out[13]~65_combout  & ((\reg_file|r5|ff_13|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[13]~65_combout ))))

	.dataa(\reg_file|r7|ff_13|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_13|Q~q ),
	.datad(\reg_file|mux0|out[13]~65_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~66 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \reg_file|r2|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \reg_file|r6|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \reg_file|r0|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \reg_file|r4|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \reg_file|mux0|out[13]~67 (
// Equation(s):
// \reg_file|mux0|out[13]~67_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_13|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_13|Q~q ))))

	.dataa(\reg_file|r0|ff_13|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|ff_13|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~67 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \reg_file|mux0|out[13]~68 (
// Equation(s):
// \reg_file|mux0|out[13]~68_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[13]~67_combout  & ((\reg_file|r6|ff_13|Q~q ))) # (!\reg_file|mux0|out[13]~67_combout  & (\reg_file|r2|ff_13|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[13]~67_combout ))))

	.dataa(\reg_file|r2|ff_13|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r6|ff_13|Q~q ),
	.datad(\reg_file|mux0|out[13]~67_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~68 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \reg_file|mux0|out[13]~69 (
// Equation(s):
// \reg_file|mux0|out[13]~69_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[13]~66_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[13]~68_combout )))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[13]~66_combout ),
	.datad(\reg_file|mux0|out[13]~68_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~69 .lut_mask = 16'hF3C0;
defparam \reg_file|mux0|out[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \alu|adder_in_b[13]~75 (
// Equation(s):
// \alu|adder_in_b[13]~75_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|ff_13|Q~q ) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|ff_13|Q~q  & !\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r4|ff_13|Q~q ),
	.datac(\reg_file|r0|ff_13|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~75 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \alu|adder_in_b[13]~76 (
// Equation(s):
// \alu|adder_in_b[13]~76_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[13]~75_combout  & (\reg_file|r6|ff_13|Q~q )) # (!\alu|adder_in_b[13]~75_combout  & ((\reg_file|r2|ff_13|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[13]~75_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|ff_13|Q~q ),
	.datac(\reg_file|r2|ff_13|Q~q ),
	.datad(\alu|adder_in_b[13]~75_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~76 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[13]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \alu|adder_in_b[13]~73 (
// Equation(s):
// \alu|adder_in_b[13]~73_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_13|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_13|Q~q ))))

	.dataa(\reg_file|r1|ff_13|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r3|ff_13|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~73 .lut_mask = 16'hFC22;
defparam \alu|adder_in_b[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \alu|adder_in_b[13]~74 (
// Equation(s):
// \alu|adder_in_b[13]~74_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[13]~73_combout  & ((\reg_file|r7|ff_13|Q~q ))) # (!\alu|adder_in_b[13]~73_combout  & (\reg_file|r5|ff_13|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[13]~73_combout ))))

	.dataa(\reg_file|r5|ff_13|Q~q ),
	.datab(\reg_file|r7|ff_13|Q~q ),
	.datac(\FSM|SR2 [2]),
	.datad(\alu|adder_in_b[13]~73_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~74 .lut_mask = 16'hCFA0;
defparam \alu|adder_in_b[13]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \alu|adder_in_b[13]~77 (
// Equation(s):
// \alu|adder_in_b[13]~77_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & ((\alu|adder_in_b[13]~74_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[13]~76_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[13]~76_combout ),
	.datad(\alu|adder_in_b[13]~74_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~77 .lut_mask = 16'h5410;
defparam \alu|adder_in_b[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \alu|adder_in_b[13]~78 (
// Equation(s):
// \alu|adder_in_b[13]~78_combout  = (\alu|adder_in_b[13]~77_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_4|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(gnd),
	.datac(\alu|adder_in_b[13]~77_combout ),
	.datad(\ir|register|ff_4|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~78 .lut_mask = 16'hFAF0;
defparam \alu|adder_in_b[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \tsb|Bus[13]~78 (
// Equation(s):
// \tsb|Bus[13]~78_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & (!\reg_file|mux0|out[13]~69_combout ))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[13]~69_combout  & ((\alu|adder_in_b[13]~78_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[13]~69_combout ),
	.datad(\alu|adder_in_b[13]~78_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~78 .lut_mask = 16'h3818;
defparam \tsb|Bus[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\alu|adder_in_b[13]~78_combout  & ((\reg_file|mux0|out[13]~69_combout  & (\alu|Add0~25  & VCC)) # (!\reg_file|mux0|out[13]~69_combout  & (!\alu|Add0~25 )))) # (!\alu|adder_in_b[13]~78_combout  & ((\reg_file|mux0|out[13]~69_combout 
//  & (!\alu|Add0~25 )) # (!\reg_file|mux0|out[13]~69_combout  & ((\alu|Add0~25 ) # (GND)))))
// \alu|Add0~27  = CARRY((\alu|adder_in_b[13]~78_combout  & (!\reg_file|mux0|out[13]~69_combout  & !\alu|Add0~25 )) # (!\alu|adder_in_b[13]~78_combout  & ((!\alu|Add0~25 ) # (!\reg_file|mux0|out[13]~69_combout ))))

	.dataa(\alu|adder_in_b[13]~78_combout ),
	.datab(\reg_file|mux0|out[13]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~26_combout ),
	.cout(\alu|Add0~27 ));
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h9617;
defparam \alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \tsb|Bus[13]~93 (
// Equation(s):
// \tsb|Bus[13]~93_combout  = (\tsb|Bus[13]~78_combout ) # ((!\FSM|aluControl [1] & (\FSM|aluControl [0] & \alu|Add0~26_combout )))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\tsb|Bus[13]~78_combout ),
	.datad(\alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~93_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~93 .lut_mask = 16'hF4F0;
defparam \tsb|Bus[13]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \tsb|Bus[13]~79 (
// Equation(s):
// \tsb|Bus[13]~79_combout  = (\tsb|Bus[15]~24_combout  & ((\pc|pc_reg|ff_13|Q~q ) # ((\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[15]~24_combout  & (((!\tsb|Bus[15]~25_combout  & \tsb|Bus[13]~93_combout ))))

	.dataa(\pc|pc_reg|ff_13|Q~q ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\tsb|Bus[13]~93_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~79 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \eab|eabOut[13]~26 (
// Equation(s):
// \eab|eabOut[13]~26_combout  = (\eab|Add0~6_combout  & ((\pc|pc_reg|ff_13|Q~q  & (\eab|eabOut[12]~25  & VCC)) # (!\pc|pc_reg|ff_13|Q~q  & (!\eab|eabOut[12]~25 )))) # (!\eab|Add0~6_combout  & ((\pc|pc_reg|ff_13|Q~q  & (!\eab|eabOut[12]~25 )) # 
// (!\pc|pc_reg|ff_13|Q~q  & ((\eab|eabOut[12]~25 ) # (GND)))))
// \eab|eabOut[13]~27  = CARRY((\eab|Add0~6_combout  & (!\pc|pc_reg|ff_13|Q~q  & !\eab|eabOut[12]~25 )) # (!\eab|Add0~6_combout  & ((!\eab|eabOut[12]~25 ) # (!\pc|pc_reg|ff_13|Q~q ))))

	.dataa(\eab|Add0~6_combout ),
	.datab(\pc|pc_reg|ff_13|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[12]~25 ),
	.combout(\eab|eabOut[13]~26_combout ),
	.cout(\eab|eabOut[13]~27 ));
// synopsys translate_off
defparam \eab|eabOut[13]~26 .lut_mask = 16'h9617;
defparam \eab|eabOut[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \tsb|Bus[13]~80 (
// Equation(s):
// \tsb|Bus[13]~80_combout  = (\tsb|Bus[15]~25_combout  & ((\tsb|Bus[13]~79_combout  & ((\eab|eabOut[13]~26_combout ))) # (!\tsb|Bus[13]~79_combout  & (\memory|MDR_reg|ff_13|Q~q )))) # (!\tsb|Bus[15]~25_combout  & (((\tsb|Bus[13]~79_combout ))))

	.dataa(\tsb|Bus[15]~25_combout ),
	.datab(\memory|MDR_reg|ff_13|Q~q ),
	.datac(\tsb|Bus[13]~79_combout ),
	.datad(\eab|eabOut[13]~26_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~80 .lut_mask = 16'hF858;
defparam \tsb|Bus[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \tsb|Bus[13] (
// Equation(s):
// \tsb|Bus [13] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus[13]~80_combout )) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus [13])))

	.dataa(\tsb|Bus[13]~80_combout ),
	.datab(\tsb|Bus [13]),
	.datac(gnd),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [13]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13] .lut_mask = 16'hAACC;
defparam \tsb|Bus[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \memory|MAR_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_13|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \memory|MAR_reg|ff_13|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|MAR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N19
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N25
dffeas \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60_combout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 .lut_mask = 16'hE6C4;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 .lut_mask = 16'hADA8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_15|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 .lut_mask = 16'hDAD0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \memory|MDR_reg|ff_15|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_15|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61_combout ),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_15|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_15|Q~0 .lut_mask = 16'hEE44;
defparam \memory|MDR_reg|ff_15|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \memory|MDR_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_15|Q~0_combout ),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_15|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \pc|PC_inc[14]~41 (
// Equation(s):
// \pc|PC_inc[14]~41_combout  = (\pc|PC_inc [14] & (!\pc|PC_inc[13]~40 )) # (!\pc|PC_inc [14] & ((\pc|PC_inc[13]~40 ) # (GND)))
// \pc|PC_inc[14]~42  = CARRY((!\pc|PC_inc[13]~40 ) # (!\pc|PC_inc [14]))

	.dataa(gnd),
	.datab(\pc|PC_inc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[13]~40 ),
	.combout(\pc|PC_inc[14]~41_combout ),
	.cout(\pc|PC_inc[14]~42 ));
// synopsys translate_off
defparam \pc|PC_inc[14]~41 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \pc|PC_inc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[14] .is_wysiwyg = "true";
defparam \pc|PC_inc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \pc|PC_inc[15]~43 (
// Equation(s):
// \pc|PC_inc[15]~43_combout  = \pc|PC_inc [15] $ (!\pc|PC_inc[14]~42 )

	.dataa(\pc|PC_inc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\pc|PC_inc[14]~42 ),
	.combout(\pc|PC_inc[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_inc[15]~43 .lut_mask = 16'hA5A5;
defparam \pc|PC_inc[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X52_Y40_N31
dffeas \pc|PC_inc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[15] .is_wysiwyg = "true";
defparam \pc|PC_inc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \pc|pc_reg|ff_15|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_15|Q~feeder_combout  = \pc|PC_inc [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC_inc [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_15|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_15|Q~feeder .lut_mask = 16'hF0F0;
defparam \pc|pc_reg|ff_15|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N21
dffeas \pc|pc_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_15|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_15|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \pc|pc_reg|ff_14|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_14|Q~feeder_combout  = \pc|PC_inc [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [14]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_14|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_14|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_14|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N19
dffeas \pc|pc_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_14|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_14|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \eab|eabOut[14]~28 (
// Equation(s):
// \eab|eabOut[14]~28_combout  = ((\eab|Add0~6_combout  $ (\pc|pc_reg|ff_14|Q~q  $ (!\eab|eabOut[13]~27 )))) # (GND)
// \eab|eabOut[14]~29  = CARRY((\eab|Add0~6_combout  & ((\pc|pc_reg|ff_14|Q~q ) # (!\eab|eabOut[13]~27 ))) # (!\eab|Add0~6_combout  & (\pc|pc_reg|ff_14|Q~q  & !\eab|eabOut[13]~27 )))

	.dataa(\eab|Add0~6_combout ),
	.datab(\pc|pc_reg|ff_14|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[13]~27 ),
	.combout(\eab|eabOut[14]~28_combout ),
	.cout(\eab|eabOut[14]~29 ));
// synopsys translate_off
defparam \eab|eabOut[14]~28 .lut_mask = 16'h698E;
defparam \eab|eabOut[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \eab|eabOut[15]~30 (
// Equation(s):
// \eab|eabOut[15]~30_combout  = \pc|pc_reg|ff_15|Q~q  $ (\eab|eabOut[14]~29  $ (\eab|Add0~6_combout ))

	.dataa(gnd),
	.datab(\pc|pc_reg|ff_15|Q~q ),
	.datac(gnd),
	.datad(\eab|Add0~6_combout ),
	.cin(\eab|eabOut[14]~29 ),
	.combout(\eab|eabOut[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \eab|eabOut[15]~30 .lut_mask = 16'hC33C;
defparam \eab|eabOut[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \tsb|Bus[15]~85 (
// Equation(s):
// \tsb|Bus[15]~85_combout  = (\tsb|Bus[15]~24_combout  & ((\tsb|Bus[15]~25_combout  & (\eab|eabOut[15]~30_combout )) # (!\tsb|Bus[15]~25_combout  & ((\pc|pc_reg|ff_15|Q~q ))))) # (!\tsb|Bus[15]~24_combout  & (((\tsb|Bus[15]~25_combout ))))

	.dataa(\tsb|Bus[15]~24_combout ),
	.datab(\eab|eabOut[15]~30_combout ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\pc|pc_reg|ff_15|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~85_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~85 .lut_mask = 16'hDAD0;
defparam \tsb|Bus[15]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \reg_file|r7|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \reg_file|r5|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \reg_file|r1|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \reg_file|r3|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \alu|adder_in_b[15]~85 (
// Equation(s):
// \alu|adder_in_b[15]~85_combout  = (\FSM|SR2 [1] & (((\reg_file|r3|ff_15|Q~q ) # (\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_15|Q~q  & ((!\FSM|SR2 [2]))))

	.dataa(\reg_file|r1|ff_15|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r3|ff_15|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~85 .lut_mask = 16'hCCE2;
defparam \alu|adder_in_b[15]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \alu|adder_in_b[15]~86 (
// Equation(s):
// \alu|adder_in_b[15]~86_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[15]~85_combout  & (\reg_file|r7|ff_15|Q~q )) # (!\alu|adder_in_b[15]~85_combout  & ((\reg_file|r5|ff_15|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[15]~85_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r7|ff_15|Q~q ),
	.datac(\reg_file|r5|ff_15|Q~q ),
	.datad(\alu|adder_in_b[15]~85_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~86 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[15]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \reg_file|r6|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \reg_file|r2|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \reg_file|r4|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \reg_file|r0|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \alu|adder_in_b[15]~87 (
// Equation(s):
// \alu|adder_in_b[15]~87_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|ff_15|Q~q ) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|ff_15|Q~q  & !\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r4|ff_15|Q~q ),
	.datac(\reg_file|r0|ff_15|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~87 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \alu|adder_in_b[15]~88 (
// Equation(s):
// \alu|adder_in_b[15]~88_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[15]~87_combout  & (\reg_file|r6|ff_15|Q~q )) # (!\alu|adder_in_b[15]~87_combout  & ((\reg_file|r2|ff_15|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[15]~87_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|ff_15|Q~q ),
	.datac(\reg_file|r2|ff_15|Q~q ),
	.datad(\alu|adder_in_b[15]~87_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~88 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \alu|adder_in_b[15]~89 (
// Equation(s):
// \alu|adder_in_b[15]~89_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[15]~86_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[15]~88_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[15]~86_combout ),
	.datad(\alu|adder_in_b[15]~88_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~89 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \alu|adder_in_b[15]~90 (
// Equation(s):
// \alu|adder_in_b[15]~90_combout  = (\alu|adder_in_b[15]~89_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_4|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(gnd),
	.datac(\ir|register|ff_4|Q~q ),
	.datad(\alu|adder_in_b[15]~89_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~90 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \reg_file|mux0|out[15]~75 (
// Equation(s):
// \reg_file|mux0|out[15]~75_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|ff_15|Q~q ) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((\reg_file|r1|ff_15|Q~q  & !\FSM|SR1 [2]))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r3|ff_15|Q~q ),
	.datac(\reg_file|r1|ff_15|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~75 .lut_mask = 16'hAAD8;
defparam \reg_file|mux0|out[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \reg_file|mux0|out[15]~76 (
// Equation(s):
// \reg_file|mux0|out[15]~76_combout  = (\reg_file|mux0|out[15]~75_combout  & (((\reg_file|r7|ff_15|Q~q ) # (!\FSM|SR1 [2])))) # (!\reg_file|mux0|out[15]~75_combout  & (\reg_file|r5|ff_15|Q~q  & ((\FSM|SR1 [2]))))

	.dataa(\reg_file|mux0|out[15]~75_combout ),
	.datab(\reg_file|r5|ff_15|Q~q ),
	.datac(\reg_file|r7|ff_15|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~76 .lut_mask = 16'hE4AA;
defparam \reg_file|mux0|out[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \reg_file|mux0|out[15]~77 (
// Equation(s):
// \reg_file|mux0|out[15]~77_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_15|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_15|Q~q ))))

	.dataa(\reg_file|r0|ff_15|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|ff_15|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~77 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \reg_file|mux0|out[15]~78 (
// Equation(s):
// \reg_file|mux0|out[15]~78_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[15]~77_combout  & ((\reg_file|r6|ff_15|Q~q ))) # (!\reg_file|mux0|out[15]~77_combout  & (\reg_file|r2|ff_15|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[15]~77_combout ))))

	.dataa(\reg_file|r2|ff_15|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r6|ff_15|Q~q ),
	.datad(\reg_file|mux0|out[15]~77_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~78 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \reg_file|mux0|out[15]~79 (
// Equation(s):
// \reg_file|mux0|out[15]~79_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[15]~76_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[15]~78_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[15]~76_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[15]~78_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~79 .lut_mask = 16'hDD88;
defparam \reg_file|mux0|out[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \reg_file|r7|ff_14|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_14|Q~feeder_combout  = \tsb|Bus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [14]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_14|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_14|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r7|ff_14|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N11
dffeas \reg_file|r7|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_14|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N9
dffeas \reg_file|r5|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \reg_file|r1|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \reg_file|r3|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \alu|adder_in_b[14]~79 (
// Equation(s):
// \alu|adder_in_b[14]~79_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_14|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_14|Q~q ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r1|ff_14|Q~q ),
	.datac(\reg_file|r3|ff_14|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~79 .lut_mask = 16'hFA44;
defparam \alu|adder_in_b[14]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \alu|adder_in_b[14]~80 (
// Equation(s):
// \alu|adder_in_b[14]~80_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[14]~79_combout  & (\reg_file|r7|ff_14|Q~q )) # (!\alu|adder_in_b[14]~79_combout  & ((\reg_file|r5|ff_14|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[14]~79_combout ))))

	.dataa(\reg_file|r7|ff_14|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r5|ff_14|Q~q ),
	.datad(\alu|adder_in_b[14]~79_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~80 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[14]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \reg_file|r2|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \reg_file|r6|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \reg_file|r0|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \reg_file|r4|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \alu|adder_in_b[14]~81 (
// Equation(s):
// \alu|adder_in_b[14]~81_combout  = (\FSM|SR2 [2] & (((\reg_file|r4|ff_14|Q~q ) # (\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_14|Q~q  & ((!\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r0|ff_14|Q~q ),
	.datac(\reg_file|r4|ff_14|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~81 .lut_mask = 16'hAAE4;
defparam \alu|adder_in_b[14]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \alu|adder_in_b[14]~82 (
// Equation(s):
// \alu|adder_in_b[14]~82_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[14]~81_combout  & ((\reg_file|r6|ff_14|Q~q ))) # (!\alu|adder_in_b[14]~81_combout  & (\reg_file|r2|ff_14|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[14]~81_combout ))))

	.dataa(\reg_file|r2|ff_14|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_14|Q~q ),
	.datad(\alu|adder_in_b[14]~81_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~82 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[14]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \alu|adder_in_b[14]~83 (
// Equation(s):
// \alu|adder_in_b[14]~83_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[14]~80_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[14]~82_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[14]~80_combout ),
	.datad(\alu|adder_in_b[14]~82_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~83 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \alu|adder_in_b[14]~84 (
// Equation(s):
// \alu|adder_in_b[14]~84_combout  = (\alu|adder_in_b[14]~83_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_4|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(gnd),
	.datac(\ir|register|ff_4|Q~q ),
	.datad(\alu|adder_in_b[14]~83_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~84 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \reg_file|mux0|out[14]~70 (
// Equation(s):
// \reg_file|mux0|out[14]~70_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|ff_14|Q~q ) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((\reg_file|r1|ff_14|Q~q  & !\FSM|SR1 [2]))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r3|ff_14|Q~q ),
	.datac(\reg_file|r1|ff_14|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~70 .lut_mask = 16'hAAD8;
defparam \reg_file|mux0|out[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \reg_file|mux0|out[14]~71 (
// Equation(s):
// \reg_file|mux0|out[14]~71_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[14]~70_combout  & (\reg_file|r7|ff_14|Q~q )) # (!\reg_file|mux0|out[14]~70_combout  & ((\reg_file|r5|ff_14|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[14]~70_combout ))))

	.dataa(\reg_file|r7|ff_14|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_14|Q~q ),
	.datad(\reg_file|mux0|out[14]~70_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~71 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \reg_file|mux0|out[14]~72 (
// Equation(s):
// \reg_file|mux0|out[14]~72_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & (\reg_file|r4|ff_14|Q~q )) # (!\FSM|SR1 [2] & ((\reg_file|r0|ff_14|Q~q )))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r4|ff_14|Q~q ),
	.datac(\reg_file|r0|ff_14|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~72 .lut_mask = 16'hEE50;
defparam \reg_file|mux0|out[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \reg_file|mux0|out[14]~73 (
// Equation(s):
// \reg_file|mux0|out[14]~73_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[14]~72_combout  & (\reg_file|r6|ff_14|Q~q )) # (!\reg_file|mux0|out[14]~72_combout  & ((\reg_file|r2|ff_14|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[14]~72_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|ff_14|Q~q ),
	.datac(\reg_file|r2|ff_14|Q~q ),
	.datad(\reg_file|mux0|out[14]~72_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~73 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \reg_file|mux0|out[14]~74 (
// Equation(s):
// \reg_file|mux0|out[14]~74_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[14]~71_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[14]~73_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[14]~71_combout ),
	.datad(\reg_file|mux0|out[14]~73_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~74 .lut_mask = 16'hF5A0;
defparam \reg_file|mux0|out[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = ((\alu|adder_in_b[14]~84_combout  $ (\reg_file|mux0|out[14]~74_combout  $ (!\alu|Add0~27 )))) # (GND)
// \alu|Add0~29  = CARRY((\alu|adder_in_b[14]~84_combout  & ((\reg_file|mux0|out[14]~74_combout ) # (!\alu|Add0~27 ))) # (!\alu|adder_in_b[14]~84_combout  & (\reg_file|mux0|out[14]~74_combout  & !\alu|Add0~27 )))

	.dataa(\alu|adder_in_b[14]~84_combout ),
	.datab(\reg_file|mux0|out[14]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~27 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h698E;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = \alu|adder_in_b[15]~90_combout  $ (\alu|Add0~29  $ (\reg_file|mux0|out[15]~79_combout ))

	.dataa(gnd),
	.datab(\alu|adder_in_b[15]~90_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[15]~79_combout ),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'hC33C;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \tsb|Bus[15]~84 (
// Equation(s):
// \tsb|Bus[15]~84_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & ((!\reg_file|mux0|out[15]~79_combout )))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[15]~79_combout  & ((\alu|adder_in_b[15]~90_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|adder_in_b[15]~90_combout ),
	.datad(\reg_file|mux0|out[15]~79_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~84 .lut_mask = 16'h3188;
defparam \tsb|Bus[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \tsb|Bus[15]~95 (
// Equation(s):
// \tsb|Bus[15]~95_combout  = (\tsb|Bus[15]~84_combout ) # ((!\FSM|aluControl [1] & (\FSM|aluControl [0] & \alu|Add0~30_combout )))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|Add0~30_combout ),
	.datad(\tsb|Bus[15]~84_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~95 .lut_mask = 16'hFF40;
defparam \tsb|Bus[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \tsb|Bus[15]~86 (
// Equation(s):
// \tsb|Bus[15]~86_combout  = (\tsb|Bus[15]~24_combout  & (((\tsb|Bus[15]~85_combout )))) # (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[15]~85_combout  & (\memory|MDR_reg|ff_15|Q~q )) # (!\tsb|Bus[15]~85_combout  & ((\tsb|Bus[15]~95_combout )))))

	.dataa(\tsb|Bus[15]~24_combout ),
	.datab(\memory|MDR_reg|ff_15|Q~q ),
	.datac(\tsb|Bus[15]~85_combout ),
	.datad(\tsb|Bus[15]~95_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~86_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~86 .lut_mask = 16'hE5E0;
defparam \tsb|Bus[15]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \tsb|Bus[15] (
// Equation(s):
// \tsb|Bus [15] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus[15]~86_combout )) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus [15])))

	.dataa(gnd),
	.datab(\tsb|Bus[15]~86_combout ),
	.datac(\tsb|Bus [15]),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [15]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15] .lut_mask = 16'hCCF0;
defparam \tsb|Bus[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \memory|MAR_reg|ff_15|Q~feeder (
// Equation(s):
// \memory|MAR_reg|ff_15|Q~feeder_combout  = \tsb|Bus [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|MAR_reg|ff_15|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MAR_reg|ff_15|Q~feeder .lut_mask = 16'hF0F0;
defparam \memory|MAR_reg|ff_15|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \memory|MAR_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MAR_reg|ff_15|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldMAR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MAR_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MAR_reg|ff_15|Q .is_wysiwyg = "true";
defparam \memory|MAR_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w[3] (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3] = (\memory|MAR_reg|ff_14|Q~q  & (\memory|MAR_reg|ff_15|Q~q  & (\FSM|memWE~q  & \memory|MAR_reg|ff_13|Q~q )))

	.dataa(\memory|MAR_reg|ff_14|Q~q ),
	.datab(\memory|MAR_reg|ff_15|Q~q ),
	.datac(\FSM|memWE~q ),
	.datad(\memory|MAR_reg|ff_13|Q~q ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w[3] .lut_mask = 16'h8000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 .lut_mask = 16'hADA8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 .lut_mask = 16'hDDA0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_14|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 .lut_mask = 16'hBA98;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 .lut_mask = 16'hF588;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \memory|MDR_reg|ff_14|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_14|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59_combout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_14|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_14|Q~0 .lut_mask = 16'hBB88;
defparam \memory|MDR_reg|ff_14|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \memory|MDR_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_14|Q~0_combout ),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_14|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \tsb|Bus[14]~81 (
// Equation(s):
// \tsb|Bus[14]~81_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & ((!\reg_file|mux0|out[14]~74_combout )))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[14]~74_combout  & ((\alu|adder_in_b[14]~84_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|adder_in_b[14]~84_combout ),
	.datad(\reg_file|mux0|out[14]~74_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~81_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~81 .lut_mask = 16'h3188;
defparam \tsb|Bus[14]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \tsb|Bus[14]~94 (
// Equation(s):
// \tsb|Bus[14]~94_combout  = (\tsb|Bus[14]~81_combout ) # ((!\FSM|aluControl [1] & (\FSM|aluControl [0] & \alu|Add0~28_combout )))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|Add0~28_combout ),
	.datad(\tsb|Bus[14]~81_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~94_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~94 .lut_mask = 16'hFF40;
defparam \tsb|Bus[14]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \tsb|Bus[14]~82 (
// Equation(s):
// \tsb|Bus[14]~82_combout  = (\tsb|Bus[15]~24_combout  & (((\tsb|Bus[15]~25_combout )))) # (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[15]~25_combout  & (\memory|MDR_reg|ff_14|Q~q )) # (!\tsb|Bus[15]~25_combout  & ((\tsb|Bus[14]~94_combout )))))

	.dataa(\tsb|Bus[15]~24_combout ),
	.datab(\memory|MDR_reg|ff_14|Q~q ),
	.datac(\tsb|Bus[15]~25_combout ),
	.datad(\tsb|Bus[14]~94_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~82_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~82 .lut_mask = 16'hE5E0;
defparam \tsb|Bus[14]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \tsb|Bus[14]~83 (
// Equation(s):
// \tsb|Bus[14]~83_combout  = (\tsb|Bus[14]~82_combout  & (((\eab|eabOut[14]~28_combout ) # (!\tsb|Bus[15]~24_combout )))) # (!\tsb|Bus[14]~82_combout  & (\pc|pc_reg|ff_14|Q~q  & ((\tsb|Bus[15]~24_combout ))))

	.dataa(\tsb|Bus[14]~82_combout ),
	.datab(\pc|pc_reg|ff_14|Q~q ),
	.datac(\eab|eabOut[14]~28_combout ),
	.datad(\tsb|Bus[15]~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~83 .lut_mask = 16'hE4AA;
defparam \tsb|Bus[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \tsb|Bus[14] (
// Equation(s):
// \tsb|Bus [14] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus[14]~83_combout )) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus [14])))

	.dataa(\tsb|Bus[14]~83_combout ),
	.datab(gnd),
	.datac(\tsb|Bus [14]),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [14]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14] .lut_mask = 16'hAAF0;
defparam \tsb|Bus[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N21
dffeas \ir|register|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_14|Q .is_wysiwyg = "true";
defparam \ir|register|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \FSM|next_state~9 (
// Equation(s):
// \FSM|next_state~9_combout  = (\FSM|Equal1~0_combout  & ((\FSM|Equal0~0_combout ) # ((!\FSM|next_state[3]~3_combout  & \ir|register|ff_14|Q~q )))) # (!\FSM|Equal1~0_combout  & (((!\FSM|next_state[3]~3_combout  & \ir|register|ff_14|Q~q ))))

	.dataa(\FSM|Equal1~0_combout ),
	.datab(\FSM|Equal0~0_combout ),
	.datac(\FSM|next_state[3]~3_combout ),
	.datad(\ir|register|ff_14|Q~q ),
	.cin(gnd),
	.combout(\FSM|next_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~9 .lut_mask = 16'h8F88;
defparam \FSM|next_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \FSM|next_state[3]~6 (
// Equation(s):
// \FSM|next_state[3]~6_combout  = (\FSM|current_state [2] & (\FSM|current_state [0] & (\FSM|current_state [1] $ (!\FSM|current_state [4])))) # (!\FSM|current_state [2] & ((\FSM|current_state [4] $ (\FSM|current_state [0]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~6 .lut_mask = 16'h930C;
defparam \FSM|next_state[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \FSM|next_state[3]~5 (
// Equation(s):
// \FSM|next_state[3]~5_combout  = (\FSM|current_state [4] & ((\FSM|current_state [2] $ (!\FSM|current_state [0])) # (!\FSM|current_state [1]))) # (!\FSM|current_state [4] & (\FSM|current_state [2] & ((!\FSM|current_state [0]) # (!\FSM|current_state [1]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~5 .lut_mask = 16'hD47C;
defparam \FSM|next_state[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \FSM|next_state[3]~14 (
// Equation(s):
// \FSM|next_state[3]~14_combout  = (\FSM|next_state[3]~5_combout  & ((\FSM|current_state [5]) # ((!\FSM|current_state [1] & !\FSM|next_state[3]~6_combout )))) # (!\FSM|next_state[3]~5_combout  & (\FSM|current_state [1] $ (((\FSM|current_state [5] & 
// \FSM|next_state[3]~6_combout )))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|next_state[3]~5_combout ),
	.datad(\FSM|next_state[3]~6_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~14 .lut_mask = 16'hC6DA;
defparam \FSM|next_state[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \FSM|next_state[3]~15 (
// Equation(s):
// \FSM|next_state[3]~15_combout  = (\FSM|current_state [3] & (!\FSM|next_state[3]~14_combout  & (\FSM|next_state[3]~6_combout  $ (\FSM|next_state[3]~5_combout )))) # (!\FSM|current_state [3] & ((\FSM|next_state[3]~6_combout  & 
// ((!\FSM|next_state[3]~14_combout ) # (!\FSM|next_state[3]~5_combout ))) # (!\FSM|next_state[3]~6_combout  & (!\FSM|next_state[3]~5_combout  & !\FSM|next_state[3]~14_combout ))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|next_state[3]~6_combout ),
	.datac(\FSM|next_state[3]~5_combout ),
	.datad(\FSM|next_state[3]~14_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~15 .lut_mask = 16'h046D;
defparam \FSM|next_state[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N27
dffeas \FSM|next_state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[2] .is_wysiwyg = "true";
defparam \FSM|next_state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N29
dffeas \FSM|current_state[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[2] .is_wysiwyg = "true";
defparam \FSM|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y36_N17
dffeas \FSM|next_state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM|current_state [2]),
	.ena(\FSM|next_state[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[4] .is_wysiwyg = "true";
defparam \FSM|next_state[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N9
dffeas \FSM|current_state[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[4] .is_wysiwyg = "true";
defparam \FSM|current_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \FSM|next_state[5]~0 (
// Equation(s):
// \FSM|next_state[5]~0_combout  = (!\FSM|current_state [0] & !\FSM|current_state [4])

	.dataa(gnd),
	.datab(\FSM|current_state [0]),
	.datac(gnd),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|next_state[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~0 .lut_mask = 16'h0033;
defparam \FSM|next_state[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \FSM|next_state~1 (
// Equation(s):
// \FSM|next_state~1_combout  = (\FSM|current_state [1] & (!\FSM|current_state [2] & ((\FSM|current_state [4]) # (!\FSM|current_state [5]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|next_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~1 .lut_mask = 16'h2202;
defparam \FSM|next_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \FSM|next_state~2 (
// Equation(s):
// \FSM|next_state~2_combout  = (\FSM|next_state~1_combout ) # ((!\FSM|current_state [1] & ((\FSM|next_state[5]~0_combout ) # (\FSM|current_state [5]))))

	.dataa(\FSM|next_state[5]~0_combout ),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|next_state~1_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~2 .lut_mask = 16'hFF32;
defparam \FSM|next_state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \ir|register|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_12|Q .is_wysiwyg = "true";
defparam \ir|register|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \FSM|next_state~4 (
// Equation(s):
// \FSM|next_state~4_combout  = (\FSM|next_state[3]~3_combout  & (\FSM|next_state~2_combout  & ((!\FSM|current_state [3])))) # (!\FSM|next_state[3]~3_combout  & (((\ir|register|ff_12|Q~q ))))

	.dataa(\FSM|next_state[3]~3_combout ),
	.datab(\FSM|next_state~2_combout ),
	.datac(\ir|register|ff_12|Q~q ),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|next_state~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~4 .lut_mask = 16'h50D8;
defparam \FSM|next_state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N7
dffeas \FSM|next_state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[0] .is_wysiwyg = "true";
defparam \FSM|next_state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N25
dffeas \FSM|current_state[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[0] .is_wysiwyg = "true";
defparam \FSM|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \FSM|ldPC~1 (
// Equation(s):
// \FSM|ldPC~1_combout  = (!\FSM|current_state [5] & !\FSM|current_state [0])

	.dataa(\FSM|current_state [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|ldPC~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldPC~1 .lut_mask = 16'h0055;
defparam \FSM|ldPC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \ir|register|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_15|Q .is_wysiwyg = "true";
defparam \ir|register|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \FSM|next_state~10 (
// Equation(s):
// \FSM|next_state~10_combout  = (\FSM|next_state[3]~3_combout  & (\FSM|ldPC~1_combout  & (\FSM|Equal5~0_combout ))) # (!\FSM|next_state[3]~3_combout  & ((\ir|register|ff_15|Q~q ) # ((\FSM|ldPC~1_combout  & \FSM|Equal5~0_combout ))))

	.dataa(\FSM|next_state[3]~3_combout ),
	.datab(\FSM|ldPC~1_combout ),
	.datac(\FSM|Equal5~0_combout ),
	.datad(\ir|register|ff_15|Q~q ),
	.cin(gnd),
	.combout(\FSM|next_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~10 .lut_mask = 16'hD5C0;
defparam \FSM|next_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N1
dffeas \FSM|next_state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[3] .is_wysiwyg = "true";
defparam \FSM|next_state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N7
dffeas \FSM|current_state[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[3] .is_wysiwyg = "true";
defparam \FSM|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \FSM|next_state[3]~3 (
// Equation(s):
// \FSM|next_state[3]~3_combout  = (\FSM|current_state [3]) # ((\FSM|current_state [0]) # ((\FSM|current_state [1]) # (!\FSM|current_state [5])))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~3 .lut_mask = 16'hFFEF;
defparam \FSM|next_state[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \ir|register|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_13|Q .is_wysiwyg = "true";
defparam \ir|register|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \FSM|next_state~7 (
// Equation(s):
// \FSM|next_state~7_combout  = (!\FSM|current_state [3] & ((\FSM|current_state [2]) # ((\FSM|current_state [5]) # (\FSM|current_state [4]))))

	.dataa(\FSM|current_state [2]),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|next_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~7 .lut_mask = 16'h00FE;
defparam \FSM|next_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \FSM|next_state~8 (
// Equation(s):
// \FSM|next_state~8_combout  = (\FSM|next_state[3]~3_combout  & (((!\FSM|next_state~7_combout )) # (!\FSM|current_state [1]))) # (!\FSM|next_state[3]~3_combout  & (\ir|register|ff_13|Q~q  & ((!\FSM|next_state~7_combout ) # (!\FSM|current_state [1]))))

	.dataa(\FSM|next_state[3]~3_combout ),
	.datab(\FSM|current_state [1]),
	.datac(\ir|register|ff_13|Q~q ),
	.datad(\FSM|next_state~7_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~8 .lut_mask = 16'h32FA;
defparam \FSM|next_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N5
dffeas \FSM|next_state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|next_state[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[1] .is_wysiwyg = "true";
defparam \FSM|next_state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N23
dffeas \FSM|current_state[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[1] .is_wysiwyg = "true";
defparam \FSM|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \FSM|next_state~13 (
// Equation(s):
// \FSM|next_state~13_combout  = (\FSM|current_state [5] & (((\FSM|current_state [0])))) # (!\FSM|current_state [5] & (!\FSM|current_state [0] & ((\FSM|current_state [1]) # (!\FSM|current_state [4]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|next_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~13 .lut_mask = 16'hF00B;
defparam \FSM|next_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \FSM|next_state[5]~feeder (
// Equation(s):
// \FSM|next_state[5]~feeder_combout  = \FSM|next_state~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|next_state~13_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~feeder .lut_mask = 16'hFF00;
defparam \FSM|next_state[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N25
dffeas \FSM|next_state[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM|current_state [2]),
	.sload(\FSM|current_state [3]),
	.ena(\FSM|next_state[3]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[5] .is_wysiwyg = "true";
defparam \FSM|next_state[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y36_N11
dffeas \FSM|current_state[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[5] .is_wysiwyg = "true";
defparam \FSM|current_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \FSM|Equal6~0 (
// Equation(s):
// \FSM|Equal6~0_combout  = (!\FSM|current_state [5] & (\FSM|current_state [0] & (!\FSM|current_state [4] & !\FSM|current_state [2])))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal6~0 .lut_mask = 16'h0004;
defparam \FSM|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \FSM|enaMARM~feeder (
// Equation(s):
// \FSM|enaMARM~feeder_combout  = \FSM|Equal6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|Equal6~0_combout ),
	.cin(gnd),
	.combout(\FSM|enaMARM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMARM~feeder .lut_mask = 16'hFF00;
defparam \FSM|enaMARM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N21
dffeas \FSM|enaMARM (
	.clk(\clk~input_o ),
	.d(\FSM|enaMARM~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM|current_state [3]),
	.ena(\FSM|enaMARM~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaMARM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaMARM .is_wysiwyg = "true";
defparam \FSM|enaMARM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \tsb|Bus[15]~24 (
// Equation(s):
// \tsb|Bus[15]~24_combout  = (\FSM|enaMARM~q ) # (\FSM|enaPC~q )

	.dataa(gnd),
	.datab(\FSM|enaMARM~q ),
	.datac(\FSM|enaPC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tsb|Bus[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~24 .lut_mask = 16'hFCFC;
defparam \tsb|Bus[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode900w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode995w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode880w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode973w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode870w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode962w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) 
// # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout )))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 .lut_mask = 16'hD9C8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode890w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode984w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2_combout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 .lut_mask = 16'hDAD0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode860w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode951w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode840w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode929w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode850w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode940w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode823w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\FSM|memWE~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode911w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({\memory|MAR_reg|ff_12|Q~q ,\memory|MAR_reg|ff_11|Q~q ,\memory|MAR_reg|ff_10|Q~q ,\memory|MAR_reg|ff_9|Q~q ,\memory|MAR_reg|ff_8|Q~q ,\memory|MAR_reg|ff_7|Q~q ,\memory|MAR_reg|ff_6|Q~q ,\memory|MAR_reg|ff_5|Q~q ,\memory|MAR_reg|ff_4|Q~q ,\memory|MAR_reg|ff_3|Q~q ,
\memory|MAR_reg|ff_2|Q~q ,\memory|MAR_reg|ff_1|Q~q ,\memory|MAR_reg|ff_0|Q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../LC3_instruction_mem_init.mif";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ALTSYNCRAM";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) 
// # ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 .lut_mask = 16'hB9A8;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 (
// Equation(s):
// \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout  & 
// (\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout  & 
// ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) # (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ))))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0_combout ),
	.cin(gnd),
	.combout(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 .lut_mask = 16'hBBC0;
defparam \memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \memory|MDR_reg|ff_0|Q~0 (
// Equation(s):
// \memory|MDR_reg|ff_0|Q~0_combout  = (\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & (\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout )) # 
// (!\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout )))

	.dataa(\memory|two_port_ram_inst|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3_combout ),
	.datac(gnd),
	.datad(\memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1_combout ),
	.cin(gnd),
	.combout(\memory|MDR_reg|ff_0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Q~0 .lut_mask = 16'hDD88;
defparam \memory|MDR_reg|ff_0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \memory|MDR_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDR_reg|ff_0|Q~0_combout ),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\FSM|selMDR [0]),
	.ena(\FSM|ldMDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \tsb|Bus[0]~98 (
// Equation(s):
// \tsb|Bus[0]~98_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] $ (((\alu|Add0~0_combout ))))) # (!\FSM|aluControl [0] & (((\alu|adder_in_b[0]~5_combout )) # (!\FSM|aluControl [1])))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|adder_in_b[0]~5_combout ),
	.datad(\alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~98 .lut_mask = 16'h75B9;
defparam \tsb|Bus[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \tsb|Bus[0]~99 (
// Equation(s):
// \tsb|Bus[0]~99_combout  = (\alu|Add0~0_combout  & ((\reg_file|mux0|out[0]~4_combout  & ((\tsb|Bus[0]~98_combout ))) # (!\reg_file|mux0|out[0]~4_combout  & (\FSM|aluControl [0])))) # (!\alu|Add0~0_combout  & (\tsb|Bus[0]~98_combout  & (\FSM|aluControl [0] 
// $ (\reg_file|mux0|out[0]~4_combout ))))

	.dataa(\alu|Add0~0_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\reg_file|mux0|out[0]~4_combout ),
	.datad(\tsb|Bus[0]~98_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~99 .lut_mask = 16'hBC08;
defparam \tsb|Bus[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \tsb|Bus[0]~26 (
// Equation(s):
// \tsb|Bus[0]~26_combout  = (\tsb|Bus[15]~25_combout  & ((\tsb|Bus[15]~24_combout ) # ((\memory|MDR_reg|ff_0|Q~q )))) # (!\tsb|Bus[15]~25_combout  & (!\tsb|Bus[15]~24_combout  & ((\tsb|Bus[0]~99_combout ))))

	.dataa(\tsb|Bus[15]~25_combout ),
	.datab(\tsb|Bus[15]~24_combout ),
	.datac(\memory|MDR_reg|ff_0|Q~q ),
	.datad(\tsb|Bus[0]~99_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~26 .lut_mask = 16'hB9A8;
defparam \tsb|Bus[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \tsb|Bus[0]~27 (
// Equation(s):
// \tsb|Bus[0]~27_combout  = (\tsb|Bus[15]~24_combout  & ((\tsb|Bus[0]~26_combout  & ((\eab|eabOut[0]~0_combout ))) # (!\tsb|Bus[0]~26_combout  & (\pc|pc_reg|ff_0|Q~q )))) # (!\tsb|Bus[15]~24_combout  & (((\tsb|Bus[0]~26_combout ))))

	.dataa(\tsb|Bus[15]~24_combout ),
	.datab(\pc|pc_reg|ff_0|Q~q ),
	.datac(\eab|eabOut[0]~0_combout ),
	.datad(\tsb|Bus[0]~26_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~27 .lut_mask = 16'hF588;
defparam \tsb|Bus[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \tsb|Bus[0] (
// Equation(s):
// \tsb|Bus [0] = (GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & ((\tsb|Bus[0]~27_combout ))) # (!GLOBAL(\tsb|Bus[15]~28clkctrl_outclk ) & (\tsb|Bus [0]))

	.dataa(gnd),
	.datab(\tsb|Bus [0]),
	.datac(\tsb|Bus[0]~27_combout ),
	.datad(\tsb|Bus[15]~28clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [0]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \ir|register|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_0|Q .is_wysiwyg = "true";
defparam \ir|register|ff_0|Q .power_up = "low";
// synopsys translate_on

assign IR[0] = \IR[0]~output_o ;

assign IR[1] = \IR[1]~output_o ;

assign IR[2] = \IR[2]~output_o ;

assign IR[3] = \IR[3]~output_o ;

assign IR[4] = \IR[4]~output_o ;

assign IR[5] = \IR[5]~output_o ;

assign IR[6] = \IR[6]~output_o ;

assign IR[7] = \IR[7]~output_o ;

assign IR[8] = \IR[8]~output_o ;

assign IR[9] = \IR[9]~output_o ;

assign IR[10] = \IR[10]~output_o ;

assign IR[11] = \IR[11]~output_o ;

assign IR[12] = \IR[12]~output_o ;

assign IR[13] = \IR[13]~output_o ;

assign IR[14] = \IR[14]~output_o ;

assign IR[15] = \IR[15]~output_o ;

assign Bus[0] = \Bus[0]~output_o ;

assign Bus[1] = \Bus[1]~output_o ;

assign Bus[2] = \Bus[2]~output_o ;

assign Bus[3] = \Bus[3]~output_o ;

assign Bus[4] = \Bus[4]~output_o ;

assign Bus[5] = \Bus[5]~output_o ;

assign Bus[6] = \Bus[6]~output_o ;

assign Bus[7] = \Bus[7]~output_o ;

assign Bus[8] = \Bus[8]~output_o ;

assign Bus[9] = \Bus[9]~output_o ;

assign Bus[10] = \Bus[10]~output_o ;

assign Bus[11] = \Bus[11]~output_o ;

assign Bus[12] = \Bus[12]~output_o ;

assign Bus[13] = \Bus[13]~output_o ;

assign Bus[14] = \Bus[14]~output_o ;

assign Bus[15] = \Bus[15]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign current_state[0] = \current_state[0]~output_o ;

assign current_state[1] = \current_state[1]~output_o ;

assign current_state[2] = \current_state[2]~output_o ;

assign current_state[3] = \current_state[3]~output_o ;

assign current_state[4] = \current_state[4]~output_o ;

assign current_state[5] = \current_state[5]~output_o ;

assign memOut[0] = \memOut[0]~output_o ;

assign memOut[1] = \memOut[1]~output_o ;

assign memOut[2] = \memOut[2]~output_o ;

assign memOut[3] = \memOut[3]~output_o ;

assign memOut[4] = \memOut[4]~output_o ;

assign memOut[5] = \memOut[5]~output_o ;

assign memOut[6] = \memOut[6]~output_o ;

assign memOut[7] = \memOut[7]~output_o ;

assign memOut[8] = \memOut[8]~output_o ;

assign memOut[9] = \memOut[9]~output_o ;

assign memOut[10] = \memOut[10]~output_o ;

assign memOut[11] = \memOut[11]~output_o ;

assign memOut[12] = \memOut[12]~output_o ;

assign memOut[13] = \memOut[13]~output_o ;

assign memOut[14] = \memOut[14]~output_o ;

assign memOut[15] = \memOut[15]~output_o ;

assign MAROut[0] = \MAROut[0]~output_o ;

assign MAROut[1] = \MAROut[1]~output_o ;

assign MAROut[2] = \MAROut[2]~output_o ;

assign MAROut[3] = \MAROut[3]~output_o ;

assign MAROut[4] = \MAROut[4]~output_o ;

assign MAROut[5] = \MAROut[5]~output_o ;

assign MAROut[6] = \MAROut[6]~output_o ;

assign MAROut[7] = \MAROut[7]~output_o ;

assign MAROut[8] = \MAROut[8]~output_o ;

assign MAROut[9] = \MAROut[9]~output_o ;

assign MAROut[10] = \MAROut[10]~output_o ;

assign MAROut[11] = \MAROut[11]~output_o ;

assign MAROut[12] = \MAROut[12]~output_o ;

assign MAROut[13] = \MAROut[13]~output_o ;

assign MAROut[14] = \MAROut[14]~output_o ;

assign MAROut[15] = \MAROut[15]~output_o ;

assign MDROut[0] = \MDROut[0]~output_o ;

assign MDROut[1] = \MDROut[1]~output_o ;

assign MDROut[2] = \MDROut[2]~output_o ;

assign MDROut[3] = \MDROut[3]~output_o ;

assign MDROut[4] = \MDROut[4]~output_o ;

assign MDROut[5] = \MDROut[5]~output_o ;

assign MDROut[6] = \MDROut[6]~output_o ;

assign MDROut[7] = \MDROut[7]~output_o ;

assign MDROut[8] = \MDROut[8]~output_o ;

assign MDROut[9] = \MDROut[9]~output_o ;

assign MDROut[10] = \MDROut[10]~output_o ;

assign MDROut[11] = \MDROut[11]~output_o ;

assign MDROut[12] = \MDROut[12]~output_o ;

assign MDROut[13] = \MDROut[13]~output_o ;

assign MDROut[14] = \MDROut[14]~output_o ;

assign MDROut[15] = \MDROut[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
