"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[8643],{6099:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>c,contentTitle:()=>i,default:()=>l,frontMatter:()=>a,metadata:()=>o,toc:()=>d});const o=JSON.parse('{"id":"KnowledgeBase/layout/start-pcbnew","title":"Start Pcbnew, import footprints","description":"","source":"@site/docs/KnowledgeBase/04_layout/2_start-pcbnew.md","sourceDirName":"KnowledgeBase/04_layout","slug":"/KnowledgeBase/layout/start-pcbnew","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/layout/start-pcbnew","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/KnowledgeBase/04_layout/2_start-pcbnew.md","tags":[],"version":"current","sidebarPosition":2,"frontMatter":{},"sidebar":"KnowledgeBaseSidebar","previous":{"title":"Introduction to layout design","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/layout/introduction"},"next":{"title":"Outline and constraints","permalink":"/PCB-Design-with-KiCad/docs/KnowledgeBase/layout/outline-constraints"}}');var s=n(4848),r=n(8453);const a={},i="Start Pcbnew, import footprints",c={},d=[];function u(e){const t={h1:"h1",header:"header",...(0,r.R)(),...e.components};return(0,s.jsx)(t.header,{children:(0,s.jsx)(t.h1,{id:"start-pcbnew-import-footprints",children:"Start Pcbnew, import footprints"})})}function l(e={}){const{wrapper:t}={...(0,r.R)(),...e.components};return t?(0,s.jsx)(t,{...e,children:(0,s.jsx)(u,{...e})}):u(e)}},8453:(e,t,n)=>{n.d(t,{R:()=>a,x:()=>i});var o=n(6540);const s={},r=o.createContext(s);function a(e){const t=o.useContext(r);return o.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function i(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:a(e.components),o.createElement(r.Provider,{value:t},e.children)}}}]);