{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677650198383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677650198384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 13:56:38 2023 " "Processing started: Wed Mar 01 13:56:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677650198384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677650198384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677650198384 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677650199503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test02.v 1 1 " "Found 1 design units, including 1 entities, in source file test02.v" { { "Info" "ISGN_ENTITY_NAME" "1 test02 " "Found entity 1: test02" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan.v 1 1 " "Found 1 design units, including 1 entities, in source file scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan " "Found entity 1: scan" {  } { { "scan.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pretime.v 1 1 " "Found 1 design units, including 1 entities, in source file pretime.v" { { "Info" "ISGN_ENTITY_NAME" "1 pretime " "Found entity 1: pretime" {  } { { "pretime.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/pretime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighter.v 1 1 " "Found 1 design units, including 1 entities, in source file lighter.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanner " "Found entity 1: scanner" {  } { { "lighter.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/lighter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzz.v 1 1 " "Found 1 design units, including 1 entities, in source file buzz.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzz " "Found entity 1: buzz" {  } { { "buzz.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/buzz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test02a.v 1 1 " "Found 1 design units, including 1 entities, in source file test02a.v" { { "Info" "ISGN_ENTITY_NAME" "1 test02A " "Found entity 1: test02A" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scana.v 1 1 " "Found 1 design units, including 1 entities, in source file scana.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanA " "Found entity 1: scanA" {  } { { "scanA.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scanA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leda.v 1 1 " "Found 1 design units, including 1 entities, in source file leda.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDA " "Found entity 1: LEDA" {  } { { "LEDA.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/LEDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199705 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(2) " "Verilog Module Declaration warning at top.v(2): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 2 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650199713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650199714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650199714 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(48) " "Verilog HDL Instantiation warning at top.v(48): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199717 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(50) " "Verilog HDL Instantiation warning at top.v(50): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199717 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(52) " "Verilog HDL Instantiation warning at top.v(52): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199717 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(54) " "Verilog HDL Instantiation warning at top.v(54): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199718 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(56) " "Verilog HDL Instantiation warning at top.v(56): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199718 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(57) " "Verilog HDL Instantiation warning at top.v(57): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199718 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(58) " "Verilog HDL Instantiation warning at top.v(58): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199718 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(60) " "Verilog HDL Instantiation warning at top.v(60): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199718 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(61) " "Verilog HDL Instantiation warning at top.v(61): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199718 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(62) " "Verilog HDL Instantiation warning at top.v(62): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677650199718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677650199850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_3\"" {  } { { "top.v" "comb_3" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pretime pretime:comb_4 " "Elaborating entity \"pretime\" for hierarchy \"pretime:comb_4\"" {  } { { "top.v" "comb_4" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pretime.v(33) " "Verilog HDL assignment warning at pretime.v(33): truncated value with size 32 to match size of target (6)" {  } { { "pretime.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/pretime.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199882 "|top|pretime:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:comb_5 " "Elaborating entity \"main\" for hierarchy \"main:comb_5\"" {  } { { "top.v" "comb_5" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(69) " "Verilog HDL assignment warning at main.v(69): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(71) " "Verilog HDL assignment warning at main.v(71): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(73) " "Verilog HDL assignment warning at main.v(73): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset main.v(100) " "Verilog HDL Always Construct warning at main.v(100): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop main.v(101) " "Verilog HDL Always Construct warning at main.v(101): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(104) " "Verilog HDL Always Construct warning at main.v(104): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(104) " "Verilog HDL Always Construct warning at main.v(104): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y main.v(104) " "Verilog HDL Always Construct warning at main.v(104): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(104) " "Verilog HDL Always Construct warning at main.v(104): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(105) " "Verilog HDL Always Construct warning at main.v(105): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(105) " "Verilog HDL Always Construct warning at main.v(105): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(105) " "Verilog HDL Always Construct warning at main.v(105): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199887 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(106) " "Verilog HDL Always Construct warning at main.v(106): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(106) " "Verilog HDL Always Construct warning at main.v(106): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(106) " "Verilog HDL Always Construct warning at main.v(106): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(107) " "Verilog HDL Always Construct warning at main.v(107): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(107) " "Verilog HDL Always Construct warning at main.v(107): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y main.v(107) " "Verilog HDL Always Construct warning at main.v(107): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(107) " "Verilog HDL Always Construct warning at main.v(107): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(109) " "Verilog HDL Always Construct warning at main.v(109): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(109) " "Verilog HDL Always Construct warning at main.v(109): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(109) " "Verilog HDL Always Construct warning at main.v(109): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_state main.v(99) " "Verilog HDL Always Construct warning at main.v(99): inferring latch(es) for variable \"n_state\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "turn_out main.v(8) " "Output port \"turn_out\" at main.v(8) has no driver" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "condition main.v(13) " "Output port \"condition\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[0\] main.v(117) " "Inferred latch for \"n_state\[0\]\" at main.v(117)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[1\] main.v(117) " "Inferred latch for \"n_state\[1\]\" at main.v(117)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[2\] main.v(117) " "Inferred latch for \"n_state\[2\]\" at main.v(117)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199888 "|top|main:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzz buzz:comb_6 " "Elaborating entity \"buzz\" for hierarchy \"buzz:comb_6\"" {  } { { "top.v" "comb_6" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan scan:comb_7 " "Elaborating entity \"scan\" for hierarchy \"scan:comb_7\"" {  } { { "top.v" "comb_7" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 scan.v(12) " "Verilog HDL assignment warning at scan.v(12): truncated value with size 32 to match size of target (2)" {  } { { "scan.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scan.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199896 "|top|scan:comb_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 scan.v(19) " "Verilog HDL assignment warning at scan.v(19): truncated value with size 8 to match size of target (2)" {  } { { "scan.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scan.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199896 "|top|scan:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test02 test02:comb_8 " "Elaborating entity \"test02\" for hierarchy \"test02:comb_8\"" {  } { { "top.v" "comb_8" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(13) " "Verilog HDL assignment warning at test02.v(13): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199900 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(14) " "Verilog HDL assignment warning at test02.v(14): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199900 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y test02.v(16) " "Verilog HDL Always Construct warning at test02.v(16): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199900 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y test02.v(18) " "Verilog HDL Always Construct warning at test02.v(18): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199900 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(18) " "Verilog HDL assignment warning at test02.v(18): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199900 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y test02.v(19) " "Verilog HDL Always Construct warning at test02.v(19): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199900 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(19) " "Verilog HDL assignment warning at test02.v(19): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z test02.v(24) " "Verilog HDL Always Construct warning at test02.v(24): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 test02.v(24) " "Verilog HDL assignment warning at test02.v(24): truncated value with size 6 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en test02.v(29) " "Verilog HDL Always Construct warning at test02.v(29): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b test02.v(31) " "Verilog HDL Always Construct warning at test02.v(31): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a test02.v(32) " "Verilog HDL Always Construct warning at test02.v(32): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test02.v(30) " "Verilog HDL Case Statement warning at test02.v(30): incomplete case statement has no default case item" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out test02.v(27) " "Verilog HDL Always Construct warning at test02.v(27): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] test02.v(35) " "Inferred latch for \"out\[0\]\" at test02.v(35)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] test02.v(35) " "Inferred latch for \"out\[1\]\" at test02.v(35)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] test02.v(35) " "Inferred latch for \"out\[2\]\" at test02.v(35)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] test02.v(35) " "Inferred latch for \"out\[3\]\" at test02.v(35)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199901 "|top|test02:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:comb_9 " "Elaborating entity \"LED\" for hierarchy \"LED:comb_9\"" {  } { { "top.v" "comb_9" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanA scanA:comb_10 " "Elaborating entity \"scanA\" for hierarchy \"scanA:comb_10\"" {  } { { "top.v" "comb_10" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 scanA.v(12) " "Verilog HDL assignment warning at scanA.v(12): truncated value with size 32 to match size of target (2)" {  } { { "scanA.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scanA.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199909 "|top|scanA:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 scanA.v(19) " "Verilog HDL assignment warning at scanA.v(19): truncated value with size 8 to match size of target (2)" {  } { { "scanA.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scanA.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199909 "|top|scanA:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test02A test02A:comb_11 " "Elaborating entity \"test02A\" for hierarchy \"test02A:comb_11\"" {  } { { "top.v" "comb_11" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02A.v(9) " "Verilog HDL assignment warning at test02A.v(9): truncated value with size 32 to match size of target (4)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199912 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02A.v(10) " "Verilog HDL assignment warning at test02A.v(10): truncated value with size 32 to match size of target (4)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677650199912 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b test02A.v(15) " "Verilog HDL Always Construct warning at test02A.v(15): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199912 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a test02A.v(16) " "Verilog HDL Always Construct warning at test02A.v(16): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677650199913 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test02A.v(14) " "Verilog HDL Case Statement warning at test02A.v(14): incomplete case statement has no default case item" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1677650199913 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out test02A.v(12) " "Verilog HDL Always Construct warning at test02A.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677650199913 "|top|test02A:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] test02A.v(12) " "Inferred latch for \"out\[0\]\" at test02A.v(12)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199913 "|top|test02A:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] test02A.v(12) " "Inferred latch for \"out\[1\]\" at test02A.v(12)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199913 "|top|test02A:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] test02A.v(12) " "Inferred latch for \"out\[2\]\" at test02A.v(12)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199913 "|top|test02A:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] test02A.v(12) " "Inferred latch for \"out\[3\]\" at test02A.v(12)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677650199913 "|top|test02A:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDA LEDA:comb_12 " "Elaborating entity \"LEDA\" for hierarchy \"LEDA:comb_12\"" {  } { { "top.v" "comb_12" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650199916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "test02A:comb_11\|out\[0\] " "LATCH primitive \"test02A:comb_11\|out\[0\]\" is permanently enabled" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1677650200298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "test02A:comb_11\|out\[1\] " "LATCH primitive \"test02A:comb_11\|out\[1\]\" is permanently enabled" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1677650200298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "test02A:comb_11\|out\[2\] " "LATCH primitive \"test02A:comb_11\|out\[2\]\" is permanently enabled" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1677650200298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "test02A:comb_11\|out\[3\] " "LATCH primitive \"test02A:comb_11\|out\[3\]\" is permanently enabled" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1677650200298 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_8\|Div1\"" {  } { { "test02.v" "Div1" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650200306 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_8\|Div0\"" {  } { { "test02.v" "Div0" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650200306 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_8\|Mod0\"" {  } { { "test02.v" "Mod0" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650200306 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_8\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_8\|Mod1\"" {  } { { "test02.v" "Mod1" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650200306 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02A:comb_11\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02A:comb_11\|Mod0\"" {  } { { "test02A.v" "Mod0" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650200306 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02A:comb_11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02A:comb_11\|Div0\"" {  } { { "test02A.v" "Div0" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650200306 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677650200306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test02:comb_8\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"test02:comb_8\|lpm_divide:Div1\"" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650200386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test02:comb_8\|lpm_divide:Div1 " "Instantiated megafunction \"test02:comb_8\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650200386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650200386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650200386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650200386 ""}  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677650200386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8gm " "Found entity 1: lpm_divide_8gm" {  } { { "db/lpm_divide_8gm.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/lpm_divide_8gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650200456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650200456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650200484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650200484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650200514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650200514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650200588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650200588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650200661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650200661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test02:comb_8\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"test02:comb_8\|lpm_divide:Mod0\"" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650200698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test02:comb_8\|lpm_divide:Mod0 " "Instantiated megafunction \"test02:comb_8\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650200698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650200698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650200698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677650200698 ""}  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677650200698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677650200769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677650200769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:comb_5\|n_state\[1\] " "Latch main:comb_5\|n_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:comb_5\|c_state\[0\] " "Ports D and ENA on the latch are fed by the same signal main:comb_5\|c_state\[0\]" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677650201094 ""}  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677650201094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:comb_5\|n_state\[0\] " "Latch main:comb_5\|n_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:comb_5\|c_state\[2\] " "Ports D and ENA on the latch are fed by the same signal main:comb_5\|c_state\[2\]" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677650201094 ""}  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677650201094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:comb_5\|n_state\[2\] " "Latch main:comb_5\|n_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:comb_5\|c_state\[2\] " "Ports D and ENA on the latch are fed by the same signal main:comb_5\|c_state\[2\]" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 120 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677650201094 ""}  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677650201094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "turn_out\[0\] GND " "Pin \"turn_out\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|turn_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "turn_out\[1\] GND " "Pin \"turn_out\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|turn_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "a\[3\] GND " "Pin \"a\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[0\] GND " "Pin \"condition\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[1\] GND " "Pin \"condition\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[2\] GND " "Pin \"condition\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[3\] GND " "Pin \"condition\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[4\] GND " "Pin \"condition\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[5\] GND " "Pin \"condition\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[6\] GND " "Pin \"condition\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[7\] GND " "Pin \"condition\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[8\] GND " "Pin \"condition\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[9\] GND " "Pin \"condition\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[10\] GND " "Pin \"condition\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[11\] GND " "Pin \"condition\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[12\] GND " "Pin \"condition\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[13\] GND " "Pin \"condition\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[14\] GND " "Pin \"condition\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[15\] GND " "Pin \"condition\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[16\] GND " "Pin \"condition\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[17\] GND " "Pin \"condition\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[18\] GND " "Pin \"condition\[18\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[19\] GND " "Pin \"condition\[19\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[20\] GND " "Pin \"condition\[20\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[21\] GND " "Pin \"condition\[21\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[22\] GND " "Pin \"condition\[22\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[23\] GND " "Pin \"condition\[23\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[24\] GND " "Pin \"condition\[24\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[25\] GND " "Pin \"condition\[25\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[26\] GND " "Pin \"condition\[26\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[27\] GND " "Pin \"condition\[27\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[28\] GND " "Pin \"condition\[28\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[29\] GND " "Pin \"condition\[29\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[30\] GND " "Pin \"condition\[30\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[31\] GND " "Pin \"condition\[31\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677650201345 "|top|condition[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677650201345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677650201477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677650202103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650202103 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rules\[0\] " "No output dependent on input pin \"rules\[0\]\"" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650202201 "|top|rules[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rules\[1\] " "No output dependent on input pin \"rules\[1\]\"" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677650202201 "|top|rules[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677650202201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "628 " "Implemented 628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677650202202 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677650202202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "508 " "Implemented 508 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677650202202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677650202202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677650202240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 13:56:42 2023 " "Processing ended: Wed Mar 01 13:56:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677650202240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677650202240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677650202240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677650202240 ""}
