$date
  Tue Jun 16 15:28:17 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module micro_devs $end
$upscope $end
$scope module basic_devs $end
$upscope $end
$scope module alu_devs $end
$upscope $end
$scope module memory_devs $end
$upscope $end
$scope module acm_sim $end
$var reg 5 ! ideco_bus[4:0] $end
$var reg 1 " clk $end
$var reg 1 # gcm_a $end
$var reg 1 $ gcm_b $end
$var reg 1 % gcm_c $end
$var reg 1 & gcm_d $end
$var reg 5 ' data_a[4:0] $end
$var reg 5 ( data_b[4:0] $end
$var reg 2 ) gcm_count[1:0] $end
$var reg 1 * cout_stage1 $end
$var reg 5 + out_stage1[4:0] $end
$var reg 4 , deco00[3:0] $end
$var reg 4 - deco01[3:0] $end
$var reg 4 . deco02[3:0] $end
$var reg 4 / deco03[3:0] $end
$var reg 4 0 deco04[3:0] $end
$var reg 7 1 display00[6:0] $end
$var reg 7 2 display01[6:0] $end
$var reg 7 3 display02[6:0] $end
$var reg 7 4 display03[6:0] $end
$var reg 7 5 display04[6:0] $end
$scope module gcm_counter $end
$var reg 1 6 clk $end
$var reg 2 7 count[1:0] $end
$var reg 2 8 delta[1:0] $end
$upscope $end
$scope module gcm_dmux $end
$var reg 2 9 sel[1:0] $end
$var reg 1 : src $end
$var reg 1 ; dst00 $end
$var reg 1 < dst01 $end
$var reg 1 = dst02 $end
$var reg 1 > dst03 $end
$upscope $end
$scope module micro_stage1_block $end
$var reg 5 ? ideco_bus[4:0] $end
$var reg 1 @ gcm_b $end
$var reg 1 A gcm_c $end
$var reg 1 B gcm_d $end
$var reg 5 C data_a[4:0] $end
$var reg 5 D data_b[4:0] $end
$var reg 1 E cout_stage1 $end
$var reg 5 F out_stage1[4:0] $end
$var reg 1 G unit_sel $end
$var reg 2 H op_sel[1:0] $end
$var reg 1 I carry_in $end
$var reg 1 J carry_out $end
$var reg 1 K regmux_sel $end
$var reg 2 L bank_enable[1:0] $end
$var reg 5 M regmux_bus[4:0] $end
$var reg 5 N alu_bus[4:0] $end
$var reg 5 O rda_bus[4:0] $end
$var reg 5 P rdb_bus[4:0] $end
$var reg 5 Q acc_bus[4:0] $end
$var reg 5 R acm_bus[4:0] $end
$scope module regmux $end
$var reg 1 S sel $end
$var reg 5 T src00[4:0] $end
$var reg 5 U src01[4:0] $end
$var reg 5 V dst[4:0] $end
$upscope $end
$scope module alu $end
$var reg 1 W unit_sel $end
$var reg 2 X op_sel[1:0] $end
$var reg 1 Y ci $end
$var reg 5 Z a[4:0] $end
$var reg 5 [ b[4:0] $end
$var reg 1 \ co $end
$var reg 5 ] s[4:0] $end
$var reg 4 ^ a_mag[3:0] $end
$var reg 1 _ sa $end
$var reg 4 ` b_mag[3:0] $end
$var reg 1 a sb $end
$var reg 4 b logic_unit_output[3:0] $end
$var reg 1 c arith_unit_coutput $end
$var reg 4 d arith_unit_output[3:0] $end
$var reg 1 e sf $end
$scope module arithmetic_unit $end
$var reg 4 f a[3:0] $end
$var reg 4 g b[3:0] $end
$var reg 1 h sa $end
$var reg 1 i sb $end
$var reg 2 j op_sel[1:0] $end
$var reg 1 k ci $end
$var reg 1 l co $end
$var reg 1 m sf $end
$var reg 4 n s[3:0] $end
$var reg 4 o adder_out[3:0] $end
$var reg 1 p adder_cout $end
$var reg 4 q a_prime[3:0] $end
$var reg 4 r b_prime[3:0] $end
$var reg 1 s sab $end
$var reg 1 t ci_prime $end
$var reg 2 u c_prime[1:0] $end
$var reg 1 v co_aux $end
$var reg 1 w fix_aux $end
$scope module operation_control_instance $end
$var reg 1 x sa $end
$var reg 1 y sb $end
$var reg 2 z c[1:0] $end
$var reg 1 { ci $end
$var reg 2 | c_prime[1:0] $end
$var reg 1 } ci_prime $end
$var reg 1 !" sab $end
$upscope $end
$scope module arithmetic_control $end
$var reg 2 "" c[1:0] $end
$var reg 1 #" ci $end
$var reg 4 $" a[3:0] $end
$var reg 4 %" b[3:0] $end
$var reg 4 &" a_prime[3:0] $end
$var reg 4 '" b_prime[3:0] $end
$var reg 1 (" fix_aux $end
$var reg 1 )" is_a $end
$var reg 1 *" is_b $end
$var reg 1 +" are_equal $end
$scope module comparator $end
$var reg 4 ," a[3:0] $end
$var reg 4 -" b[3:0] $end
$var reg 1 ." is_a $end
$var reg 1 /" is_b $end
$var reg 1 0" are_equal $end
$var reg 2 1" a_msb[1:0] $end
$var reg 2 2" b_msb[1:0] $end
$var reg 2 3" a_lsb[1:0] $end
$var reg 2 4" b_lsb[1:0] $end
$var reg 1 5" a_lsbo $end
$var reg 1 6" b_lsbo $end
$var reg 1 7" e_lsbo $end
$var reg 1 8" a_msbo $end
$var reg 1 9" b_msbo $end
$var reg 1 :" e_msbo $end
$scope module msb $end
$var reg 2 ;" a[1:0] $end
$var reg 2 <" b[1:0] $end
$var reg 1 =" is_a $end
$var reg 1 >" is_b $end
$var reg 1 ?" are_equal $end
$upscope $end
$scope module lsb $end
$var reg 2 @" a[1:0] $end
$var reg 2 A" b[1:0] $end
$var reg 1 B" is_a $end
$var reg 1 C" is_b $end
$var reg 1 D" are_equal $end
$upscope $end
$upscope $end
$upscope $end
$scope module full_4bit_adder $end
$var reg 4 E" a[3:0] $end
$var reg 4 F" b[3:0] $end
$var reg 1 G" ci $end
$var reg 1 H" co $end
$var reg 4 I" s[3:0] $end
$var reg 3 J" c[2:0] $end
$scope module adder_a $end
$var reg 1 K" a $end
$var reg 1 L" b $end
$var reg 1 M" ci $end
$var reg 1 N" co $end
$var reg 1 O" s $end
$upscope $end
$scope module adder_b $end
$var reg 1 P" a $end
$var reg 1 Q" b $end
$var reg 1 R" ci $end
$var reg 1 S" co $end
$var reg 1 T" s $end
$upscope $end
$scope module adder_c $end
$var reg 1 U" a $end
$var reg 1 V" b $end
$var reg 1 W" ci $end
$var reg 1 X" co $end
$var reg 1 Y" s $end
$upscope $end
$scope module adder_d $end
$var reg 1 Z" a $end
$var reg 1 [" b $end
$var reg 1 \" ci $end
$var reg 1 ]" co $end
$var reg 1 ^" s $end
$upscope $end
$upscope $end
$scope module sign_control_instance $end
$var reg 2 _" c_prime[1:0] $end
$var reg 1 `" ci_prime $end
$var reg 1 a" sab $end
$var reg 1 b" sf $end
$var reg 1 c" co $end
$upscope $end
$upscope $end
$scope module logic_unit $end
$var reg 4 d" a[3:0] $end
$var reg 4 e" b[3:0] $end
$var reg 2 f" op_sel[1:0] $end
$var reg 1 g" ci $end
$var reg 4 h" s[3:0] $end
$scope module logic_unit_0 $end
$var reg 1 i" a $end
$var reg 1 j" b $end
$var reg 2 k" c[1:0] $end
$var reg 1 l" ci $end
$var reg 1 m" s $end
$upscope $end
$scope module logic_unit_1 $end
$var reg 1 n" a $end
$var reg 1 o" b $end
$var reg 2 p" c[1:0] $end
$var reg 1 q" ci $end
$var reg 1 r" s $end
$upscope $end
$scope module logic_unit_2 $end
$var reg 1 s" a $end
$var reg 1 t" b $end
$var reg 2 u" c[1:0] $end
$var reg 1 v" ci $end
$var reg 1 w" s $end
$upscope $end
$scope module logic_unit_3 $end
$var reg 1 x" a $end
$var reg 1 y" b $end
$var reg 2 z" c[1:0] $end
$var reg 1 {" ci $end
$var reg 1 |" s $end
$upscope $end
$upscope $end
$upscope $end
$scope module rd $end
$var reg 2 }" enable[1:0] $end
$var reg 5 !# reg00[4:0] $end
$var reg 5 "# reg01[4:0] $end
$var reg 5 ## out00[4:0] $end
$var reg 5 $# out01[4:0] $end
$var reg 1 %# enable00 $end
$var reg 1 &# enable01 $end
$scope module reg00_block $end
$var reg 1 '# enable $end
$var reg 5 (# reg[4:0] $end
$var reg 5 )# out_reg[4:0] $end
$scope module ff4_block $end
$var reg 1 *# d $end
$var reg 1 +# enable $end
$var reg 1 ,# q $end
$upscope $end
$scope module ff3_block $end
$var reg 1 -# d $end
$var reg 1 .# enable $end
$var reg 1 /# q $end
$upscope $end
$scope module ff2_block $end
$var reg 1 0# d $end
$var reg 1 1# enable $end
$var reg 1 2# q $end
$upscope $end
$scope module ff1_block $end
$var reg 1 3# d $end
$var reg 1 4# enable $end
$var reg 1 5# q $end
$upscope $end
$scope module ff0_block $end
$var reg 1 6# d $end
$var reg 1 7# enable $end
$var reg 1 8# q $end
$upscope $end
$upscope $end
$scope module reg01_block $end
$var reg 1 9# enable $end
$var reg 5 :# reg[4:0] $end
$var reg 5 ;# out_reg[4:0] $end
$scope module ff4_block $end
$var reg 1 <# d $end
$var reg 1 =# enable $end
$var reg 1 ># q $end
$upscope $end
$scope module ff3_block $end
$var reg 1 ?# d $end
$var reg 1 @# enable $end
$var reg 1 A# q $end
$upscope $end
$scope module ff2_block $end
$var reg 1 B# d $end
$var reg 1 C# enable $end
$var reg 1 D# q $end
$upscope $end
$scope module ff1_block $end
$var reg 1 E# d $end
$var reg 1 F# enable $end
$var reg 1 G# q $end
$upscope $end
$scope module ff0_block $end
$var reg 1 H# d $end
$var reg 1 I# enable $end
$var reg 1 J# q $end
$upscope $end
$upscope $end
$upscope $end
$scope module acc $end
$var reg 1 K# enable $end
$var reg 5 L# reg[4:0] $end
$var reg 5 M# out_reg[4:0] $end
$scope module ff4_block $end
$var reg 1 N# d $end
$var reg 1 O# enable $end
$var reg 1 P# q $end
$upscope $end
$scope module ff3_block $end
$var reg 1 Q# d $end
$var reg 1 R# enable $end
$var reg 1 S# q $end
$upscope $end
$scope module ff2_block $end
$var reg 1 T# d $end
$var reg 1 U# enable $end
$var reg 1 V# q $end
$upscope $end
$scope module ff1_block $end
$var reg 1 W# d $end
$var reg 1 X# enable $end
$var reg 1 Y# q $end
$upscope $end
$scope module ff0_block $end
$var reg 1 Z# d $end
$var reg 1 [# enable $end
$var reg 1 \# q $end
$upscope $end
$upscope $end
$scope module acm $end
$var reg 1 ]# enable $end
$var reg 5 ^# reg[4:0] $end
$var reg 5 _# out_reg[4:0] $end
$scope module ff4_block $end
$var reg 1 `# d $end
$var reg 1 a# enable $end
$var reg 1 b# q $end
$upscope $end
$scope module ff3_block $end
$var reg 1 c# d $end
$var reg 1 d# enable $end
$var reg 1 e# q $end
$upscope $end
$scope module ff2_block $end
$var reg 1 f# d $end
$var reg 1 g# enable $end
$var reg 1 h# q $end
$upscope $end
$scope module ff1_block $end
$var reg 1 i# d $end
$var reg 1 j# enable $end
$var reg 1 k# q $end
$upscope $end
$scope module ff0_block $end
$var reg 1 l# d $end
$var reg 1 m# enable $end
$var reg 1 n# q $end
$upscope $end
$upscope $end
$upscope $end
$scope module data_a_deco47 $end
$var reg 4 o# data_in[3:0] $end
$var reg 7 p# display[6:0] $end
$upscope $end
$scope module data_b_deco47 $end
$var reg 4 q# data_in[3:0] $end
$var reg 7 r# display[6:0] $end
$upscope $end
$scope module instrcn_deco47 $end
$var reg 4 s# data_in[3:0] $end
$var reg 7 t# display[6:0] $end
$upscope $end
$scope module co_deco47 $end
$var reg 4 u# data_in[3:0] $end
$var reg 7 v# display[6:0] $end
$upscope $end
$scope module alu_out_deco47 $end
$var reg 4 w# data_in[3:0] $end
$var reg 7 x# display[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b11111 !
0"
0#
0$
0%
U&
b01000 '
bUUUUU (
bUU )
0*
b0UUUU +
b1000 ,
bUUUU -
b1111 .
b0000 /
bUUUU 0
b0000000 1
b1111111 2
b0111000 3
b0000001 4
b1111111 5
06
bUU 7
b00 8
bUU 9
0:
0;
0<
0=
U>
b11111 ?
0@
0A
UB
b01000 C
bUUUUU D
0E
b0UUUU F
1G
b11 H
1I
0J
1K
b00 L
bUUUUU M
b0UUUU N
bUUUUU O
bUUUUU P
bUUUUU Q
bUUUUU R
1S
bUUUUU T
bUUUUU U
bUUUUU V
1W
b11 X
1Y
bUUUUU Z
bUUUUU [
0\
b0UUUU ]
bUUUU ^
U_
bUUUU `
Ua
bUUUU b
Uc
bUUUU d
Ue
bUUUU f
bUUUU g
Uh
Ui
b11 j
1k
Ul
Um
bUUUU n
bUUUU o
Up
bUUUU q
b0000 r
Us
1t
b1U u
Uv
0w
Ux
Uy
b11 z
1{
b1U |
1}
U!"
b1U ""
1#"
bUUUU $"
bUUUU %"
bUUUU &"
b0000 '"
0("
U)"
U*"
0+"
bUUUU ,"
bUUUU -"
U."
U/"
00"
bUU 1"
bUU 2"
bUU 3"
bUU 4"
U5"
U6"
U7"
U8"
U9"
U:"
bUU ;"
bUU <"
U="
U>"
U?"
bUU @"
bUU A"
UB"
UC"
UD"
bUUUU E"
b0000 F"
1G"
UH"
bUUUU I"
bUUU J"
UK"
0L"
1M"
UN"
UO"
UP"
0Q"
UR"
US"
UT"
UU"
0V"
UW"
UX"
UY"
UZ"
0["
U\"
U]"
U^"
b1U _"
1`"
Ua"
Ub"
Uc"
bUUUU d"
bUUUU e"
b11 f"
1g"
bUUUU h"
Ui"
Uj"
b11 k"
1l"
Um"
Un"
Uo"
b11 p"
1q"
Ur"
Us"
Ut"
b11 u"
1v"
Uw"
Ux"
Uy"
b11 z"
1{"
U|"
b00 }"
b01000 !#
bUUUUU "#
bUUUUU ##
bUUUUU $#
0%#
0&#
0'#
b01000 (#
bUUUUU )#
0*#
0+#
U,#
1-#
0.#
U/#
00#
01#
U2#
03#
04#
U5#
06#
07#
U8#
09#
bUUUUU :#
bUUUUU ;#
U<#
0=#
U>#
U?#
0@#
UA#
UB#
0C#
UD#
UE#
0F#
UG#
UH#
0I#
UJ#
0K#
b0UUUU L#
bUUUUU M#
0N#
0O#
UP#
UQ#
0R#
US#
UT#
0U#
UV#
UW#
0X#
UY#
UZ#
0[#
U\#
U]#
bUUUUU ^#
bUUUUU _#
U`#
Ua#
Ub#
Uc#
Ud#
Ue#
Uf#
Ug#
Uh#
Ui#
Uj#
Uk#
Ul#
Um#
Un#
b1000 o#
b0000000 p#
bUUUU q#
b1111111 r#
b1111 s#
b0111000 t#
b0000 u#
b0000001 v#
bUUUU w#
b1111111 x#
#200000
1"
1#
0&
b00 )
16
b00 7
b01 8
b00 9
1:
1;
0>
0B
0]#
0a#
0d#
0g#
0j#
0m#
#400000
0"
0#
06
0:
0;
#600000
1"
0#
1$
b01 )
b00111 +
b0111 0
b0001111 5
16
b01 7
b10 8
b01 9
1:
0;
1<
1@
b00111 F
b11 L
b00111 N
b01000 O
b01000 Z
b00111 ]
b1000 ^
0_
b0111 b
b1000 f
0h
0x
b1000 $"
b1000 ,"
b10 1"
b00 3"
05"
b10 ;"
b00 @"
0B"
b1000 d"
b0111 h"
0i"
1m"
0n"
1r"
0s"
1w"
1x"
0|"
b11 }"
b01000 ##
1%#
1&#
1'#
b01000 )#
1+#
0,#
1.#
1/#
11#
02#
14#
05#
17#
08#
19#
1=#
1@#
1C#
1F#
1I#
b00111 L#
0Q#
1T#
1W#
1Z#
b0111 w#
b0001111 x#
#800000
0"
0$
06
0:
0<
0@
b00 L
b00 }"
0%#
0&#
0'#
0+#
0.#
01#
04#
07#
09#
0=#
0@#
0C#
0F#
0I#
#1000000
1"
0$
1%
b10 )
16
b10 7
b11 8
b10 9
1:
0<
1=
0@
1A
b00 L
b00111 Q
b00 }"
0%#
0&#
0'#
0+#
0.#
01#
04#
07#
09#
0=#
0@#
0C#
0F#
0I#
1K#
b00111 M#
1O#
0P#
1R#
0S#
1U#
1V#
1X#
1Y#
1[#
1\#
b00111 ^#
0`#
0c#
1f#
1i#
1l#
#1200000
0"
0%
06
0:
0=
0A
0K#
0O#
0R#
0U#
0X#
0[#
#1400000
1"
0%
1&
b11 )
16
b11 7
b00 8
b11 9
1:
0=
1>
0A
1B
b00111 M
b00111 R
b00111 U
b00111 V
b00111 [
b0111 `
0a
1c
b0110 d
0e
b0111 g
0i
1l
0m
b0110 n
b0110 o
1p
b1110 q
b0111 r
0s
b11 u
0v
1w
0y
b11 |
0!"
b11 ""
b0111 %"
b1110 &"
b0111 '"
1("
1)"
0*"
b0111 -"
1."
0/"
b01 2"
b11 4"
16"
07"
18"
09"
0:"
b01 <"
1="
0>"
0?"
b11 A"
1C"
0D"
b1110 E"
b0111 F"
1H"
b0110 I"
b111 J"
0K"
1L"
1N"
0O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1\"
1]"
0^"
b11 _"
0a"
0b"
0c"
b0111 e"
1j"
1o"
1t"
0y"
0K#
0O#
0R#
0U#
0X#
0[#
1]#
b00111 _#
1a#
0b#
1d#
0e#
1g#
1h#
1j#
1k#
1m#
1n#
#1600000
b10000 !
0"
0&
b01101 '
0*
b01111 +
b1101 ,
b0000 .
b0000 /
b1111 0
b1000010 1
b0000001 3
b0000001 4
b0111000 5
06
0:
0>
b10000 ?
0B
b01101 C
0E
b01111 F
0G
b00 H
0I
0J
b01111 N
0W
b00 X
0Y
0\
b01111 ]
b0000 b
0c
b1111 d
b00 j
0k
0l
b1111 n
b1111 o
0p
b1000 q
0t
b00 u
0v
0w
b00 z
0{
b00 |
0}
b00 ""
0#"
b1000 &"
0("
b1000 E"
0G"
0H"
b1111 I"
b000 J"
0M"
0N"
1O"
0P"
0R"
0S"
0U"
0W"
0X"
1Y"
0\"
0]"
1^"
b00 _"
0`"
0c"
b00 f"
0g"
b0000 h"
b00 k"
0l"
0m"
b00 p"
0q"
0r"
b00 u"
0v"
0w"
b00 z"
0{"
b01101 !#
b01101 (#
10#
16#
b01111 L#
1Q#
1T#
1Z#
0]#
0a#
0d#
0g#
0j#
0m#
b1101 o#
b1000010 p#
b0000 s#
b0000001 t#
b0000 u#
b0000001 v#
b1111 w#
b0111000 x#
#1800000
1"
1#
0&
b00 )
16
b00 7
b01 8
b00 9
1:
1;
0>
0B
0]#
0a#
0d#
0g#
0j#
0m#
#2000000
0"
0#
06
0:
0;
#2200000
1"
0#
1$
b01 )
1*
b00100 +
b0001 /
b0100 0
b1001111 4
b1001100 5
16
b01 7
b10 8
b01 9
1:
0;
1<
1@
1E
b00100 F
1J
b11 L
b00100 N
b01101 O
b01101 Z
1\
b00100 ]
b1101 ^
b0101 b
1c
b0100 d
b1101 f
1l
b0100 n
b0100 o
1p
b1101 q
1v
b1101 $"
b1101 &"
b1101 ,"
b11 1"
b01 3"
b11 ;"
b01 @"
b1101 E"
1H"
b0100 I"
b111 J"
1K"
1N"
0O"
1R"
1S"
0T"
1U"
1W"
1X"
1Y"
1\"
1]"
0^"
1c"
b1101 d"
b0101 h"
1i"
1m"
1s"
1w"
b11 }"
b01101 ##
1%#
1&#
1'#
b01101 )#
1+#
1.#
11#
12#
14#
17#
18#
19#
1=#
1@#
1C#
1F#
1I#
b00100 L#
0Q#
1T#
0W#
0Z#
b0001 u#
b1001111 v#
b0100 w#
b1001100 x#
#2400000
0"
0$
06
0:
0<
0@
b00 L
b00 }"
0%#
0&#
0'#
0+#
0.#
01#
04#
07#
09#
0=#
0@#
0C#
0F#
0I#
#2600000
1"
0$
1%
b10 )
16
b10 7
b11 8
b10 9
1:
0<
1=
0@
1A
b00 L
b00100 Q
b00 }"
0%#
0&#
0'#
0+#
0.#
01#
04#
07#
09#
0=#
0@#
0C#
0F#
0I#
1K#
b00100 M#
1O#
1R#
1U#
1X#
0Y#
1[#
0\#
b00100 ^#
0i#
0l#
#2800000
0"
0%
06
0:
0=
0A
0K#
0O#
0R#
0U#
0X#
0[#
#3000000
1"
0%
1&
b11 )
b00001 +
b0001 0
b1001111 5
16
b11 7
b00 8
b11 9
1:
0=
1>
0A
1B
b00001 F
b00100 M
b00001 N
b00100 R
b00100 U
b00100 V
b00100 [
b00001 ]
b0100 `
b0100 b
b0001 d
b0100 g
b0001 n
b0001 o
b0100 r
b0100 %"
b0100 '"
b0100 -"
b00 4"
15"
06"
b00 A"
1B"
0C"
b0100 F"
b0001 I"
b100 J"
0L"
0N"
1O"
0Q"
0R"
0S"
0T"
0W"
0Y"
b0100 e"
b0100 h"
0j"
0m"
0o"
0K#
b00001 L#
0O#
0R#
0T#
0U#
0W#
0X#
1Z#
0[#
1]#
b00100 _#
1a#
1d#
1g#
1j#
0k#
1m#
0n#
b0001 w#
b1001111 x#
#3200000
0"
0&
b00001 '
b0001 ,
b1001111 1
06
0:
0>
0B
b00001 C
b00001 !#
b00001 (#
0-#
00#
0]#
0a#
0d#
0g#
0j#
0m#
b0001 o#
b1001111 p#
#3400000
1"
1#
0&
b00 )
16
b00 7
b01 8
b00 9
1:
1;
0>
0B
0]#
0a#
0d#
0g#
0j#
0m#
#3600000
0"
0#
06
0:
0;
#3800000
1"
0#
1$
b01 )
0*
b00101 +
b0000 /
b0101 0
b0000001 4
b0100100 5
16
b01 7
b10 8
b01 9
1:
0;
1<
1@
0E
b00101 F
0J
b11 L
b00101 N
b00001 O
b00001 Z
0\
b00101 ]
b0001 ^
b0000 b
0c
b0101 d
b0001 f
0l
b0101 n
b0101 o
0p
b0001 q
0v
b0001 $"
b0001 &"
0)"
1*"
b0001 ,"
0."
1/"
b00 1"
08"
19"
b00 ;"
0="
1>"
b0001 E"
0H"
b0101 I"
b000 J"
0U"
0X"
1Y"
0Z"
0\"
0]"
0^"
0c"
b0001 d"
b0000 h"
0s"
0w"
0x"
b11 }"
b00001 ##
1%#
1&#
1'#
b00001 )#
1+#
1.#
0/#
11#
02#
14#
17#
19#
1=#
1@#
1C#
1F#
1I#
b00101 L#
0Q#
1T#
b0000 u#
b0000001 v#
b0101 w#
b0100100 x#
#4000000
0"
0$
06
0:
0<
0@
b00 L
b00 }"
0%#
0&#
0'#
0+#
0.#
01#
04#
07#
09#
0=#
0@#
0C#
0F#
0I#
#4200000
1"
0$
1%
b10 )
16
b10 7
b11 8
b10 9
1:
0<
1=
0@
1A
b00 L
b00101 Q
b00 }"
0%#
0&#
0'#
0+#
0.#
01#
04#
07#
09#
0=#
0@#
0C#
0F#
0I#
1K#
b00101 M#
1O#
1R#
1U#
1X#
1[#
1\#
b00101 ^#
1l#
#4400000
0"
0%
06
0:
0=
0A
0K#
0O#
0R#
0U#
0X#
0[#
#4600000
1"
0%
1&
b11 )
b00110 +
b0110 0
b0100000 5
16
b11 7
b00 8
b11 9
1:
0=
1>
0A
1B
b00110 F
b00101 M
b00110 N
b00101 R
b00101 U
b00101 V
b00101 [
b00110 ]
b0101 `
b0001 b
b0110 d
b0101 g
b0110 n
b0110 o
b0101 r
b0101 %"
b0101 '"
b0101 -"
b01 4"
05"
17"
b01 A"
0B"
1D"
b0101 F"
b0110 I"
b001 J"
1L"
1N"
0O"
1R"
1T"
b0101 e"
b0001 h"
1j"
1m"
0K#
b00110 L#
0O#
0R#
0U#
1W#
0X#
0Z#
0[#
1]#
b00101 _#
1a#
1d#
1g#
1j#
1m#
1n#
b0110 w#
b0100000 x#
#4800000
0"
0&
06
0:
0>
0B
0]#
0a#
0d#
0g#
0j#
0m#
