5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd expand1.vcd -o expand1.cdd -v expand1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" expand1.v 1 21 1
2 1 6 e000e 3 1 4 0 0 b
2 2 6 c000c 1 0 1008 0 0 32 96 11 0 0 0 0 0 0 0
2 3 6 b0010 4 25 1104 1 2 5 34 faa 102
2 4 6 70007 0 1 400 0 0 a
2 5 6 70010 3 35 6 3 4
1 a 3 3000b 1 0 4 0 5 33 aa 2
1 b 4 3000b 1 0 0 0 1 33 2
4 5 f 5 5
3 1 main.$u0 "main.$u0" expand1.v 0 19 1
