{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1766548246003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1766548246003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 24 10:50:44 2025 " "Processing started: Wed Dec 24 10:50:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1766548246003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1766548246003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DMA -c DMA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DMA -c DMA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1766548246003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1766548246826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma.v 1 1 " "Found 1 design units, including 1 entities, in source file dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Found entity 1: DMA" {  } { { "DMA.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/DMA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System/synthesis/System.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_irq_mapper " "Found entity 1: System_irq_mapper" {  } { { "System/synthesis/submodules/System_irq_mapper.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246888 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_rsp_xbar_mux_001 " "Found entity 1: System_rsp_xbar_mux_001" {  } { { "System/synthesis/submodules/System_rsp_xbar_mux_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_rsp_xbar_mux " "Found entity 1: System_rsp_xbar_mux" {  } { { "System/synthesis/submodules/System_rsp_xbar_mux.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_rsp_xbar_demux_001 " "Found entity 1: System_rsp_xbar_demux_001" {  } { { "System/synthesis/submodules/System_rsp_xbar_demux_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_rsp_xbar_demux " "Found entity 1: System_rsp_xbar_demux" {  } { { "System/synthesis/submodules/System_rsp_xbar_demux.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_mux_001 " "Found entity 1: System_cmd_xbar_mux_001" {  } { { "System/synthesis/submodules/System_cmd_xbar_mux_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_mux " "Found entity 1: System_cmd_xbar_mux" {  } { { "System/synthesis/submodules/System_cmd_xbar_mux.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_demux_002 " "Found entity 1: System_cmd_xbar_demux_002" {  } { { "System/synthesis/submodules/System_cmd_xbar_demux_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_demux_001 " "Found entity 1: System_cmd_xbar_demux_001" {  } { { "System/synthesis/submodules/System_cmd_xbar_demux_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_cmd_xbar_demux " "Found entity 1: System_cmd_xbar_demux" {  } { { "System/synthesis/submodules/System_cmd_xbar_demux.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "System/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_id_router_004.sv(48) " "Verilog HDL Declaration information at System_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_id_router_004.sv(49) " "Verilog HDL Declaration information at System_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_id_router_004_default_decode " "Found entity 1: System_id_router_004_default_decode" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246912 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_id_router_004 " "Found entity 2: System_id_router_004" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_id_router_002.sv(48) " "Verilog HDL Declaration information at System_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_id_router_002.sv(49) " "Verilog HDL Declaration information at System_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_id_router_002_default_decode " "Found entity 1: System_id_router_002_default_decode" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246914 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_id_router_002 " "Found entity 2: System_id_router_002" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_id_router_001.sv(48) " "Verilog HDL Declaration information at System_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_id_router_001.sv(49) " "Verilog HDL Declaration information at System_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_id_router_001_default_decode " "Found entity 1: System_id_router_001_default_decode" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246916 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_id_router_001 " "Found entity 2: System_id_router_001" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_id_router.sv(48) " "Verilog HDL Declaration information at System_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_id_router.sv(49) " "Verilog HDL Declaration information at System_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_id_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_id_router_default_decode " "Found entity 1: System_id_router_default_decode" {  } { { "System/synthesis/submodules/System_id_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246918 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_id_router " "Found entity 2: System_id_router" {  } { { "System/synthesis/submodules/System_id_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_addr_router_003.sv(48) " "Verilog HDL Declaration information at System_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_addr_router_003.sv(49) " "Verilog HDL Declaration information at System_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_addr_router_003_default_decode " "Found entity 1: System_addr_router_003_default_decode" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246920 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_addr_router_003 " "Found entity 2: System_addr_router_003" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_addr_router_002.sv(48) " "Verilog HDL Declaration information at System_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_addr_router_002.sv(49) " "Verilog HDL Declaration information at System_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_addr_router_002_default_decode " "Found entity 1: System_addr_router_002_default_decode" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246922 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_addr_router_002 " "Found entity 2: System_addr_router_002" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_addr_router_001.sv(48) " "Verilog HDL Declaration information at System_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_addr_router_001.sv(49) " "Verilog HDL Declaration information at System_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_addr_router_001_default_decode " "Found entity 1: System_addr_router_001_default_decode" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246923 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_addr_router_001 " "Found entity 2: System_addr_router_001" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel System_addr_router.sv(48) " "Verilog HDL Declaration information at System_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel System_addr_router.sv(49) " "Verilog HDL Declaration information at System_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "System/synthesis/submodules/System_addr_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1766548246925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 System_addr_router_default_decode " "Found entity 1: System_addr_router_default_decode" {  } { { "System/synthesis/submodules/System_addr_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246925 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_addr_router " "Found entity 2: System_addr_router" {  } { { "System/synthesis/submodules/System_addr_router.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/dmafinal.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/dmafinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMAFinal " "Found entity 1: DMAFinal" {  } { { "System/synthesis/submodules/DMAFinal.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_slave " "Found entity 1: control_slave" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "System/synthesis/submodules/FIFO.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "System/synthesis/submodules/write_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/write_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_onchip_memory2_1 " "Found entity 1: System_onchip_memory2_1" {  } { { "System/synthesis/submodules/System_onchip_memory2_1.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_jtag_uart_0_sim_scfifo_w " "Found entity 1: System_jtag_uart_0_sim_scfifo_w" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246950 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_jtag_uart_0_scfifo_w " "Found entity 2: System_jtag_uart_0_scfifo_w" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246950 ""} { "Info" "ISGN_ENTITY_NAME" "3 System_jtag_uart_0_sim_scfifo_r " "Found entity 3: System_jtag_uart_0_sim_scfifo_r" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246950 ""} { "Info" "ISGN_ENTITY_NAME" "4 System_jtag_uart_0_scfifo_r " "Found entity 4: System_jtag_uart_0_scfifo_r" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246950 ""} { "Info" "ISGN_ENTITY_NAME" "5 System_jtag_uart_0 " "Found entity 5: System_jtag_uart_0" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_register_bank_a_module " "Found entity 1: System_nios2_qsys_0_register_bank_a_module" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "2 System_nios2_qsys_0_register_bank_b_module " "Found entity 2: System_nios2_qsys_0_register_bank_b_module" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "3 System_nios2_qsys_0_nios2_oci_debug " "Found entity 3: System_nios2_qsys_0_nios2_oci_debug" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "4 System_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: System_nios2_qsys_0_ociram_sp_ram_module" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "5 System_nios2_qsys_0_nios2_ocimem " "Found entity 5: System_nios2_qsys_0_nios2_ocimem" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "6 System_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: System_nios2_qsys_0_nios2_avalon_reg" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "7 System_nios2_qsys_0_nios2_oci_break " "Found entity 7: System_nios2_qsys_0_nios2_oci_break" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "8 System_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: System_nios2_qsys_0_nios2_oci_xbrk" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "9 System_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: System_nios2_qsys_0_nios2_oci_dbrk" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "10 System_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: System_nios2_qsys_0_nios2_oci_itrace" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "11 System_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: System_nios2_qsys_0_nios2_oci_td_mode" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "12 System_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: System_nios2_qsys_0_nios2_oci_dtrace" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "13 System_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: System_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "14 System_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: System_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "15 System_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: System_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "16 System_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: System_nios2_qsys_0_nios2_oci_fifo" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "17 System_nios2_qsys_0_nios2_oci_pib " "Found entity 17: System_nios2_qsys_0_nios2_oci_pib" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "18 System_nios2_qsys_0_nios2_oci_im " "Found entity 18: System_nios2_qsys_0_nios2_oci_im" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "19 System_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: System_nios2_qsys_0_nios2_performance_monitors" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "20 System_nios2_qsys_0_nios2_oci " "Found entity 20: System_nios2_qsys_0_nios2_oci" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""} { "Info" "ISGN_ENTITY_NAME" "21 System_nios2_qsys_0 " "Found entity 21: System_nios2_qsys_0" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: System_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: System_nios2_qsys_0_jtag_debug_module_tck" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: System_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_oci_test_bench " "Found entity 1: System_nios2_qsys_0_oci_test_bench" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_oci_test_bench.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_nios2_qsys_0_test_bench " "Found entity 1: System_nios2_qsys_0_test_bench" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_test_bench.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 System_onchip_memory2_0 " "Found entity 1: System_onchip_memory2_0" {  } { { "System/synthesis/submodules/System_onchip_memory2_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548246972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548246972 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "System_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at System_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1766548246978 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "System_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at System_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1766548246978 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "System_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at System_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1766548246978 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "System_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at System_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1766548246981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DMA " "Elaborating entity \"DMA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1766548247263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System System:u0 " "Elaborating entity \"System\" for hierarchy \"System:u0\"" {  } { { "DMA.v" "u0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/DMA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_onchip_memory2_0 System:u0\|System_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"System_onchip_memory2_0\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\"" {  } { { "System/synthesis/System.v" "onchip_memory2_0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_onchip_memory2_0.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_onchip_memory2_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_onchip_memory2_0.hex " "Parameter \"init_file\" = \"System_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10000 " "Parameter \"maximum_depth\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247311 ""}  } { { "System/synthesis/submodules/System_onchip_memory2_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548247311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_buc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_buc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_buc1 " "Found entity 1: altsyncram_buc1" {  } { { "db/altsyncram_buc1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_buc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_buc1 System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated " "Elaborating entity \"altsyncram_buc1\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\|decode_3oa:decode3 " "Elaborating entity \"decode_3oa\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_buc1.tdf" "decode3" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_buc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\|mux_0kb:mux2 " "Elaborating entity \"mux_0kb\" for hierarchy \"System:u0\|System_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_buc1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_buc1.tdf" "mux2" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_buc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0 System:u0\|System_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"System_nios2_qsys_0\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_test_bench System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_test_bench:the_System_nios2_qsys_0_test_bench " "Elaborating entity \"System_nios2_qsys_0_test_bench\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_test_bench:the_System_nios2_qsys_0_test_bench\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_test_bench" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_register_bank_a_module System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a " "Elaborating entity \"System_nios2_qsys_0_register_bank_a_module\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_register_bank_a" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"System_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247525 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548247525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpg1 " "Found entity 1: altsyncram_lpg1" {  } { { "db/altsyncram_lpg1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_lpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpg1 System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lpg1:auto_generated " "Elaborating entity \"altsyncram_lpg1\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_a_module:System_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_lpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_register_bank_b_module System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b " "Elaborating entity \"System_nios2_qsys_0_register_bank_b_module\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_register_bank_b" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"System_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247603 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548247603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mpg1 " "Found entity 1: altsyncram_mpg1" {  } { { "db/altsyncram_mpg1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_mpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mpg1 System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mpg1:auto_generated " "Elaborating entity \"altsyncram_mpg1\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_register_bank_b_module:System_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_mpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci " "Elaborating entity \"System_nios2_qsys_0_nios2_oci\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_debug System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_debug" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548247690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_debug:the_System_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247691 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548247691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_ocimem System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"System_nios2_qsys_0_nios2_ocimem\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_ocimem" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_ociram_sp_ram_module System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"System_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_ociram_sp_ram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"System_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247704 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548247704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p681 " "Found entity 1: altsyncram_p681" {  } { { "db/altsyncram_p681.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_p681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p681 System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p681:auto_generated " "Elaborating entity \"altsyncram_p681\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_ocimem:the_System_nios2_qsys_0_nios2_ocimem\|System_nios2_qsys_0_ociram_sp_ram_module:System_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p681:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_avalon_reg System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_avalon_reg:the_System_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"System_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_avalon_reg:the_System_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_avalon_reg" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_break System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_break:the_System_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_break\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_break:the_System_nios2_qsys_0_nios2_oci_break\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_break" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_xbrk System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_xbrk:the_System_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_xbrk:the_System_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_xbrk" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_dbrk System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dbrk:the_System_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dbrk:the_System_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_dbrk" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_itrace System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_itrace:the_System_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_itrace:the_System_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_itrace" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_dtrace System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dtrace:the_System_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dtrace:the_System_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_dtrace" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_td_mode System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dtrace:the_System_nios2_qsys_0_nios2_oci_dtrace\|System_nios2_qsys_0_nios2_oci_td_mode:System_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_dtrace:the_System_nios2_qsys_0_nios2_oci_dtrace\|System_nios2_qsys_0_nios2_oci_td_mode:System_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_fifo System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_fifo" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_compute_tm_count System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_compute_tm_count:System_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_compute_tm_count:System_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_fifowp_inc System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_fifowp_inc:System_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_fifowp_inc:System_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_fifocount_inc System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_fifocount_inc:System_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_nios2_oci_fifocount_inc:System_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "System_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_oci_test_bench System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_oci_test_bench:the_System_nios2_qsys_0_oci_test_bench " "Elaborating entity \"System_nios2_qsys_0_oci_test_bench\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_fifo:the_System_nios2_qsys_0_nios2_oci_fifo\|System_nios2_qsys_0_oci_test_bench:the_System_nios2_qsys_0_oci_test_bench\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_oci_test_bench" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_pib System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_pib:the_System_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_pib:the_System_nios2_qsys_0_nios2_oci_pib\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_pib" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_nios2_oci_im System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_im:the_System_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"System_nios2_qsys_0_nios2_oci_im\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_nios2_oci_im:the_System_nios2_qsys_0_nios2_oci_im\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_nios2_oci_im" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_jtag_debug_module_wrapper System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"System_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0.v" "the_System_nios2_qsys_0_jtag_debug_module_wrapper" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_jtag_debug_module_tck System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|System_nios2_qsys_0_jtag_debug_module_tck:the_System_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"System_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|System_nios2_qsys_0_jtag_debug_module_tck:the_System_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_System_nios2_qsys_0_jtag_debug_module_tck" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_nios2_qsys_0_jtag_debug_module_sysclk System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|System_nios2_qsys_0_jtag_debug_module_sysclk:the_System_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"System_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|System_nios2_qsys_0_jtag_debug_module_sysclk:the_System_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_System_nios2_qsys_0_jtag_debug_module_sysclk" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "System_nios2_qsys_0_jtag_debug_module_phy" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247840 ""}  } { { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548247840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"System:u0\|System_nios2_qsys_0:nios2_qsys_0\|System_nios2_qsys_0_nios2_oci:the_System_nios2_qsys_0_nios2_oci\|System_nios2_qsys_0_jtag_debug_module_wrapper:the_System_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:System_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_jtag_uart_0 System:u0\|System_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"System_jtag_uart_0\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\"" {  } { { "System/synthesis/System.v" "jtag_uart_0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_jtag_uart_0_scfifo_w System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w " "Elaborating entity \"System_jtag_uart_0_scfifo_w\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "the_System_jtag_uart_0_scfifo_w" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "wfifo" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247883 ""}  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548247883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548247986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548247986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548247988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548248028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548248028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548248070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548248070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548248111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548248111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_w:the_System_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_jtag_uart_0_scfifo_r System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r " "Elaborating entity \"System_jtag_uart_0_scfifo_r\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|System_jtag_uart_0_scfifo_r:the_System_jtag_uart_0_scfifo_r\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "the_System_jtag_uart_0_scfifo_r" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "System_jtag_uart_0_alt_jtag_atlantic" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548248196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"System:u0\|System_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:System_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248196 ""}  } { { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548248196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_onchip_memory2_1 System:u0\|System_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"System_onchip_memory2_1\" for hierarchy \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\"" {  } { { "System/synthesis/System.v" "onchip_memory2_1" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_onchip_memory2_1.v" "the_altsyncram" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "System/synthesis/submodules/System_onchip_memory2_1.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file System_onchip_memory2_1.hex " "Parameter \"init_file\" = \"System_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248207 ""}  } { { "System/synthesis/submodules/System_onchip_memory2_1.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_onchip_memory2_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548248207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_krc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_krc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_krc1 " "Found entity 1: altsyncram_krc1" {  } { { "db/altsyncram_krc1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_krc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548248250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548248250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_krc1 System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_krc1:auto_generated " "Elaborating entity \"altsyncram_krc1\" for hierarchy \"System:u0\|System_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_krc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMAFinal System:u0\|DMAFinal:dma_0 " "Elaborating entity \"DMAFinal\" for hierarchy \"System:u0\|DMAFinal:dma_0\"" {  } { { "System/synthesis/System.v" "dma_0" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_slave System:u0\|DMAFinal:dma_0\|control_slave:control " "Elaborating entity \"control_slave\" for hierarchy \"System:u0\|DMAFinal:dma_0\|control_slave:control\"" {  } { { "System/synthesis/submodules/DMAFinal.v" "control" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WORD control_slave.v(24) " "Verilog HDL or VHDL warning at control_slave.v(24): object \"WORD\" assigned a value but never read" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1766548248282 "|DMA|System:u0|DMAFinal:dma_0|control_slave:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HW control_slave.v(24) " "Verilog HDL or VHDL warning at control_slave.v(24): object \"HW\" assigned a value but never read" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1766548248282 "|DMA|System:u0|DMAFinal:dma_0|control_slave:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BYTE control_slave.v(24) " "Verilog HDL or VHDL warning at control_slave.v(24): object \"BYTE\" assigned a value but never read" {  } { { "System/synthesis/submodules/control_slave.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/control_slave.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1766548248282 "|DMA|System:u0|DMAFinal:dma_0|control_slave:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master System:u0\|DMAFinal:dma_0\|write_master:wm " "Elaborating entity \"write_master\" for hierarchy \"System:u0\|DMAFinal:dma_0\|write_master:wm\"" {  } { { "System/synthesis/submodules/DMAFinal.v" "wm" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master System:u0\|DMAFinal:dma_0\|read_master:rm " "Elaborating entity \"read_master\" for hierarchy \"System:u0\|DMAFinal:dma_0\|read_master:rm\"" {  } { { "System/synthesis/submodules/DMAFinal.v" "rm" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_master.v(12) " "Verilog HDL assignment warning at read_master.v(12): truncated value with size 32 to match size of target (1)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oFF_data read_master.v(18) " "Verilog HDL Always Construct warning at read_master.v(18): inferring latch(es) for variable \"oFF_data\", which holds its previous value in one or more paths through the always construct" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[0\] read_master.v(20) " "Inferred latch for \"oFF_data\[0\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[1\] read_master.v(20) " "Inferred latch for \"oFF_data\[1\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[2\] read_master.v(20) " "Inferred latch for \"oFF_data\[2\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[3\] read_master.v(20) " "Inferred latch for \"oFF_data\[3\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[4\] read_master.v(20) " "Inferred latch for \"oFF_data\[4\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[5\] read_master.v(20) " "Inferred latch for \"oFF_data\[5\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[6\] read_master.v(20) " "Inferred latch for \"oFF_data\[6\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[7\] read_master.v(20) " "Inferred latch for \"oFF_data\[7\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[8\] read_master.v(20) " "Inferred latch for \"oFF_data\[8\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[9\] read_master.v(20) " "Inferred latch for \"oFF_data\[9\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[10\] read_master.v(20) " "Inferred latch for \"oFF_data\[10\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[11\] read_master.v(20) " "Inferred latch for \"oFF_data\[11\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[12\] read_master.v(20) " "Inferred latch for \"oFF_data\[12\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248290 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[13\] read_master.v(20) " "Inferred latch for \"oFF_data\[13\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[14\] read_master.v(20) " "Inferred latch for \"oFF_data\[14\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[15\] read_master.v(20) " "Inferred latch for \"oFF_data\[15\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[16\] read_master.v(20) " "Inferred latch for \"oFF_data\[16\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[17\] read_master.v(20) " "Inferred latch for \"oFF_data\[17\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[18\] read_master.v(20) " "Inferred latch for \"oFF_data\[18\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[19\] read_master.v(20) " "Inferred latch for \"oFF_data\[19\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[20\] read_master.v(20) " "Inferred latch for \"oFF_data\[20\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[21\] read_master.v(20) " "Inferred latch for \"oFF_data\[21\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[22\] read_master.v(20) " "Inferred latch for \"oFF_data\[22\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[23\] read_master.v(20) " "Inferred latch for \"oFF_data\[23\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[24\] read_master.v(20) " "Inferred latch for \"oFF_data\[24\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[25\] read_master.v(20) " "Inferred latch for \"oFF_data\[25\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[26\] read_master.v(20) " "Inferred latch for \"oFF_data\[26\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[27\] read_master.v(20) " "Inferred latch for \"oFF_data\[27\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[28\] read_master.v(20) " "Inferred latch for \"oFF_data\[28\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[29\] read_master.v(20) " "Inferred latch for \"oFF_data\[29\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248291 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[30\] read_master.v(20) " "Inferred latch for \"oFF_data\[30\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248292 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oFF_data\[31\] read_master.v(20) " "Inferred latch for \"oFF_data\[31\]\" at read_master.v(20)" {  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1766548248292 "|DMA|System:u0|DMAFinal:dma_0|read_master:rm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO System:u0\|DMAFinal:dma_0\|FIFO:fi " "Elaborating entity \"FIFO\" for hierarchy \"System:u0\|DMAFinal:dma_0\|FIFO:fi\"" {  } { { "System/synthesis/submodules/DMAFinal.v" "fi" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/DMAFinal.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(23) " "Verilog HDL assignment warning at FIFO.v(23): truncated value with size 32 to match size of target (8)" {  } { { "System/synthesis/submodules/FIFO.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/FIFO.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766548248295 "|DMA|System:u0|DMAFinal:dma_0|FIFO:fi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.v(35) " "Verilog HDL assignment warning at FIFO.v(35): truncated value with size 32 to match size of target (8)" {  } { { "System/synthesis/submodules/FIFO.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/FIFO.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766548248295 "|DMA|System:u0|DMAFinal:dma_0|FIFO:fi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO.v(41) " "Verilog HDL assignment warning at FIFO.v(41): truncated value with size 32 to match size of target (1)" {  } { { "System/synthesis/submodules/FIFO.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/FIFO.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1766548248295 "|DMA|System:u0|DMAFinal:dma_0|FIFO:fi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator System:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"System:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_instruction_master_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator System:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"System:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_data_master_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator System:u0\|altera_merlin_master_translator:dma_0_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"System:u0\|altera_merlin_master_translator:dma_0_write_translator\"" {  } { { "System/synthesis/System.v" "dma_0_write_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator System:u0\|altera_merlin_master_translator:dma_0_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"System:u0\|altera_merlin_master_translator:dma_0_read_translator\"" {  } { { "System/synthesis/System.v" "dma_0_read_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "System/synthesis/System.v" "onchip_memory2_0_s1_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "System/synthesis/System.v" "onchip_memory2_1_s1_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:dma_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:dma_0_control_translator\"" {  } { { "System/synthesis/System.v" "dma_0_control_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator System:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"System:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "System/synthesis/System.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent System:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"System:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent System:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"System:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent System:u0\|altera_merlin_master_agent:dma_0_write_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"System:u0\|altera_merlin_master_agent:dma_0_write_translator_avalon_universal_master_0_agent\"" {  } { { "System/synthesis/System.v" "dma_0_write_translator_avalon_universal_master_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent System:u0\|altera_merlin_master_agent:dma_0_read_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"System:u0\|altera_merlin_master_agent:dma_0_read_translator_avalon_universal_master_0_agent\"" {  } { { "System/synthesis/System.v" "dma_0_read_translator_avalon_universal_master_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent System:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"System:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor System:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"System:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo System:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"System:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "System/synthesis/System.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router System:u0\|System_addr_router:addr_router " "Elaborating entity \"System_addr_router\" for hierarchy \"System:u0\|System_addr_router:addr_router\"" {  } { { "System/synthesis/System.v" "addr_router" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_default_decode System:u0\|System_addr_router:addr_router\|System_addr_router_default_decode:the_default_decode " "Elaborating entity \"System_addr_router_default_decode\" for hierarchy \"System:u0\|System_addr_router:addr_router\|System_addr_router_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_addr_router.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_001 System:u0\|System_addr_router_001:addr_router_001 " "Elaborating entity \"System_addr_router_001\" for hierarchy \"System:u0\|System_addr_router_001:addr_router_001\"" {  } { { "System/synthesis/System.v" "addr_router_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_001_default_decode System:u0\|System_addr_router_001:addr_router_001\|System_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"System_addr_router_001_default_decode\" for hierarchy \"System:u0\|System_addr_router_001:addr_router_001\|System_addr_router_001_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_addr_router_001.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_002 System:u0\|System_addr_router_002:addr_router_002 " "Elaborating entity \"System_addr_router_002\" for hierarchy \"System:u0\|System_addr_router_002:addr_router_002\"" {  } { { "System/synthesis/System.v" "addr_router_002" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_002_default_decode System:u0\|System_addr_router_002:addr_router_002\|System_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"System_addr_router_002_default_decode\" for hierarchy \"System:u0\|System_addr_router_002:addr_router_002\|System_addr_router_002_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_addr_router_002.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_003 System:u0\|System_addr_router_003:addr_router_003 " "Elaborating entity \"System_addr_router_003\" for hierarchy \"System:u0\|System_addr_router_003:addr_router_003\"" {  } { { "System/synthesis/System.v" "addr_router_003" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_addr_router_003_default_decode System:u0\|System_addr_router_003:addr_router_003\|System_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"System_addr_router_003_default_decode\" for hierarchy \"System:u0\|System_addr_router_003:addr_router_003\|System_addr_router_003_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_addr_router_003.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_addr_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router System:u0\|System_id_router:id_router " "Elaborating entity \"System_id_router\" for hierarchy \"System:u0\|System_id_router:id_router\"" {  } { { "System/synthesis/System.v" "id_router" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_default_decode System:u0\|System_id_router:id_router\|System_id_router_default_decode:the_default_decode " "Elaborating entity \"System_id_router_default_decode\" for hierarchy \"System:u0\|System_id_router:id_router\|System_id_router_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_id_router.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_001 System:u0\|System_id_router_001:id_router_001 " "Elaborating entity \"System_id_router_001\" for hierarchy \"System:u0\|System_id_router_001:id_router_001\"" {  } { { "System/synthesis/System.v" "id_router_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_001_default_decode System:u0\|System_id_router_001:id_router_001\|System_id_router_001_default_decode:the_default_decode " "Elaborating entity \"System_id_router_001_default_decode\" for hierarchy \"System:u0\|System_id_router_001:id_router_001\|System_id_router_001_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_id_router_001.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_002 System:u0\|System_id_router_002:id_router_002 " "Elaborating entity \"System_id_router_002\" for hierarchy \"System:u0\|System_id_router_002:id_router_002\"" {  } { { "System/synthesis/System.v" "id_router_002" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_002_default_decode System:u0\|System_id_router_002:id_router_002\|System_id_router_002_default_decode:the_default_decode " "Elaborating entity \"System_id_router_002_default_decode\" for hierarchy \"System:u0\|System_id_router_002:id_router_002\|System_id_router_002_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_id_router_002.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_004 System:u0\|System_id_router_004:id_router_004 " "Elaborating entity \"System_id_router_004\" for hierarchy \"System:u0\|System_id_router_004:id_router_004\"" {  } { { "System/synthesis/System.v" "id_router_004" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_id_router_004_default_decode System:u0\|System_id_router_004:id_router_004\|System_id_router_004_default_decode:the_default_decode " "Elaborating entity \"System_id_router_004_default_decode\" for hierarchy \"System:u0\|System_id_router_004:id_router_004\|System_id_router_004_default_decode:the_default_decode\"" {  } { { "System/synthesis/submodules/System_id_router_004.sv" "the_default_decode" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller System:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"System:u0\|altera_reset_controller:rst_controller\"" {  } { { "System/synthesis/System.v" "rst_controller" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer System:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"System:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_demux System:u0\|System_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"System_cmd_xbar_demux\" for hierarchy \"System:u0\|System_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "System/synthesis/System.v" "cmd_xbar_demux" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_demux_001 System:u0\|System_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"System_cmd_xbar_demux_001\" for hierarchy \"System:u0\|System_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "System/synthesis/System.v" "cmd_xbar_demux_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_demux_002 System:u0\|System_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"System_cmd_xbar_demux_002\" for hierarchy \"System:u0\|System_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "System/synthesis/System.v" "cmd_xbar_demux_002" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_mux System:u0\|System_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"System_cmd_xbar_mux\" for hierarchy \"System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "System/synthesis/System.v" "cmd_xbar_mux" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "System/synthesis/submodules/System_cmd_xbar_mux.sv" "arb" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"System:u0\|System_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_cmd_xbar_mux_001 System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"System_cmd_xbar_mux_001\" for hierarchy \"System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "System/synthesis/System.v" "cmd_xbar_mux_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "System/synthesis/submodules/System_cmd_xbar_mux_001.sv" "arb" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_cmd_xbar_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"System:u0\|System_cmd_xbar_mux_001:cmd_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_rsp_xbar_demux System:u0\|System_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"System_rsp_xbar_demux\" for hierarchy \"System:u0\|System_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "System/synthesis/System.v" "rsp_xbar_demux" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_rsp_xbar_demux_001 System:u0\|System_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"System_rsp_xbar_demux_001\" for hierarchy \"System:u0\|System_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "System/synthesis/System.v" "rsp_xbar_demux_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_rsp_xbar_mux System:u0\|System_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"System_rsp_xbar_mux\" for hierarchy \"System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "System/synthesis/System.v" "rsp_xbar_mux" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "System/synthesis/submodules/System_rsp_xbar_mux.sv" "arb" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"System:u0\|System_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_rsp_xbar_mux_001 System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"System_rsp_xbar_mux_001\" for hierarchy \"System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "System/synthesis/System.v" "rsp_xbar_mux_001" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "System/synthesis/submodules/System_rsp_xbar_mux_001.sv" "arb" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"System:u0\|System_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "System_irq_mapper System:u0\|System_irq_mapper:irq_mapper " "Elaborating entity \"System_irq_mapper\" for hierarchy \"System:u0\|System_irq_mapper:irq_mapper\"" {  } { { "System/synthesis/System.v" "irq_mapper" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/System.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548248455 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "System:u0\|DMAFinal:dma_0\|FIFO:fi\|buffer_rtl_0 " "Inferred RAM node \"System:u0\|DMAFinal:dma_0\|FIFO:fi\|buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1766548250358 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "System:u0\|DMAFinal:dma_0\|FIFO:fi\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"System:u0\|DMAFinal:dma_0\|FIFO:fi\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1766548251100 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1766548251100 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1766548251100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "System:u0\|DMAFinal:dma_0\|FIFO:fi\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"System:u0\|DMAFinal:dma_0\|FIFO:fi\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "System:u0\|DMAFinal:dma_0\|FIFO:fi\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"System:u0\|DMAFinal:dma_0\|FIFO:fi\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1766548251120 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1766548251120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1rd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1rd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1rd1 " "Found entity 1: altsyncram_1rd1" {  } { { "db/altsyncram_1rd1.tdf" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/db/altsyncram_1rd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1766548251169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1766548251169 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1766548251596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[16\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251695 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[15\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251695 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[14\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251695 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[13\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251695 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[12\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251695 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[11\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251695 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[5\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251696 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[2\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251696 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[1\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251696 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[0\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251696 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[4\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251696 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[3\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251696 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[21\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251696 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[7\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251697 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[6\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251697 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[20\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251697 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[19\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251697 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[18\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251697 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[17\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251697 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[10\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251697 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[9\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251697 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[8\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251697 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[22\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[23\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[24\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[25\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[26\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[27\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[28\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[29\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[30\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[31\] " "Latch System:u0\|DMAFinal:dma_0\|read_master:rm\|oFF_data\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\] " "Ports D and ENA on the latch are fed by the same signal System:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\]" {  } { { "System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_slave_translator.sv" 418 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1766548251698 ""}  } { { "System/synthesis/submodules/read_master.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/read_master.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1766548251698 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3740 -1 0 } } { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 393 -1 0 } } { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 3167 -1 0 } } { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 4133 -1 0 } } { "System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "System/synthesis/submodules/System_jtag_uart_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_jtag_uart_0.v" 348 -1 0 } } { "System/synthesis/submodules/System_nios2_qsys_0.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/System_nios2_qsys_0.v" 599 -1 0 } } { "System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1766548251706 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1766548251706 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1766548253090 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1766548253162 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1766548253162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/users/asus/downloads/quatus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1766548253206 "|DMA|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1766548253206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/output_files/DMA.map.smsg " "Generated suppressed messages file E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/output_files/DMA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1766548253575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1766548254106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1766548254106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2877 " "Implemented 2877 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1766548254318 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1766548254318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2597 " "Implemented 2597 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1766548254318 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1766548254318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1766548254318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1766548254372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 24 10:50:54 2025 " "Processing ended: Wed Dec 24 10:50:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1766548254372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1766548254372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1766548254372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1766548254372 ""}
