// Seed: 3520577986
module module_0 (
    input  tri0  id_0,
    output wire  id_1,
    output logic id_2
);
  always @(id_0 == id_0) begin : LABEL_0
    id_2 <= id_0;
  end
endmodule
module module_1 (
    output uwire id_0
    , id_18,
    input wand id_1,
    input wand id_2,
    input wire id_3,
    input tri id_4,
    output logic id_5
    , id_19,
    output uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    output wand id_11,
    input uwire id_12,
    output uwire id_13,
    input wand id_14,
    input wor id_15,
    output tri id_16
);
  initial id_5 = 1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
