Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 18 23:00:51 2025
| Host         : DESKTOP-3T5D140 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_tb_control_sets_placed.rpt
| Design       : CPU_tb
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1140 |          558 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              61 |           19 |
| Yes          | No                    | No                     |              89 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+------------------------------+------------------------------------+------------------+----------------+
|                      Clock Signal                     |         Enable Signal        |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+------------------------------+------------------------------------+------------------+----------------+
|  CPU/i_decode/uop_reg[3]_11[0]                        |                              |                                    |                1 |              1 |
|  CPU/i_execute/i_dcache/last_clock_state_reg_i_2_n_10 |                              |                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                                  |                              |                                    |                2 |              2 |
|  CPU/i_decode/uop_reg[3]_11[1]                        |                              |                                    |                1 |              3 |
| ~clk2                                                 | CPU/i_decode/p_0_in__0       |                                    |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                                  | program_in                   |                                    |                2 |              5 |
| ~clk2                                                 |                              |                                    |                2 |              8 |
| ~clk2                                                 |                              | CPU/i_execute/i_bcc/global_disable |               11 |             29 |
|  CPU/i_decode/uop_reg[3]_3[0]                         |                              |                                    |               14 |             32 |
|  CPU/i_decode/E[0]                                    |                              |                                    |               14 |             32 |
|  CPU/i_decode/uop_reg[0]_4[0]                         |                              |                                    |               13 |             32 |
|  CPU/i_decode/uop_reg[0]_0[0]                         |                              |                                    |               11 |             32 |
|  CPU/i_decode/uop_reg[0]_1[0]                         |                              |                                    |               15 |             32 |
|  CPU/i_decode/uop_reg[0]_6[0]                         |                              |                                    |               26 |             32 |
|  CPU/i_decode/uop_reg[2]_4[0]                         |                              |                                    |               14 |             32 |
|  CPU/i_decode/uop_reg[2]_6[0]                         |                              |                                    |               14 |             32 |
|  CPU/i_decode/uop_reg[0]_7[0]                         |                              |                                    |               12 |             32 |
|  CPU/i_decode/uop_reg[2]_8[0]                         |                              |                                    |               15 |             32 |
|  CPU/i_decode/uop_reg[2]_5[0]                         |                              |                                    |               17 |             32 |
|  CPU/i_decode/uop_reg[2]_9[0]                         |                              |                                    |               12 |             32 |
|  CPU/i_decode/uop_reg[3]_10[0]                        |                              |                                    |               11 |             32 |
|  CPU/i_decode/uop_reg[2]_7[0]                         |                              |                                    |               14 |             32 |
|  CPU/i_decode/uop_reg[3]_2[0]                         |                              |                                    |               17 |             32 |
|  n_0_555_BUFG                                         |                              |                                    |               24 |             32 |
|  CPU/i_decode/uop_reg[3]_5[0]                         |                              |                                    |               13 |             32 |
|  CPU/i_decode/uop_reg[3]_6[0]                         |                              |                                    |               21 |             32 |
|  CPU/i_decode/uop_reg[0]_3[0]                         |                              |                                    |               24 |             32 |
|  CPU/i_decode/uop_reg[0]_2[0]                         |                              |                                    |               14 |             32 |
|  CPU/i_decode/uop_reg[3]_7[0]                         |                              |                                    |               13 |             32 |
|  CPU/i_decode/uop_reg[3]_8[0]                         |                              |                                    |               14 |             32 |
|  CPU/i_decode/uop_reg[3]_9[0]                         |                              |                                    |               15 |             32 |
|  CLK100MHZ_IBUF_BUFG                                  |                              | PLL/clear                          |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG                                  | download_program_reg_n_10    |                                    |                8 |             32 |
|  CPU/i_decode/uop_reg[0]_5[0]                         |                              |                                    |               11 |             32 |
|  n_2_554_BUFG                                         |                              |                                    |               15 |             32 |
|  n_5_568_BUFG                                         |                              |                                    |               17 |             32 |
|  n_6_550_BUFG                                         |                              |                                    |               21 |             32 |
|  n_8_543_BUFG                                         |                              |                                    |               18 |             32 |
|  n_7_558_BUFG                                         |                              |                                    |               19 |             32 |
|  n_4_1262_BUFG                                        |                              |                                    |               18 |             32 |
|  n_3_1321_BUFG                                        |                              |                                    |               19 |             32 |
|  n_9_1325_BUFG                                        |                              |                                    |               17 |             32 |
|  n_1_1320_BUFG                                        |                              |                                    |               17 |             32 |
| ~clk2                                                 | CPU/i_decode/uop_reg[1]_0[0] |                                    |               19 |             48 |
|  clk2                                                 |                              |                                    |               22 |             69 |
|  CPU/i_execute/i_/regs_reg_r1_0_15_0_5_i_1_n_10       | CPU/i_decode/p_0_in__0       |                                    |               12 |             96 |
+-------------------------------------------------------+------------------------------+------------------------------------+------------------+----------------+


