\chapter{Lab 2: Conditional Assignments} \label{day2}

\section{Seven-segment digit: individual segments}

\lstinputlisting[language=VHDL]{./L2/E1/src/project_2_1.vhd}

\section{Seven-segment digit: hexadecimal number}

\lstinputlisting[language=VHDL]{./L2/E2/src/project_2_2.vhd}

\section{Seven-segment digit: ASCII character}

\lstinputlisting[language=VHDL]{./L2/E3/src/project_2_3_1.vhd}

\lstinputlisting[language=VHDL]{./L2/E3/src/project_2_3_2.vhd}

\section{Priority Encoder}

\lstinputlisting[language=VHDL]{./L2/E4/src/project_2_4.vhd}

\section{Seven-segment digit: mode selection}

\lstinputlisting[language=VHDL]{./L2/E5/src/project_2_5x.vhd}
