// Seed: 131407968
module module_0;
  id_1(
      1, (id_1)
  );
  assign id_1 = id_1;
  supply1 id_2 = 1'b0;
  wire id_3;
  id_4 :
  assert property (@(posedge 1'b0) 1'b0 + 1'h0)
  else;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    input  wire id_2,
    output tri0 id_3,
    input  tri1 id_4,
    output wor  id_5,
    input  tri0 id_6,
    output wor  id_7
);
  wire id_9 = id_4;
  tri1 id_10;
  assign id_3 = 1;
  wire id_11;
  wire id_12;
  always begin : LABEL_0
    id_3  = (1'h0);
    id_10 = id_4;
  end
  assign id_12 = id_12;
  module_0 modCall_1 ();
  wire id_13, id_14, id_15 = id_14;
endmodule
