%TF.GenerationSoftware,KiCad,Pcbnew,(5.1.6-dirty)*%
%TF.CreationDate,2020-08-28T22:36:31+02:00*%
%TF.ProjectId,FD,46442e6b-6963-4616-945f-706362585858,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (5.1.6-dirty)) date 2020-08-28 22:36:31*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10C,0.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11C,0.399500*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12R,1.380000X0.450000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13R,1.550000X1.425000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14R,1.300000X1.650000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,1.900000X1.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16R,1.900000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,0.800000X0.900000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,3.300000X2.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21C,10.160000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22R,1.200000X2.750000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23R,0.300000X1.550000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24R,1.550000X0.300000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25R,2.750000X1.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26R,0.900000X0.800000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27R,0.200000X0.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28R,1.250000X2.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29R,2.100000X1.400000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30R,6.100000X6.100000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31R,0.270000X0.850000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32R,0.850000X0.270000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33R,1.700000X2.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34R,1.060000X0.650000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35R,1.200000X2.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD36R,2.290000X3.000000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD37C,0.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38R,0.780000X0.220000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39R,0.880000X0.220000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40R,1.300000X1.100000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD41R,4.500000X2.000000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD42C,0.450000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD43C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD44C,0.090000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD45C,0.290068*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD46C,0.250000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD47C,0.215900*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,U11,A1*%
%TO.N,/fpga-io/b35_1_N*%
X168510000Y-71520000D03*
%TO.P,U11,A2*%
%TO.N,GND*%
X168510000Y-70520000D03*
%TO.P,U11,A3*%
X168510000Y-69520000D03*
%TO.P,U11,A4*%
%TO.N,Net-(C59-Pad1)*%
X168510000Y-68520000D03*
%TO.P,U11,A5*%
%TO.N,GND*%
X168510000Y-67520000D03*
%TO.P,U11,A6*%
%TO.N,Net-(C61-Pad1)*%
X168510000Y-66520000D03*
%TO.P,U11,A7*%
%TO.N,GND*%
X168510000Y-65520000D03*
%TO.P,U11,A8*%
%TO.N,MGTPRX0_N*%
X168510000Y-64520000D03*
%TO.P,U11,A9*%
%TO.N,GND*%
X168510000Y-63520000D03*
%TO.P,U11,A10*%
%TO.N,MGTPRX2_N*%
X168510000Y-62520000D03*
%TO.P,U11,A11*%
%TO.N,GND*%
X168510000Y-61520000D03*
%TO.P,U11,A12*%
X168510000Y-60520000D03*
%TO.P,U11,A13*%
%TO.N,/fpga-io/b16_10_P*%
X168510000Y-59520000D03*
%TO.P,U11,A14*%
%TO.N,/fpga-io/b16_10_N*%
X168510000Y-58520000D03*
%TO.P,U11,A15*%
%TO.N,/fpga-io/b16_9_P*%
X168510000Y-57520000D03*
%TO.P,U11,A16*%
%TO.N,/fpga-io/b16_9_N*%
X168510000Y-56520000D03*
%TO.P,U11,A17*%
%TO.N,VCCFPGA_S1_VARIABLE_V2*%
X168510000Y-55520000D03*
%TO.P,U11,A18*%
%TO.N,/fpga-io/b16_17_P*%
X168510000Y-54520000D03*
%TO.P,U11,A19*%
%TO.N,/fpga-io/b16_17_N*%
X168510000Y-53520000D03*
%TO.P,U11,A20*%
%TO.N,/fpga-io/b16_16_N*%
X168510000Y-52520000D03*
%TO.P,U11,A21*%
%TO.N,/fpga-io/b16_21_N*%
X168510000Y-51520000D03*
%TO.P,U11,A22*%
%TO.N,GND*%
X168510000Y-50520000D03*
%TO.P,U11,B1*%
%TO.N,/fpga-io/b35_1_P*%
X169510000Y-71520000D03*
%TO.P,U11,B2*%
%TO.N,/fpga-io/b35_2_N*%
X169510000Y-70520000D03*
%TO.P,U11,B3*%
%TO.N,GND*%
X169510000Y-69520000D03*
%TO.P,U11,B4*%
%TO.N,Net-(C53-Pad1)*%
X169510000Y-68520000D03*
%TO.P,U11,B5*%
%TO.N,VCCFPGA_S1_MGT*%
X169510000Y-67520000D03*
%TO.P,U11,B6*%
%TO.N,Net-(C55-Pad1)*%
X169510000Y-66520000D03*
%TO.P,U11,B7*%
%TO.N,VCCFPGA_S1_MGT*%
X169510000Y-65520000D03*
%TO.P,U11,B8*%
%TO.N,MGTPRX0_P*%
X169510000Y-64520000D03*
%TO.P,U11,B9*%
%TO.N,VCCFPGA_S1_MGT*%
X169510000Y-63520000D03*
%TO.P,U11,B10*%
%TO.N,MGTPRX2_P*%
X169510000Y-62520000D03*
%TO.P,U11,B11*%
%TO.N,VCCFPGA_S1_MGT*%
X169510000Y-61520000D03*
%TO.P,U11,B12*%
%TO.N,GND*%
X169510000Y-60520000D03*
%TO.P,U11,B13*%
%TO.N,/fpga-io/b16_8_N*%
X169510000Y-59520000D03*
%TO.P,U11,B14*%
%TO.N,VCCFPGA_S1_VARIABLE_V2*%
X169510000Y-58520000D03*
%TO.P,U11,B15*%
%TO.N,/fpga-io/b16_7_P*%
X169510000Y-57520000D03*
%TO.P,U11,B16*%
%TO.N,/fpga-io/b16_7_N*%
X169510000Y-56520000D03*
%TO.P,U11,B17*%
%TO.N,/fpga-io/b16_11_P*%
X169510000Y-55520000D03*
%TO.P,U11,B18*%
%TO.N,/fpga-io/b16_11_N*%
X169510000Y-54520000D03*
%TO.P,U11,B19*%
%TO.N,GND*%
X169510000Y-53520000D03*
%TO.P,U11,B20*%
%TO.N,/fpga-io/b16_16_P*%
X169510000Y-52520000D03*
%TO.P,U11,B21*%
%TO.N,/fpga-io/b16_21_P*%
X169510000Y-51520000D03*
%TO.P,U11,B22*%
%TO.N,/fpga-io/b16_20_N*%
X169510000Y-50520000D03*
%TO.P,U11,C1*%
%TO.N,VCCFPGA_S1_VARIABLE_V4*%
X170510000Y-71520000D03*
%TO.P,U11,C2*%
%TO.N,/fpga-io/b35_2_P*%
X170510000Y-70520000D03*
%TO.P,U11,C3*%
%TO.N,GND*%
X170510000Y-69520000D03*
%TO.P,U11,C4*%
%TO.N,VCCFPGA_S1_MGT*%
X170510000Y-68520000D03*
%TO.P,U11,C5*%
%TO.N,Net-(C60-Pad1)*%
X170510000Y-67520000D03*
%TO.P,U11,C6*%
%TO.N,GND*%
X170510000Y-66520000D03*
%TO.P,U11,C7*%
%TO.N,Net-(C62-Pad1)*%
X170510000Y-65520000D03*
%TO.P,U11,C8*%
%TO.N,VCCFPGA_S1_MGT*%
X170510000Y-64520000D03*
%TO.P,U11,C9*%
%TO.N,MGTPRX3_N*%
X170510000Y-63520000D03*
%TO.P,U11,C10*%
%TO.N,GND*%
X170510000Y-62520000D03*
%TO.P,U11,C11*%
%TO.N,MGTPRX1_N*%
X170510000Y-61520000D03*
%TO.P,U11,C12*%
%TO.N,GND*%
X170510000Y-60520000D03*
%TO.P,U11,C13*%
%TO.N,/fpga-io/b16_8_P*%
X170510000Y-59520000D03*
%TO.P,U11,C14*%
%TO.N,/fpga-io/b16_3_P*%
X170510000Y-58520000D03*
%TO.P,U11,C15*%
%TO.N,/fpga-io/b16_3_N*%
X170510000Y-57520000D03*
%TO.P,U11,C16*%
%TO.N,GND*%
X170510000Y-56520000D03*
%TO.P,U11,C17*%
%TO.N,/fpga-io/b16_12_N*%
X170510000Y-55520000D03*
%TO.P,U11,C18*%
%TO.N,/fpga-io/b16_13_P*%
X170510000Y-54520000D03*
%TO.P,U11,C19*%
%TO.N,/fpga-io/b16_13_N*%
X170510000Y-53520000D03*
%TO.P,U11,C20*%
%TO.N,VCCFPGA_S1_VREF_V2*%
X170510000Y-52520000D03*
%TO.P,U11,C21*%
%TO.N,VCCFPGA_S1_VARIABLE_V2*%
X170510000Y-51520000D03*
%TO.P,U11,C22*%
%TO.N,/fpga-io/b16_20_P*%
X170510000Y-50520000D03*
%TO.P,U11,D1*%
%TO.N,/fpga-io/b35_3_N*%
X171510000Y-71520000D03*
%TO.P,U11,D2*%
%TO.N,/fpga-io/b35_4_N*%
X171510000Y-70520000D03*
%TO.P,U11,D3*%
%TO.N,GND*%
X171510000Y-69520000D03*
%TO.P,U11,D4*%
X171510000Y-68520000D03*
%TO.P,U11,D5*%
%TO.N,Net-(C54-Pad1)*%
X171510000Y-67520000D03*
%TO.P,U11,D6*%
%TO.N,VCCBRAM*%
X171510000Y-66520000D03*
%TO.P,U11,D7*%
%TO.N,Net-(C56-Pad1)*%
X171510000Y-65520000D03*
%TO.P,U11,D8*%
%TO.N,GND*%
X171510000Y-64520000D03*
%TO.P,U11,D9*%
%TO.N,MGTPRX3_P*%
X171510000Y-63520000D03*
%TO.P,U11,D10*%
%TO.N,VCCBRAM*%
X171510000Y-62520000D03*
%TO.P,U11,D11*%
%TO.N,MGTPRX1_P*%
X171510000Y-61520000D03*
%TO.P,U11,D12*%
%TO.N,GND*%
X171510000Y-60520000D03*
%TO.P,U11,D13*%
X171510000Y-59520000D03*
%TO.P,U11,D14*%
%TO.N,Net-(J28-Pad35)*%
X171510000Y-58520000D03*
%TO.P,U11,D15*%
%TO.N,VCCFPGA_S1_VREF_V2*%
X171510000Y-57520000D03*
%TO.P,U11,D16*%
%TO.N,/fpga-io/b16_5_N*%
X171510000Y-56520000D03*
%TO.P,U11,D17*%
%TO.N,/fpga-io/b16_12_P*%
X171510000Y-55520000D03*
%TO.P,U11,D18*%
%TO.N,VCCFPGA_S1_VARIABLE_V2*%
X171510000Y-54520000D03*
%TO.P,U11,D19*%
%TO.N,/fpga-io/b16_14_N*%
X171510000Y-53520000D03*
%TO.P,U11,D20*%
%TO.N,Net-(J28-Pad45)*%
X171510000Y-52520000D03*
%TO.P,U11,D21*%
%TO.N,/fpga-io/b16_23_N*%
X171510000Y-51520000D03*
%TO.P,U11,D22*%
%TO.N,/fpga-io/b16_22_N*%
X171510000Y-50520000D03*
%TO.P,U11,E1*%
%TO.N,/fpga-io/b35_3_P*%
X172510000Y-71520000D03*
%TO.P,U11,E2*%
%TO.N,/fpga-io/b35_4_P*%
X172510000Y-70520000D03*
%TO.P,U11,E3*%
%TO.N,VCCFPGA_S1_VREF_V4*%
X172510000Y-69520000D03*
%TO.P,U11,E4*%
%TO.N,GND*%
X172510000Y-68520000D03*
%TO.P,U11,E5*%
X172510000Y-67520000D03*
%TO.P,U11,E6*%
%TO.N,Net-(C63-Pad1)*%
X172510000Y-66520000D03*
%TO.P,U11,E7*%
%TO.N,GND*%
X172510000Y-65520000D03*
%TO.P,U11,E8*%
%TO.N,VCCBRAM*%
X172510000Y-64520000D03*
%TO.P,U11,E9*%
%TO.N,GND*%
X172510000Y-63520000D03*
%TO.P,U11,E10*%
%TO.N,Net-(C64-Pad1)*%
X172510000Y-62520000D03*
%TO.P,U11,E11*%
%TO.N,GND*%
X172510000Y-61520000D03*
%TO.P,U11,E12*%
%TO.N,VCCAUX*%
X172510000Y-60520000D03*
%TO.P,U11,E13*%
%TO.N,/fpga-io/b16_4_P*%
X172510000Y-59520000D03*
%TO.P,U11,E14*%
%TO.N,/fpga-io/b16_4_N*%
X172510000Y-58520000D03*
%TO.P,U11,E15*%
%TO.N,VCCFPGA_S1_VARIABLE_V2*%
X172510000Y-57520000D03*
%TO.P,U11,E16*%
%TO.N,/fpga-io/b16_5_P*%
X172510000Y-56520000D03*
%TO.P,U11,E17*%
%TO.N,/fpga-io/b16_2_N*%
X172510000Y-55520000D03*
%TO.P,U11,E18*%
%TO.N,/fpga-io/b16_15_N*%
X172510000Y-54520000D03*
%TO.P,U11,E19*%
%TO.N,/fpga-io/b16_14_P*%
X172510000Y-53520000D03*
%TO.P,U11,E20*%
%TO.N,GND*%
X172510000Y-52520000D03*
%TO.P,U11,E21*%
%TO.N,/fpga-io/b16_23_P*%
X172510000Y-51520000D03*
%TO.P,U11,E22*%
%TO.N,/fpga-io/b16_22_P*%
X172510000Y-50520000D03*
%TO.P,U11,F1*%
%TO.N,/fpga-io/b35_5_N*%
X173510000Y-71520000D03*
%TO.P,U11,F2*%
%TO.N,VCCFPGA_S1_VARIABLE_V4*%
X173510000Y-70520000D03*
%TO.P,U11,F3*%
%TO.N,Net-(J27-Pad35)*%
X173510000Y-69520000D03*
%TO.P,U11,F4*%
%TO.N,Net-(J27-Pad70)*%
X173510000Y-68520000D03*
%TO.P,U11,F5*%
%TO.N,GND*%
X173510000Y-67520000D03*
%TO.P,U11,F6*%
%TO.N,Net-(C57-Pad1)*%
X173510000Y-66520000D03*
%TO.P,U11,F7*%
%TO.N,VCCBRAM*%
X173510000Y-65520000D03*
%TO.P,U11,F8*%
%TO.N,Net-(R48-Pad2)*%
X173510000Y-64520000D03*
%TO.P,U11,F9*%
%TO.N,VCCBRAM*%
X173510000Y-63520000D03*
%TO.P,U11,F10*%
%TO.N,Net-(C58-Pad1)*%
X173510000Y-62520000D03*
%TO.P,U11,F11*%
%TO.N,GND*%
X173510000Y-61520000D03*
%TO.P,U11,F12*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X173510000Y-60520000D03*
%TO.P,U11,F13*%
%TO.N,/fpga-io/b16_1_P*%
X173510000Y-59520000D03*
%TO.P,U11,F14*%
%TO.N,/fpga-io/b16_1_N*%
X173510000Y-58520000D03*
%TO.P,U11,F15*%
%TO.N,Net-(J28-Pad70)*%
X173510000Y-57520000D03*
%TO.P,U11,F16*%
%TO.N,/fpga-io/b16_2_P*%
X173510000Y-56520000D03*
%TO.P,U11,F17*%
%TO.N,GND*%
X173510000Y-55520000D03*
%TO.P,U11,F18*%
%TO.N,/fpga-io/b16_15_P*%
X173510000Y-54520000D03*
%TO.P,U11,F19*%
%TO.N,/fpga-io/b16_18_P*%
X173510000Y-53520000D03*
%TO.P,U11,F20*%
%TO.N,/fpga-io/b16_18_N*%
X173510000Y-52520000D03*
%TO.P,U11,F21*%
%TO.N,Net-(J28-Pad38)*%
X173510000Y-51520000D03*
%TO.P,U11,F22*%
%TO.N,VCCFPGA_S1_VARIABLE_V2*%
X173510000Y-50520000D03*
%TO.P,U11,G1*%
%TO.N,/fpga-io/b35_5_P*%
X174510000Y-71520000D03*
%TO.P,U11,G2*%
%TO.N,/fpga-io/b35_8_N*%
X174510000Y-70520000D03*
%TO.P,U11,G3*%
%TO.N,/fpga-io/b35_11_N*%
X174510000Y-69520000D03*
%TO.P,U11,G4*%
%TO.N,/fpga-io/b35_12_N*%
X174510000Y-68520000D03*
%TO.P,U11,G5*%
%TO.N,GND*%
X174510000Y-67520000D03*
%TO.P,U11,G6*%
X174510000Y-66520000D03*
%TO.P,U11,G7*%
X174510000Y-65520000D03*
%TO.P,U11,G8*%
X174510000Y-64520000D03*
%TO.P,U11,G9*%
X174510000Y-63520000D03*
%TO.P,U11,G10*%
X174510000Y-62520000D03*
%TO.P,U11,G11*%
%TO.N,Net-(R61-Pad2)*%
X174510000Y-61520000D03*
%TO.P,U11,G12*%
%TO.N,GND*%
X174510000Y-60520000D03*
%TO.P,U11,G13*%
%TO.N,/fpga-io/b15_1_N*%
X174510000Y-59520000D03*
%TO.P,U11,G14*%
%TO.N,GND*%
X174510000Y-58520000D03*
%TO.P,U11,G15*%
%TO.N,/fpga-io/b15_2_P*%
X174510000Y-57520000D03*
%TO.P,U11,G16*%
%TO.N,/fpga-io/b15_2_N*%
X174510000Y-56520000D03*
%TO.P,U11,G17*%
%TO.N,/fpga-io/b15_4_P*%
X174510000Y-55520000D03*
%TO.P,U11,G18*%
%TO.N,/fpga-io/b15_4_N*%
X174510000Y-54520000D03*
%TO.P,U11,G19*%
%TO.N,VCCFPGA_S1_VARIABLE_V3*%
X174510000Y-53520000D03*
%TO.P,U11,G20*%
%TO.N,/fpga-io/b15_8_N*%
X174510000Y-52520000D03*
%TO.P,U11,G21*%
%TO.N,Net-(U11-PadG21)*%
X174510000Y-51520000D03*
%TO.P,U11,G22*%
%TO.N,Net-(U11-PadG22)*%
X174510000Y-50520000D03*
%TO.P,U11,H1*%
%TO.N,GND*%
X175510000Y-71520000D03*
%TO.P,U11,H2*%
%TO.N,/fpga-io/b35_8_P*%
X175510000Y-70520000D03*
%TO.P,U11,H3*%
%TO.N,/fpga-io/b35_11_P*%
X175510000Y-69520000D03*
%TO.P,U11,H4*%
%TO.N,/fpga-io/b35_12_P*%
X175510000Y-68520000D03*
%TO.P,U11,H5*%
%TO.N,/fpga-io/b35_10_N*%
X175510000Y-67520000D03*
%TO.P,U11,H6*%
%TO.N,VCCFPGA_S1_VARIABLE_V4*%
X175510000Y-66520000D03*
%TO.P,U11,H7*%
%TO.N,GND*%
X175510000Y-65520000D03*
%TO.P,U11,H8*%
%TO.N,VCCBRAM*%
X175510000Y-64520000D03*
%TO.P,U11,H9*%
%TO.N,GND*%
X175510000Y-63520000D03*
%TO.P,U11,H10*%
%TO.N,VCCBRAM*%
X175510000Y-62520000D03*
%TO.P,U11,H11*%
%TO.N,GND*%
X175510000Y-61520000D03*
%TO.P,U11,H12*%
%TO.N,VCCAUX*%
X175510000Y-60520000D03*
%TO.P,U11,H13*%
%TO.N,/fpga-io/b15_1_P*%
X175510000Y-59520000D03*
%TO.P,U11,H14*%
%TO.N,/fpga-io/b15_3_N*%
X175510000Y-58520000D03*
%TO.P,U11,H15*%
%TO.N,/fpga-io/b15_5_N*%
X175510000Y-57520000D03*
%TO.P,U11,H16*%
%TO.N,VCCFPGA_S1_VARIABLE_V3*%
X175510000Y-56520000D03*
%TO.P,U11,H17*%
%TO.N,Net-(J25-Pad35)*%
X175510000Y-55520000D03*
%TO.P,U11,H18*%
%TO.N,VCCFPGA_S1_VREF_V3*%
X175510000Y-54520000D03*
%TO.P,U11,H19*%
%TO.N,/fpga-io/b15_12_N*%
X175510000Y-53520000D03*
%TO.P,U11,H20*%
%TO.N,/fpga-io/b15_8_P*%
X175510000Y-52520000D03*
%TO.P,U11,H21*%
%TO.N,GND*%
X175510000Y-51520000D03*
%TO.P,U11,H22*%
%TO.N,/fpga-io/b15_7_N*%
X175510000Y-50520000D03*
%TO.P,U11,J1*%
%TO.N,/fpga-io/b35_7_N*%
X176510000Y-71520000D03*
%TO.P,U11,J2*%
%TO.N,/fpga-io/b35_9_N*%
X176510000Y-70520000D03*
%TO.P,U11,J3*%
%TO.N,VCCFPGA_S1_VARIABLE_V4*%
X176510000Y-69520000D03*
%TO.P,U11,J4*%
%TO.N,/fpga-io/b35_13_N*%
X176510000Y-68520000D03*
%TO.P,U11,J5*%
%TO.N,/fpga-io/b35_10_P*%
X176510000Y-67520000D03*
%TO.P,U11,J6*%
%TO.N,/fpga-io/b35_17_N*%
X176510000Y-66520000D03*
%TO.P,U11,J7*%
%TO.N,VCCBRAM*%
X176510000Y-65520000D03*
%TO.P,U11,J8*%
%TO.N,GND*%
X176510000Y-64520000D03*
%TO.P,U11,J9*%
%TO.N,VCCBRAM*%
X176510000Y-63520000D03*
%TO.P,U11,J10*%
%TO.N,GND*%
X176510000Y-62520000D03*
%TO.P,U11,J11*%
%TO.N,VCCBRAM*%
X176510000Y-61520000D03*
%TO.P,U11,J12*%
%TO.N,GND*%
X176510000Y-60520000D03*
%TO.P,U11,J13*%
%TO.N,VCCFPGA_S1_VARIABLE_V3*%
X176510000Y-59520000D03*
%TO.P,U11,J14*%
%TO.N,/fpga-io/b15_3_P*%
X176510000Y-58520000D03*
%TO.P,U11,J15*%
%TO.N,/fpga-io/b15_5_P*%
X176510000Y-57520000D03*
%TO.P,U11,J16*%
%TO.N,Net-(J25-Pad70)*%
X176510000Y-56520000D03*
%TO.P,U11,J17*%
%TO.N,/fpga-io/b15_21_N*%
X176510000Y-55520000D03*
%TO.P,U11,J18*%
%TO.N,GND*%
X176510000Y-54520000D03*
%TO.P,U11,J19*%
%TO.N,/fpga-io/b15_12_P*%
X176510000Y-53520000D03*
%TO.P,U11,J20*%
%TO.N,/fpga-io/b15_11_P*%
X176510000Y-52520000D03*
%TO.P,U11,J21*%
%TO.N,/fpga-io/b15_11_N*%
X176510000Y-51520000D03*
%TO.P,U11,J22*%
%TO.N,/fpga-io/b15_7_P*%
X176510000Y-50520000D03*
%TO.P,U11,K1*%
%TO.N,/fpga-io/b35_7_P*%
X177510000Y-71520000D03*
%TO.P,U11,K2*%
%TO.N,/fpga-io/b35_9_P*%
X177510000Y-70520000D03*
%TO.P,U11,K3*%
%TO.N,/fpga-io/b35_14_N*%
X177510000Y-69520000D03*
%TO.P,U11,K4*%
%TO.N,/fpga-io/b35_13_P*%
X177510000Y-68520000D03*
%TO.P,U11,K5*%
%TO.N,GND*%
X177510000Y-67520000D03*
%TO.P,U11,K6*%
%TO.N,/fpga-io/b35_17_P*%
X177510000Y-66520000D03*
%TO.P,U11,K7*%
%TO.N,GND*%
X177510000Y-65520000D03*
%TO.P,U11,K8*%
%TO.N,VCCBRAM*%
X177510000Y-64520000D03*
%TO.P,U11,K9*%
%TO.N,GND*%
X177510000Y-63520000D03*
%TO.P,U11,K10*%
%TO.N,VCCAUX*%
X177510000Y-62520000D03*
%TO.P,U11,K11*%
%TO.N,GND*%
X177510000Y-61520000D03*
%TO.P,U11,K12*%
%TO.N,VCCAUX*%
X177510000Y-60520000D03*
%TO.P,U11,K13*%
%TO.N,Net-(J25-Pad45)*%
X177510000Y-59520000D03*
%TO.P,U11,K14*%
%TO.N,VCCFPGA_S1_VREF_V3*%
X177510000Y-58520000D03*
%TO.P,U11,K15*%
%TO.N,GND*%
X177510000Y-57520000D03*
%TO.P,U11,K16*%
%TO.N,/fpga-io/b15_23_N*%
X177510000Y-56520000D03*
%TO.P,U11,K17*%
%TO.N,/fpga-io/b15_21_P*%
X177510000Y-55520000D03*
%TO.P,U11,K18*%
%TO.N,/fpga-io/b15_13_P*%
X177510000Y-54520000D03*
%TO.P,U11,K19*%
%TO.N,/fpga-io/b15_13_N*%
X177510000Y-53520000D03*
%TO.P,U11,K20*%
%TO.N,VCCFPGA_S1_VARIABLE_V3*%
X177510000Y-52520000D03*
%TO.P,U11,K21*%
%TO.N,/fpga-io/b15_9_P*%
X177510000Y-51520000D03*
%TO.P,U11,K22*%
%TO.N,/fpga-io/b15_9_N*%
X177510000Y-50520000D03*
%TO.P,U11,L1*%
%TO.N,/fpga-io/b35_15_N*%
X178510000Y-71520000D03*
%TO.P,U11,L2*%
%TO.N,GND*%
X178510000Y-70520000D03*
%TO.P,U11,L3*%
%TO.N,/fpga-io/b35_14_P*%
X178510000Y-69520000D03*
%TO.P,U11,L4*%
%TO.N,/fpga-io/b35_18_N*%
X178510000Y-68520000D03*
%TO.P,U11,L5*%
%TO.N,/fpga-io/b35_18_P*%
X178510000Y-67520000D03*
%TO.P,U11,L6*%
%TO.N,Net-(J27-Pad38)*%
X178510000Y-66520000D03*
%TO.P,U11,L7*%
%TO.N,VCCBRAM*%
X178510000Y-65520000D03*
%TO.P,U11,L8*%
%TO.N,GND*%
X178510000Y-64520000D03*
%TO.P,U11,L9*%
X178510000Y-63520000D03*
%TO.P,U11,L10*%
%TO.N,Net-(R52-Pad2)*%
X178510000Y-62520000D03*
%TO.P,U11,L11*%
%TO.N,VCCBRAM*%
X178510000Y-61520000D03*
%TO.P,U11,L12*%
%TO.N,FLASH_CONFIG_CLK*%
X178510000Y-60520000D03*
%TO.P,U11,L13*%
%TO.N,/fpga-io/b15_20_N*%
X178510000Y-59520000D03*
%TO.P,U11,L14*%
%TO.N,/fpga-io/b15_22_P*%
X178510000Y-58520000D03*
%TO.P,U11,L15*%
%TO.N,/fpga-io/b15_22_N*%
X178510000Y-57520000D03*
%TO.P,U11,L16*%
%TO.N,/fpga-io/b15_23_P*%
X178510000Y-56520000D03*
%TO.P,U11,L17*%
%TO.N,VCCFPGA_S1_VARIABLE_V3*%
X178510000Y-55520000D03*
%TO.P,U11,L18*%
%TO.N,/fpga-io/b15_16_N*%
X178510000Y-54520000D03*
%TO.P,U11,L19*%
%TO.N,/fpga-io/b15_14_P*%
X178510000Y-53520000D03*
%TO.P,U11,L20*%
%TO.N,/fpga-io/b15_14_N*%
X178510000Y-52520000D03*
%TO.P,U11,L21*%
%TO.N,/fpga-io/b15_10_N*%
X178510000Y-51520000D03*
%TO.P,U11,L22*%
%TO.N,GND*%
X178510000Y-50520000D03*
%TO.P,U11,M1*%
%TO.N,/fpga-io/b35_15_P*%
X179510000Y-71520000D03*
%TO.P,U11,M2*%
%TO.N,/fpga-io/b35_16_N*%
X179510000Y-70520000D03*
%TO.P,U11,M3*%
%TO.N,/fpga-io/b35_16_P*%
X179510000Y-69520000D03*
%TO.P,U11,M4*%
%TO.N,VCCFPGA_S1_VARIABLE_V4*%
X179510000Y-68520000D03*
%TO.P,U11,M5*%
%TO.N,/fpga-io/b35_23_N*%
X179510000Y-67520000D03*
%TO.P,U11,M6*%
%TO.N,/fpga-io/b35_23_P*%
X179510000Y-66520000D03*
%TO.P,U11,M7*%
%TO.N,GND*%
X179510000Y-65520000D03*
%TO.P,U11,M8*%
%TO.N,VCCBRAM*%
X179510000Y-64520000D03*
%TO.P,U11,M9*%
%TO.N,Net-(R53-Pad2)*%
X179510000Y-63520000D03*
%TO.P,U11,M10*%
%TO.N,GND*%
X179510000Y-62520000D03*
%TO.P,U11,M11*%
X179510000Y-61520000D03*
%TO.P,U11,M12*%
%TO.N,VCCAUX*%
X179510000Y-60520000D03*
%TO.P,U11,M13*%
%TO.N,/fpga-io/b15_20_P*%
X179510000Y-59520000D03*
%TO.P,U11,M14*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X179510000Y-58520000D03*
%TO.P,U11,M15*%
%TO.N,Net-(U11-PadM15)*%
X179510000Y-57520000D03*
%TO.P,U11,M16*%
%TO.N,Net-(U11-PadM16)*%
X179510000Y-56520000D03*
%TO.P,U11,M17*%
%TO.N,Net-(J25-Pad38)*%
X179510000Y-55520000D03*
%TO.P,U11,M18*%
%TO.N,/fpga-io/b15_16_P*%
X179510000Y-54520000D03*
%TO.P,U11,M19*%
%TO.N,GND*%
X179510000Y-53520000D03*
%TO.P,U11,M20*%
%TO.N,/fpga-io/b15_18_N*%
X179510000Y-52520000D03*
%TO.P,U11,M21*%
%TO.N,/fpga-io/b15_10_P*%
X179510000Y-51520000D03*
%TO.P,U11,M22*%
%TO.N,/fpga-io/b15_15_N*%
X179510000Y-50520000D03*
%TO.P,U11,N1*%
%TO.N,VCCFPGA_S1_VARIABLE_V4*%
X180510000Y-71520000D03*
%TO.P,U11,N2*%
%TO.N,/fpga-io/b35_22_N*%
X180510000Y-70520000D03*
%TO.P,U11,N3*%
%TO.N,VCCFPGA_S1_VREF_V4*%
X180510000Y-69520000D03*
%TO.P,U11,N4*%
%TO.N,Net-(J27-Pad45)*%
X180510000Y-68520000D03*
%TO.P,U11,N5*%
%TO.N,FPGA_SER_RX*%
X180510000Y-67520000D03*
%TO.P,U11,N6*%
%TO.N,GND*%
X180510000Y-66520000D03*
%TO.P,U11,N7*%
%TO.N,VCCBRAM*%
X180510000Y-65520000D03*
%TO.P,U11,N8*%
%TO.N,GND*%
X180510000Y-64520000D03*
%TO.P,U11,N9*%
%TO.N,Net-(U11-PadN9)*%
X180510000Y-63520000D03*
%TO.P,U11,N10*%
%TO.N,Net-(U11-PadN10)*%
X180510000Y-62520000D03*
%TO.P,U11,N11*%
%TO.N,VCCBRAM*%
X180510000Y-61520000D03*
%TO.P,U11,N12*%
%TO.N,Net-(R51-Pad2)*%
X180510000Y-60520000D03*
%TO.P,U11,N13*%
%TO.N,PE_DAS_MGT*%
X180510000Y-59520000D03*
%TO.P,U11,N14*%
%TO.N,PE_NCLKREQ_MGT*%
X180510000Y-58520000D03*
%TO.P,U11,N15*%
%TO.N,PE_PEDET_MGT*%
X180510000Y-57520000D03*
%TO.P,U11,N16*%
%TO.N,GND*%
X180510000Y-56520000D03*
%TO.P,U11,N17*%
%TO.N,Net-(RN6-Pad7)*%
X180510000Y-55520000D03*
%TO.P,U11,N18*%
%TO.N,/fpga-io/b15_17_P*%
X180510000Y-54520000D03*
%TO.P,U11,N19*%
%TO.N,/fpga-io/b15_17_N*%
X180510000Y-53520000D03*
%TO.P,U11,N20*%
%TO.N,/fpga-io/b15_18_P*%
X180510000Y-52520000D03*
%TO.P,U11,N21*%
%TO.N,VCCFPGA_S1_VARIABLE_V3*%
X180510000Y-51520000D03*
%TO.P,U11,N22*%
%TO.N,/fpga-io/b15_15_P*%
X180510000Y-50520000D03*
%TO.P,U11,P1*%
%TO.N,/fpga-io/b35_20_N*%
X181510000Y-71520000D03*
%TO.P,U11,P2*%
%TO.N,/fpga-io/b35_22_P*%
X181510000Y-70520000D03*
%TO.P,U11,P3*%
%TO.N,GND*%
X181510000Y-69520000D03*
%TO.P,U11,P4*%
%TO.N,/fpga-io/b35_21_N*%
X181510000Y-68520000D03*
%TO.P,U11,P5*%
%TO.N,/fpga-io/b35_21_P*%
X181510000Y-67520000D03*
%TO.P,U11,P6*%
%TO.N,FPGA_SER_TX*%
X181510000Y-66520000D03*
%TO.P,U11,P7*%
%TO.N,GND*%
X181510000Y-65520000D03*
%TO.P,U11,P8*%
%TO.N,VCCBRAM*%
X181510000Y-64520000D03*
%TO.P,U11,P9*%
%TO.N,GND*%
X181510000Y-63520000D03*
%TO.P,U11,P10*%
%TO.N,VCCBRAM*%
X181510000Y-62520000D03*
%TO.P,U11,P11*%
%TO.N,GND*%
X181510000Y-61520000D03*
%TO.P,U11,P12*%
%TO.N,VCCAUX*%
X181510000Y-60520000D03*
%TO.P,U11,P13*%
%TO.N,GND*%
X181510000Y-59520000D03*
%TO.P,U11,P14*%
%TO.N,Net-(RN5-Pad6)*%
X181510000Y-58520000D03*
%TO.P,U11,P15*%
%TO.N,Net-(RN6-Pad5)*%
X181510000Y-57520000D03*
%TO.P,U11,P16*%
%TO.N,PE_DEVSLP_MGT*%
X181510000Y-56520000D03*
%TO.P,U11,P17*%
%TO.N,Net-(RN6-Pad6)*%
X181510000Y-55520000D03*
%TO.P,U11,P18*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X181510000Y-54520000D03*
%TO.P,U11,P19*%
%TO.N,Net-(RN7-Pad7)*%
X181510000Y-53520000D03*
%TO.P,U11,P20*%
%TO.N,PE_SUSCLK_MGT*%
X181510000Y-52520000D03*
%TO.P,U11,P21*%
%TO.N,FLASH_CONFIG_IO_2*%
X181510000Y-51520000D03*
%TO.P,U11,P22*%
%TO.N,FLASH_CONFIG_IO_0*%
X181510000Y-50520000D03*
%TO.P,U11,R1*%
%TO.N,/fpga-io/b35_20_P*%
X182510000Y-71520000D03*
%TO.P,U11,R2*%
%TO.N,Net-(U11-PadR2)*%
X182510000Y-70520000D03*
%TO.P,U11,R3*%
%TO.N,DDR_A1*%
X182510000Y-69520000D03*
%TO.P,U11,R4*%
%TO.N,Net-(U11-PadR4)*%
X182510000Y-68520000D03*
%TO.P,U11,R5*%
%TO.N,VCCDDR_1.35V*%
X182510000Y-67520000D03*
%TO.P,U11,R6*%
%TO.N,DDR_TDQS_P*%
X182510000Y-66520000D03*
%TO.P,U11,R7*%
%TO.N,VCCBRAM*%
X182510000Y-65520000D03*
%TO.P,U11,R8*%
%TO.N,GND*%
X182510000Y-64520000D03*
%TO.P,U11,R9*%
%TO.N,VCCBRAM*%
X182510000Y-63520000D03*
%TO.P,U11,R10*%
%TO.N,GND*%
X182510000Y-62520000D03*
%TO.P,U11,R11*%
%TO.N,VCCAUX*%
X182510000Y-61520000D03*
%TO.P,U11,R12*%
%TO.N,GND*%
X182510000Y-60520000D03*
%TO.P,U11,R13*%
%TO.N,Net-(D5-Pad1)*%
X182510000Y-59520000D03*
%TO.P,U11,R14*%
%TO.N,VCCFPGA_S1_VCCO_1.8v*%
X182510000Y-58520000D03*
%TO.P,U11,R15*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X182510000Y-57520000D03*
%TO.P,U11,R16*%
%TO.N,PE_NWAKE_MGT*%
X182510000Y-56520000D03*
%TO.P,U11,R17*%
%TO.N,PE_NRST_MGT*%
X182510000Y-55520000D03*
%TO.P,U11,R18*%
%TO.N,Net-(RN5-Pad5)*%
X182510000Y-54520000D03*
%TO.P,U11,R19*%
%TO.N,Net-(RN7-Pad6)*%
X182510000Y-53520000D03*
%TO.P,U11,R20*%
%TO.N,GND*%
X182510000Y-52520000D03*
%TO.P,U11,R21*%
%TO.N,FLASH_CONFIG_IO_3*%
X182510000Y-51520000D03*
%TO.P,U11,R22*%
%TO.N,FLASH_CONFIG_IO_1*%
X182510000Y-50520000D03*
%TO.P,U11,T1*%
%TO.N,DDR_A8*%
X183510000Y-71520000D03*
%TO.P,U11,T2*%
%TO.N,VCCDDR_1.35V*%
X183510000Y-70520000D03*
%TO.P,U11,T3*%
%TO.N,DDR_A4*%
X183510000Y-69520000D03*
%TO.P,U11,T4*%
%TO.N,Net-(U11-PadT4)*%
X183510000Y-68520000D03*
%TO.P,U11,T5*%
%TO.N,DDR_DQS_P*%
X183510000Y-67520000D03*
%TO.P,U11,T6*%
%TO.N,DDR_TDQS_N*%
X183510000Y-66520000D03*
%TO.P,U11,T7*%
%TO.N,GND*%
X183510000Y-65520000D03*
%TO.P,U11,T8*%
%TO.N,VCCBRAM*%
X183510000Y-64520000D03*
%TO.P,U11,T9*%
%TO.N,GND*%
X183510000Y-63520000D03*
%TO.P,U11,T10*%
%TO.N,VCCBRAM*%
X183510000Y-62520000D03*
%TO.P,U11,T11*%
%TO.N,GND*%
X183510000Y-61520000D03*
%TO.P,U11,T12*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X183510000Y-60520000D03*
%TO.P,U11,T13*%
%TO.N,Net-(D7-Pad1)*%
X183510000Y-59520000D03*
%TO.P,U11,T14*%
%TO.N,Net-(U11-PadT14)*%
X183510000Y-58520000D03*
%TO.P,U11,T15*%
%TO.N,Net-(U11-PadT15)*%
X183510000Y-57520000D03*
%TO.P,U11,T16*%
%TO.N,Net-(U11-PadT16)*%
X183510000Y-56520000D03*
%TO.P,U11,T17*%
%TO.N,GND*%
X183510000Y-55520000D03*
%TO.P,U11,T18*%
%TO.N,Net-(RN6-Pad8)*%
X183510000Y-54520000D03*
%TO.P,U11,T19*%
%TO.N,FLASH_CONFIG_CS*%
X183510000Y-53520000D03*
%TO.P,U11,T20*%
%TO.N,VCCFPGA_S1_VCCO_1.8v*%
X183510000Y-52520000D03*
%TO.P,U11,T21*%
%TO.N,VTRANS_OE*%
X183510000Y-51520000D03*
%TO.P,U11,T22*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X183510000Y-50520000D03*
%TO.P,U11,U1*%
%TO.N,DDR_A14*%
X184510000Y-71520000D03*
%TO.P,U11,U2*%
%TO.N,Net-(U11-PadU2)*%
X184510000Y-70520000D03*
%TO.P,U11,U3*%
%TO.N,DDR_A6*%
X184510000Y-69520000D03*
%TO.P,U11,U4*%
%TO.N,GND*%
X184510000Y-68520000D03*
%TO.P,U11,U5*%
%TO.N,DDR_DQS_N*%
X184510000Y-67520000D03*
%TO.P,U11,U6*%
%TO.N,DDR_CK_P*%
X184510000Y-66520000D03*
%TO.P,U11,U7*%
%TO.N,DDR_DQ3*%
X184510000Y-65520000D03*
%TO.P,U11,U8*%
%TO.N,GND*%
X184510000Y-64520000D03*
%TO.P,U11,U9*%
%TO.N,Net-(J33-Pad3)*%
X184510000Y-63520000D03*
%TO.P,U11,U10*%
%TO.N,Net-(J33-Pad2)*%
X184510000Y-62520000D03*
%TO.P,U11,U11*%
%TO.N,Net-(J33-Pad1)*%
X184510000Y-61520000D03*
%TO.P,U11,U12*%
%TO.N,Net-(R50-Pad2)*%
X184510000Y-60520000D03*
%TO.P,U11,U13*%
%TO.N,Net-(D6-Pad1)*%
X184510000Y-59520000D03*
%TO.P,U11,U14*%
%TO.N,GND*%
X184510000Y-58520000D03*
%TO.P,U11,U15*%
%TO.N,Net-(U11-PadU15)*%
X184510000Y-57520000D03*
%TO.P,U11,U16*%
%TO.N,Net-(U11-PadU16)*%
X184510000Y-56520000D03*
%TO.P,U11,U17*%
%TO.N,Net-(RN5-Pad8)*%
X184510000Y-55520000D03*
%TO.P,U11,U18*%
%TO.N,Net-(RN5-Pad7)*%
X184510000Y-54520000D03*
%TO.P,U11,U19*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X184510000Y-53520000D03*
%TO.P,U11,U20*%
%TO.N,Net-(RN1-Pad5)*%
X184510000Y-52520000D03*
%TO.P,U11,U21*%
%TO.N,Net-(RN7-Pad8)*%
X184510000Y-51520000D03*
%TO.P,U11,U22*%
%TO.N,VCCFPGA_S1_VCCO_1.8v*%
X184510000Y-50520000D03*
%TO.P,U11,V1*%
%TO.N,GND*%
X185510000Y-71520000D03*
%TO.P,U11,V2*%
%TO.N,Net-(U11-PadV2)*%
X185510000Y-70520000D03*
%TO.P,U11,V3*%
%TO.N,VCCDDR_1.35V_VREF*%
X185510000Y-69520000D03*
%TO.P,U11,V4*%
%TO.N,Net-(U11-PadV4)*%
X185510000Y-68520000D03*
%TO.P,U11,V5*%
%TO.N,DDR_CK_N*%
X185510000Y-67520000D03*
%TO.P,U11,V6*%
%TO.N,VCCDDR_1.35V*%
X185510000Y-66520000D03*
%TO.P,U11,V7*%
%TO.N,DDR_DQ2*%
X185510000Y-65520000D03*
%TO.P,U11,V8*%
%TO.N,DDR_DQ5*%
X185510000Y-64520000D03*
%TO.P,U11,V9*%
%TO.N,DDR_DQ1*%
X185510000Y-63520000D03*
%TO.P,U11,V10*%
%TO.N,Net-(U11-PadV10)*%
X185510000Y-62520000D03*
%TO.P,U11,V11*%
%TO.N,GND*%
X185510000Y-61520000D03*
%TO.P,U11,V12*%
%TO.N,Net-(D8-Pad1)*%
X185510000Y-60520000D03*
%TO.P,U11,V13*%
%TO.N,Net-(U11-PadV13)*%
X185510000Y-59520000D03*
%TO.P,U11,V14*%
%TO.N,Net-(U11-PadV14)*%
X185510000Y-58520000D03*
%TO.P,U11,V15*%
%TO.N,Net-(U11-PadV15)*%
X185510000Y-57520000D03*
%TO.P,U11,V16*%
%TO.N,VCCFPGA_S1_VARIABLE_V1*%
X185510000Y-56520000D03*
%TO.P,U11,V17*%
%TO.N,Net-(RN4-Pad8)*%
X185510000Y-55520000D03*
%TO.P,U11,V18*%
%TO.N,Net-(RN3-Pad8)*%
X185510000Y-54520000D03*
%TO.P,U11,V19*%
%TO.N,Net-(RN3-Pad7)*%
X185510000Y-53520000D03*
%TO.P,U11,V20*%
%TO.N,Net-(RN2-Pad8)*%
X185510000Y-52520000D03*
%TO.P,U11,V21*%
%TO.N,GND*%
X185510000Y-51520000D03*
%TO.P,U11,V22*%
%TO.N,Net-(R46-Pad2)*%
X185510000Y-50520000D03*
%TO.P,U11,W1*%
%TO.N,DDR_A15*%
X186510000Y-71520000D03*
%TO.P,U11,W2*%
%TO.N,DDR_BA1*%
X186510000Y-70520000D03*
%TO.P,U11,W3*%
%TO.N,VCCDDR_1.35V*%
X186510000Y-69520000D03*
%TO.P,U11,W4*%
%TO.N,DDR_A11*%
X186510000Y-68520000D03*
%TO.P,U11,W5*%
%TO.N,DDR_A5*%
X186510000Y-67520000D03*
%TO.P,U11,W6*%
%TO.N,DDR_NCAS*%
X186510000Y-66520000D03*
%TO.P,U11,W7*%
%TO.N,VCCDDR_1.35V_VREF*%
X186510000Y-65520000D03*
%TO.P,U11,W8*%
%TO.N,GND*%
X186510000Y-64520000D03*
%TO.P,U11,W9*%
%TO.N,DDR_DQ7*%
X186510000Y-63520000D03*
%TO.P,U11,W10*%
%TO.N,Net-(U11-PadW10)*%
X186510000Y-62520000D03*
%TO.P,U11,W11*%
%TO.N,Net-(U11-PadW11)*%
X186510000Y-61520000D03*
%TO.P,U11,W12*%
%TO.N,Net-(U11-PadW12)*%
X186510000Y-60520000D03*
%TO.P,U11,W13*%
%TO.N,VCCFPGA_S1_VARIABLE_V1*%
X186510000Y-59520000D03*
%TO.P,U11,W14*%
%TO.N,Net-(U11-PadW14)*%
X186510000Y-58520000D03*
%TO.P,U11,W15*%
%TO.N,Net-(U11-PadW15)*%
X186510000Y-57520000D03*
%TO.P,U11,W16*%
%TO.N,Net-(U11-PadW16)*%
X186510000Y-56520000D03*
%TO.P,U11,W17*%
%TO.N,Net-(RN4-Pad7)*%
X186510000Y-55520000D03*
%TO.P,U11,W18*%
%TO.N,GND*%
X186510000Y-54520000D03*
%TO.P,U11,W19*%
%TO.N,FPGA-CLK-100*%
X186510000Y-53520000D03*
%TO.P,U11,W20*%
%TO.N,Net-(RN2-Pad7)*%
X186510000Y-52520000D03*
%TO.P,U11,W21*%
%TO.N,Net-(RN7-Pad5)*%
X186510000Y-51520000D03*
%TO.P,U11,W22*%
%TO.N,Net-(RN8-Pad8)*%
X186510000Y-50520000D03*
%TO.P,U11,Y1*%
%TO.N,DDR_BA0*%
X187510000Y-71520000D03*
%TO.P,U11,Y2*%
%TO.N,DDR_A10*%
X187510000Y-70520000D03*
%TO.P,U11,Y3*%
%TO.N,DDR_BA2*%
X187510000Y-69520000D03*
%TO.P,U11,Y4*%
%TO.N,DDR_A12*%
X187510000Y-68520000D03*
%TO.P,U11,Y5*%
%TO.N,GND*%
X187510000Y-67520000D03*
%TO.P,U11,Y6*%
%TO.N,Net-(U11-PadY6)*%
X187510000Y-66520000D03*
%TO.P,U11,Y7*%
%TO.N,Net-(U11-PadY7)*%
X187510000Y-65520000D03*
%TO.P,U11,Y8*%
%TO.N,DDR_CKE*%
X187510000Y-64520000D03*
%TO.P,U11,Y9*%
%TO.N,DDR_DQ4*%
X187510000Y-63520000D03*
%TO.P,U11,Y10*%
%TO.N,VCCFPGA_S1_VARIABLE_V1*%
X187510000Y-62520000D03*
%TO.P,U11,Y11*%
%TO.N,Net-(U11-PadY11)*%
X187510000Y-61520000D03*
%TO.P,U11,Y12*%
%TO.N,Net-(U11-PadY12)*%
X187510000Y-60520000D03*
%TO.P,U11,Y13*%
%TO.N,Net-(U11-PadY13)*%
X187510000Y-59520000D03*
%TO.P,U11,Y14*%
%TO.N,VCCFPGA_S1_VREF_V1*%
X187510000Y-58520000D03*
%TO.P,U11,Y15*%
%TO.N,GND*%
X187510000Y-57520000D03*
%TO.P,U11,Y16*%
%TO.N,Net-(U11-PadY16)*%
X187510000Y-56520000D03*
%TO.P,U11,Y17*%
%TO.N,Net-(U11-PadY17)*%
X187510000Y-55520000D03*
%TO.P,U11,Y18*%
%TO.N,Net-(RN2-Pad6)*%
X187510000Y-54520000D03*
%TO.P,U11,Y19*%
%TO.N,Net-(RN2-Pad5)*%
X187510000Y-53520000D03*
%TO.P,U11,Y20*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X187510000Y-52520000D03*
%TO.P,U11,Y21*%
%TO.N,Net-(RN8-Pad5)*%
X187510000Y-51520000D03*
%TO.P,U11,Y22*%
%TO.N,Net-(RN1-Pad8)*%
X187510000Y-50520000D03*
%TO.P,U11,AA1*%
%TO.N,DDR_A0*%
X188510000Y-71520000D03*
%TO.P,U11,AA2*%
%TO.N,GND*%
X188510000Y-70520000D03*
%TO.P,U11,AA3*%
%TO.N,DDR_A13*%
X188510000Y-69520000D03*
%TO.P,U11,AA4*%
%TO.N,DDR_NRST*%
X188510000Y-68520000D03*
%TO.P,U11,AA5*%
%TO.N,DDR_A2*%
X188510000Y-67520000D03*
%TO.P,U11,AA6*%
%TO.N,DDR_NCS*%
X188510000Y-66520000D03*
%TO.P,U11,AA7*%
%TO.N,VCCDDR_1.35V*%
X188510000Y-65520000D03*
%TO.P,U11,AA8*%
%TO.N,DDR_DQ6*%
X188510000Y-64520000D03*
%TO.P,U11,AA9*%
%TO.N,Net-(U11-PadAA9)*%
X188510000Y-63520000D03*
%TO.P,U11,AA10*%
%TO.N,Net-(U11-PadAA10)*%
X188510000Y-62520000D03*
%TO.P,U11,AA11*%
%TO.N,Net-(U11-PadAA11)*%
X188510000Y-61520000D03*
%TO.P,U11,AA12*%
%TO.N,GND*%
X188510000Y-60520000D03*
%TO.P,U11,AA13*%
%TO.N,Net-(U11-PadAA13)*%
X188510000Y-59520000D03*
%TO.P,U11,AA14*%
%TO.N,Net-(U11-PadAA14)*%
X188510000Y-58520000D03*
%TO.P,U11,AA15*%
%TO.N,Net-(U11-PadAA15)*%
X188510000Y-57520000D03*
%TO.P,U11,AA16*%
%TO.N,Net-(U11-PadAA16)*%
X188510000Y-56520000D03*
%TO.P,U11,AA17*%
%TO.N,VCCFPGA_S1_VARIABLE_V1*%
X188510000Y-55520000D03*
%TO.P,U11,AA18*%
%TO.N,Net-(RN4-Pad6)*%
X188510000Y-54520000D03*
%TO.P,U11,AA19*%
%TO.N,Net-(RN3-Pad6)*%
X188510000Y-53520000D03*
%TO.P,U11,AA20*%
%TO.N,Net-(RN8-Pad7)*%
X188510000Y-52520000D03*
%TO.P,U11,AA21*%
%TO.N,Net-(RN8-Pad6)*%
X188510000Y-51520000D03*
%TO.P,U11,AA22*%
%TO.N,GND*%
X188510000Y-50520000D03*
%TO.P,U11,AB1*%
%TO.N,DDR_A3*%
X189510000Y-71520000D03*
%TO.P,U11,AB2*%
%TO.N,DDR_A9*%
X189510000Y-70520000D03*
%TO.P,U11,AB3*%
%TO.N,DDR_A7*%
X189510000Y-69520000D03*
%TO.P,U11,AB4*%
%TO.N,VCCDDR_1.35V*%
X189510000Y-68520000D03*
%TO.P,U11,AB5*%
%TO.N,DDR_NWE*%
X189510000Y-67520000D03*
%TO.P,U11,AB6*%
%TO.N,DDR_ODT*%
X189510000Y-66520000D03*
%TO.P,U11,AB7*%
%TO.N,DDR_NRAS*%
X189510000Y-65520000D03*
%TO.P,U11,AB8*%
%TO.N,DDR_DQ0*%
X189510000Y-64520000D03*
%TO.P,U11,AB9*%
%TO.N,GND*%
X189510000Y-63520000D03*
%TO.P,U11,AB10*%
%TO.N,Net-(U11-PadAB10)*%
X189510000Y-62520000D03*
%TO.P,U11,AB11*%
%TO.N,Net-(U11-PadAB11)*%
X189510000Y-61520000D03*
%TO.P,U11,AB12*%
%TO.N,Net-(U11-PadAB12)*%
X189510000Y-60520000D03*
%TO.P,U11,AB13*%
%TO.N,Net-(U11-PadAB13)*%
X189510000Y-59520000D03*
%TO.P,U11,AB14*%
%TO.N,VCCFPGA_S1_VARIABLE_V1*%
X189510000Y-58520000D03*
%TO.P,U11,AB15*%
%TO.N,Net-(U11-PadAB15)*%
X189510000Y-57520000D03*
%TO.P,U11,AB16*%
%TO.N,Net-(U11-PadAB16)*%
X189510000Y-56520000D03*
%TO.P,U11,AB17*%
%TO.N,Net-(U11-PadAB17)*%
X189510000Y-55520000D03*
%TO.P,U11,AB18*%
%TO.N,Net-(RN4-Pad5)*%
X189510000Y-54520000D03*
%TO.P,U11,AB19*%
%TO.N,GND*%
X189510000Y-53520000D03*
%TO.P,U11,AB20*%
%TO.N,Net-(RN3-Pad5)*%
X189510000Y-52520000D03*
%TO.P,U11,AB21*%
%TO.N,Net-(RN1-Pad7)*%
X189510000Y-51520000D03*
%TO.P,U11,AB22*%
%TO.N,Net-(RN1-Pad6)*%
X189510000Y-50520000D03*
%TD*%
D11*
%TO.P,U17,A1*%
%TO.N,GND*%
X205030000Y-62010000D03*
%TO.P,U17,A2*%
%TO.N,VCCDDR_1.35V*%
X205830000Y-62010000D03*
%TO.P,U17,A3*%
%TO.N,Net-(U17-PadA3)*%
X206630000Y-62010000D03*
%TO.P,U17,A7*%
%TO.N,DDR_TDQS_N*%
X209830000Y-62010000D03*
%TO.P,U17,A8*%
%TO.N,GND*%
X210630000Y-62010000D03*
%TO.P,U17,A9*%
%TO.N,VCCDDR_1.35V*%
X211430000Y-62010000D03*
%TO.P,U17,B1*%
%TO.N,GND*%
X205030000Y-62810000D03*
%TO.P,U17,B2*%
X205830000Y-62810000D03*
%TO.P,U17,B3*%
%TO.N,DDR_DQ0*%
X206630000Y-62810000D03*
%TO.P,U17,B7*%
%TO.N,DDR_TDQS_P*%
X209830000Y-62810000D03*
%TO.P,U17,B8*%
%TO.N,GND*%
X210630000Y-62810000D03*
%TO.P,U17,B9*%
%TO.N,VCCDDR_1.35V*%
X211430000Y-62810000D03*
%TO.P,U17,C1*%
X205030000Y-63610000D03*
%TO.P,U17,C2*%
%TO.N,DDR_DQ2*%
X205830000Y-63610000D03*
%TO.P,U17,C3*%
%TO.N,DDR_DQS_P*%
X206630000Y-63610000D03*
%TO.P,U17,C7*%
%TO.N,DDR_DQ1*%
X209830000Y-63610000D03*
%TO.P,U17,C8*%
%TO.N,DDR_DQ3*%
X210630000Y-63610000D03*
%TO.P,U17,C9*%
%TO.N,GND*%
X211430000Y-63610000D03*
%TO.P,U17,D1*%
X205030000Y-64410000D03*
%TO.P,U17,D2*%
%TO.N,DDR_DQ6*%
X205830000Y-64410000D03*
%TO.P,U17,D3*%
%TO.N,DDR_DQS_N*%
X206630000Y-64410000D03*
%TO.P,U17,D7*%
%TO.N,VCCDDR_1.35V*%
X209830000Y-64410000D03*
%TO.P,U17,D8*%
%TO.N,GND*%
X210630000Y-64410000D03*
%TO.P,U17,D9*%
X211430000Y-64410000D03*
%TO.P,U17,E1*%
%TO.N,VCCDDR_1.35V_VREF*%
X205030000Y-65210000D03*
%TO.P,U17,E2*%
%TO.N,VCCDDR_1.35V*%
X205830000Y-65210000D03*
%TO.P,U17,E3*%
%TO.N,DDR_DQ4*%
X206630000Y-65210000D03*
%TO.P,U17,E7*%
%TO.N,DDR_DQ7*%
X209830000Y-65210000D03*
%TO.P,U17,E8*%
%TO.N,DDR_DQ5*%
X210630000Y-65210000D03*
%TO.P,U17,E9*%
%TO.N,VCCDDR_1.35V*%
X211430000Y-65210000D03*
%TO.P,U17,F1*%
%TO.N,Net-(U17-PadF1)*%
X205030000Y-66010000D03*
%TO.P,U17,F2*%
%TO.N,GND*%
X205830000Y-66010000D03*
%TO.P,U17,F3*%
%TO.N,DDR_NRAS*%
X206630000Y-66010000D03*
%TO.P,U17,F7*%
%TO.N,DDR_CK_P*%
X209830000Y-66010000D03*
%TO.P,U17,F8*%
%TO.N,GND*%
X210630000Y-66010000D03*
%TO.P,U17,F9*%
%TO.N,Net-(U17-PadF9)*%
X211430000Y-66010000D03*
%TO.P,U17,G1*%
%TO.N,DDR_ODT*%
X205030000Y-66810000D03*
%TO.P,U17,G2*%
%TO.N,VCCDDR_1.35V*%
X205830000Y-66810000D03*
%TO.P,U17,G3*%
%TO.N,DDR_NCAS*%
X206630000Y-66810000D03*
%TO.P,U17,G7*%
%TO.N,DDR_CK_N*%
X209830000Y-66810000D03*
%TO.P,U17,G8*%
%TO.N,VCCDDR_1.35V*%
X210630000Y-66810000D03*
%TO.P,U17,G9*%
%TO.N,DDR_CKE*%
X211430000Y-66810000D03*
%TO.P,U17,H1*%
%TO.N,Net-(U17-PadH1)*%
X205030000Y-67610000D03*
%TO.P,U17,H2*%
%TO.N,DDR_NCS*%
X205830000Y-67610000D03*
%TO.P,U17,H3*%
%TO.N,DDR_NWE*%
X206630000Y-67610000D03*
%TO.P,U17,H7*%
%TO.N,DDR_A10*%
X209830000Y-67610000D03*
%TO.P,U17,H8*%
%TO.N,Net-(R69-Pad1)*%
X210630000Y-67610000D03*
%TO.P,U17,H9*%
%TO.N,Net-(U17-PadH9)*%
X211430000Y-67610000D03*
%TO.P,U17,J1*%
%TO.N,GND*%
X205030000Y-68410000D03*
%TO.P,U17,J2*%
%TO.N,DDR_BA0*%
X205830000Y-68410000D03*
%TO.P,U17,J3*%
%TO.N,DDR_BA2*%
X206630000Y-68410000D03*
%TO.P,U17,J7*%
%TO.N,DDR_A15*%
X209830000Y-68410000D03*
%TO.P,U17,J8*%
%TO.N,VCCDDR_1.35V_VREF*%
X210630000Y-68410000D03*
%TO.P,U17,J9*%
%TO.N,GND*%
X211430000Y-68410000D03*
%TO.P,U17,K1*%
%TO.N,VCCDDR_1.35V*%
X205030000Y-69210000D03*
%TO.P,U17,K2*%
%TO.N,DDR_A3*%
X205830000Y-69210000D03*
%TO.P,U17,K3*%
%TO.N,DDR_A0*%
X206630000Y-69210000D03*
%TO.P,U17,K7*%
%TO.N,DDR_A12*%
X209830000Y-69210000D03*
%TO.P,U17,K8*%
%TO.N,DDR_BA1*%
X210630000Y-69210000D03*
%TO.P,U17,K9*%
%TO.N,VCCDDR_1.35V*%
X211430000Y-69210000D03*
%TO.P,U17,L1*%
%TO.N,GND*%
X205030000Y-70010000D03*
%TO.P,U17,L2*%
%TO.N,DDR_A5*%
X205830000Y-70010000D03*
%TO.P,U17,L3*%
%TO.N,DDR_A2*%
X206630000Y-70010000D03*
%TO.P,U17,L7*%
%TO.N,DDR_A1*%
X209830000Y-70010000D03*
%TO.P,U17,L8*%
%TO.N,DDR_A4*%
X210630000Y-70010000D03*
%TO.P,U17,L9*%
%TO.N,GND*%
X211430000Y-70010000D03*
%TO.P,U17,M1*%
%TO.N,VCCDDR_1.35V*%
X205030000Y-70810000D03*
%TO.P,U17,M2*%
%TO.N,DDR_A7*%
X205830000Y-70810000D03*
%TO.P,U17,M3*%
%TO.N,DDR_A9*%
X206630000Y-70810000D03*
%TO.P,U17,M7*%
%TO.N,DDR_A11*%
X209830000Y-70810000D03*
%TO.P,U17,M8*%
%TO.N,DDR_A6*%
X210630000Y-70810000D03*
%TO.P,U17,M9*%
%TO.N,VCCDDR_1.35V*%
X211430000Y-70810000D03*
%TO.P,U17,N1*%
%TO.N,GND*%
X205030000Y-71610000D03*
%TO.P,U17,N2*%
%TO.N,DDR_NRST*%
X205830000Y-71610000D03*
%TO.P,U17,N3*%
%TO.N,DDR_A13*%
X206630000Y-71610000D03*
%TO.P,U17,N7*%
%TO.N,DDR_A14*%
X209830000Y-71610000D03*
%TO.P,U17,N8*%
%TO.N,DDR_A8*%
X210630000Y-71610000D03*
%TO.P,U17,N9*%
%TO.N,GND*%
X211430000Y-71610000D03*
%TD*%
D12*
%TO.P,J1,1*%
%TO.N,Net-(J1-Pad1)*%
X243340000Y-151350000D03*
%TO.P,J1,2*%
%TO.N,/usb-interface/D-*%
X243340000Y-150700000D03*
%TO.P,J1,3*%
%TO.N,/usb-interface/D+*%
X243340000Y-150050000D03*
%TO.P,J1,4*%
%TO.N,Net-(J1-Pad4)*%
X243340000Y-149400000D03*
%TO.P,J1,5*%
%TO.N,GND*%
X243340000Y-148750000D03*
D13*
%TO.P,J1,6*%
X243425000Y-152537500D03*
X243425000Y-147562500D03*
D14*
X246000000Y-153425000D03*
X246000000Y-146675000D03*
D15*
X246000000Y-151200000D03*
D16*
X246000000Y-148500000D03*
%TD*%
%TO.P,C1,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X240043750Y-154050000D02*
X240556250Y-154050000D01*
G75*
G02*
X240775000Y-154268750I0J-218750D01*
G01*
X240775000Y-154706250D01*
G75*
G02*
X240556250Y-154925000I-218750J0D01*
G01*
X240043750Y-154925000D01*
G75*
G02*
X239825000Y-154706250I0J218750D01*
G01*
X239825000Y-154268750D01*
G75*
G02*
X240043750Y-154050000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C1,1*%
%TO.N,Net-(C1-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X240043750Y-152475000D02*
X240556250Y-152475000D01*
G75*
G02*
X240775000Y-152693750I0J-218750D01*
G01*
X240775000Y-153131250D01*
G75*
G02*
X240556250Y-153350000I-218750J0D01*
G01*
X240043750Y-153350000D01*
G75*
G02*
X239825000Y-153131250I0J218750D01*
G01*
X239825000Y-152693750D01*
G75*
G02*
X240043750Y-152475000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C2,1*%
%TO.N,Net-(C1-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X238543750Y-152475000D02*
X239056250Y-152475000D01*
G75*
G02*
X239275000Y-152693750I0J-218750D01*
G01*
X239275000Y-153131250D01*
G75*
G02*
X239056250Y-153350000I-218750J0D01*
G01*
X238543750Y-153350000D01*
G75*
G02*
X238325000Y-153131250I0J218750D01*
G01*
X238325000Y-152693750D01*
G75*
G02*
X238543750Y-152475000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C2,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X238543750Y-154050000D02*
X239056250Y-154050000D01*
G75*
G02*
X239275000Y-154268750I0J-218750D01*
G01*
X239275000Y-154706250D01*
G75*
G02*
X239056250Y-154925000I-218750J0D01*
G01*
X238543750Y-154925000D01*
G75*
G02*
X238325000Y-154706250I0J218750D01*
G01*
X238325000Y-154268750D01*
G75*
G02*
X238543750Y-154050000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C3,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237043750Y-154050000D02*
X237556250Y-154050000D01*
G75*
G02*
X237775000Y-154268750I0J-218750D01*
G01*
X237775000Y-154706250D01*
G75*
G02*
X237556250Y-154925000I-218750J0D01*
G01*
X237043750Y-154925000D01*
G75*
G02*
X236825000Y-154706250I0J218750D01*
G01*
X236825000Y-154268750D01*
G75*
G02*
X237043750Y-154050000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C3,1*%
%TO.N,Net-(C1-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237043750Y-152475000D02*
X237556250Y-152475000D01*
G75*
G02*
X237775000Y-152693750I0J-218750D01*
G01*
X237775000Y-153131250D01*
G75*
G02*
X237556250Y-153350000I-218750J0D01*
G01*
X237043750Y-153350000D01*
G75*
G02*
X236825000Y-153131250I0J218750D01*
G01*
X236825000Y-152693750D01*
G75*
G02*
X237043750Y-152475000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C4,1*%
%TO.N,Net-(C4-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234556250Y-148425000D02*
X234043750Y-148425000D01*
G75*
G02*
X233825000Y-148206250I0J218750D01*
G01*
X233825000Y-147768750D01*
G75*
G02*
X234043750Y-147550000I218750J0D01*
G01*
X234556250Y-147550000D01*
G75*
G02*
X234775000Y-147768750I0J-218750D01*
G01*
X234775000Y-148206250D01*
G75*
G02*
X234556250Y-148425000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C4,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234556250Y-146850000D02*
X234043750Y-146850000D01*
G75*
G02*
X233825000Y-146631250I0J218750D01*
G01*
X233825000Y-146193750D01*
G75*
G02*
X234043750Y-145975000I218750J0D01*
G01*
X234556250Y-145975000D01*
G75*
G02*
X234775000Y-146193750I0J-218750D01*
G01*
X234775000Y-146631250D01*
G75*
G02*
X234556250Y-146850000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C5,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234043750Y-154050000D02*
X234556250Y-154050000D01*
G75*
G02*
X234775000Y-154268750I0J-218750D01*
G01*
X234775000Y-154706250D01*
G75*
G02*
X234556250Y-154925000I-218750J0D01*
G01*
X234043750Y-154925000D01*
G75*
G02*
X233825000Y-154706250I0J218750D01*
G01*
X233825000Y-154268750D01*
G75*
G02*
X234043750Y-154050000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C5,1*%
%TO.N,Net-(C4-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234043750Y-152475000D02*
X234556250Y-152475000D01*
G75*
G02*
X234775000Y-152693750I0J-218750D01*
G01*
X234775000Y-153131250D01*
G75*
G02*
X234556250Y-153350000I-218750J0D01*
G01*
X234043750Y-153350000D01*
G75*
G02*
X233825000Y-153131250I0J218750D01*
G01*
X233825000Y-152693750D01*
G75*
G02*
X234043750Y-152475000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C6,1*%
%TO.N,Net-(C4-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232543750Y-152475000D02*
X233056250Y-152475000D01*
G75*
G02*
X233275000Y-152693750I0J-218750D01*
G01*
X233275000Y-153131250D01*
G75*
G02*
X233056250Y-153350000I-218750J0D01*
G01*
X232543750Y-153350000D01*
G75*
G02*
X232325000Y-153131250I0J218750D01*
G01*
X232325000Y-152693750D01*
G75*
G02*
X232543750Y-152475000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C6,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232543750Y-154050000D02*
X233056250Y-154050000D01*
G75*
G02*
X233275000Y-154268750I0J-218750D01*
G01*
X233275000Y-154706250D01*
G75*
G02*
X233056250Y-154925000I-218750J0D01*
G01*
X232543750Y-154925000D01*
G75*
G02*
X232325000Y-154706250I0J218750D01*
G01*
X232325000Y-154268750D01*
G75*
G02*
X232543750Y-154050000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C7,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X226950000Y-136943750D02*
X226950000Y-137456250D01*
G75*
G02*
X226731250Y-137675000I-218750J0D01*
G01*
X226293750Y-137675000D01*
G75*
G02*
X226075000Y-137456250I0J218750D01*
G01*
X226075000Y-136943750D01*
G75*
G02*
X226293750Y-136725000I218750J0D01*
G01*
X226731250Y-136725000D01*
G75*
G02*
X226950000Y-136943750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C7,1*%
%TO.N,Net-(C7-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X228525000Y-136943750D02*
X228525000Y-137456250D01*
G75*
G02*
X228306250Y-137675000I-218750J0D01*
G01*
X227868750Y-137675000D01*
G75*
G02*
X227650000Y-137456250I0J218750D01*
G01*
X227650000Y-136943750D01*
G75*
G02*
X227868750Y-136725000I218750J0D01*
G01*
X228306250Y-136725000D01*
G75*
G02*
X228525000Y-136943750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C8,1*%
%TO.N,Net-(C8-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X219787500Y-137456250D02*
X219787500Y-136943750D01*
G75*
G02*
X220006250Y-136725000I218750J0D01*
G01*
X220443750Y-136725000D01*
G75*
G02*
X220662500Y-136943750I0J-218750D01*
G01*
X220662500Y-137456250D01*
G75*
G02*
X220443750Y-137675000I-218750J0D01*
G01*
X220006250Y-137675000D01*
G75*
G02*
X219787500Y-137456250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C8,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X221362500Y-137456250D02*
X221362500Y-136943750D01*
G75*
G02*
X221581250Y-136725000I218750J0D01*
G01*
X222018750Y-136725000D01*
G75*
G02*
X222237500Y-136943750I0J-218750D01*
G01*
X222237500Y-137456250D01*
G75*
G02*
X222018750Y-137675000I-218750J0D01*
G01*
X221581250Y-137675000D01*
G75*
G02*
X221362500Y-137456250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C9,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235543750Y-154050000D02*
X236056250Y-154050000D01*
G75*
G02*
X236275000Y-154268750I0J-218750D01*
G01*
X236275000Y-154706250D01*
G75*
G02*
X236056250Y-154925000I-218750J0D01*
G01*
X235543750Y-154925000D01*
G75*
G02*
X235325000Y-154706250I0J218750D01*
G01*
X235325000Y-154268750D01*
G75*
G02*
X235543750Y-154050000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C9,1*%
%TO.N,Net-(C9-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235543750Y-152475000D02*
X236056250Y-152475000D01*
G75*
G02*
X236275000Y-152693750I0J-218750D01*
G01*
X236275000Y-153131250D01*
G75*
G02*
X236056250Y-153350000I-218750J0D01*
G01*
X235543750Y-153350000D01*
G75*
G02*
X235325000Y-153131250I0J218750D01*
G01*
X235325000Y-152693750D01*
G75*
G02*
X235543750Y-152475000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C10,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X26284999Y-117888749D02*
X26284999Y-118401249D01*
G75*
G02*
X26066249Y-118619999I-218750J0D01*
G01*
X25628749Y-118619999D01*
G75*
G02*
X25409999Y-118401249I0J218750D01*
G01*
X25409999Y-117888749D01*
G75*
G02*
X25628749Y-117669999I218750J0D01*
G01*
X26066249Y-117669999D01*
G75*
G02*
X26284999Y-117888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C10,1*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X27859999Y-117888749D02*
X27859999Y-118401249D01*
G75*
G02*
X27641249Y-118619999I-218750J0D01*
G01*
X27203749Y-118619999D01*
G75*
G02*
X26984999Y-118401249I0J218750D01*
G01*
X26984999Y-117888749D01*
G75*
G02*
X27203749Y-117669999I218750J0D01*
G01*
X27641249Y-117669999D01*
G75*
G02*
X27859999Y-117888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C11,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X60874999Y-82778749D02*
X60874999Y-83291249D01*
G75*
G02*
X60656249Y-83509999I-218750J0D01*
G01*
X60218749Y-83509999D01*
G75*
G02*
X59999999Y-83291249I0J218750D01*
G01*
X59999999Y-82778749D01*
G75*
G02*
X60218749Y-82559999I218750J0D01*
G01*
X60656249Y-82559999D01*
G75*
G02*
X60874999Y-82778749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C11,1*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X62449999Y-82778749D02*
X62449999Y-83291249D01*
G75*
G02*
X62231249Y-83509999I-218750J0D01*
G01*
X61793749Y-83509999D01*
G75*
G02*
X61574999Y-83291249I0J218750D01*
G01*
X61574999Y-82778749D01*
G75*
G02*
X61793749Y-82559999I218750J0D01*
G01*
X62231249Y-82559999D01*
G75*
G02*
X62449999Y-82778749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C12,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X41834999Y-102888749D02*
X41834999Y-103401249D01*
G75*
G02*
X41616249Y-103619999I-218750J0D01*
G01*
X41178749Y-103619999D01*
G75*
G02*
X40959999Y-103401249I0J218750D01*
G01*
X40959999Y-102888749D01*
G75*
G02*
X41178749Y-102669999I218750J0D01*
G01*
X41616249Y-102669999D01*
G75*
G02*
X41834999Y-102888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C12,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X43409999Y-102888749D02*
X43409999Y-103401249D01*
G75*
G02*
X43191249Y-103619999I-218750J0D01*
G01*
X42753749Y-103619999D01*
G75*
G02*
X42534999Y-103401249I0J218750D01*
G01*
X42534999Y-102888749D01*
G75*
G02*
X42753749Y-102669999I218750J0D01*
G01*
X43191249Y-102669999D01*
G75*
G02*
X43409999Y-102888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C13,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X56679999Y-92818749D02*
X56679999Y-93331249D01*
G75*
G02*
X56461249Y-93549999I-218750J0D01*
G01*
X56023749Y-93549999D01*
G75*
G02*
X55804999Y-93331249I0J218750D01*
G01*
X55804999Y-92818749D01*
G75*
G02*
X56023749Y-92599999I218750J0D01*
G01*
X56461249Y-92599999D01*
G75*
G02*
X56679999Y-92818749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C13,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X55104999Y-92818749D02*
X55104999Y-93331249D01*
G75*
G02*
X54886249Y-93549999I-218750J0D01*
G01*
X54448749Y-93549999D01*
G75*
G02*
X54229999Y-93331249I0J218750D01*
G01*
X54229999Y-92818749D01*
G75*
G02*
X54448749Y-92599999I218750J0D01*
G01*
X54886249Y-92599999D01*
G75*
G02*
X55104999Y-92818749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C14,1*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X31869999Y-117888749D02*
X31869999Y-118401249D01*
G75*
G02*
X31651249Y-118619999I-218750J0D01*
G01*
X31213749Y-118619999D01*
G75*
G02*
X30994999Y-118401249I0J218750D01*
G01*
X30994999Y-117888749D01*
G75*
G02*
X31213749Y-117669999I218750J0D01*
G01*
X31651249Y-117669999D01*
G75*
G02*
X31869999Y-117888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C14,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X30294999Y-117888749D02*
X30294999Y-118401249D01*
G75*
G02*
X30076249Y-118619999I-218750J0D01*
G01*
X29638749Y-118619999D01*
G75*
G02*
X29419999Y-118401249I0J218750D01*
G01*
X29419999Y-117888749D01*
G75*
G02*
X29638749Y-117669999I218750J0D01*
G01*
X30076249Y-117669999D01*
G75*
G02*
X30294999Y-117888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C15,1*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X39889999Y-120158749D02*
X39889999Y-120671249D01*
G75*
G02*
X39671249Y-120889999I-218750J0D01*
G01*
X39233749Y-120889999D01*
G75*
G02*
X39014999Y-120671249I0J218750D01*
G01*
X39014999Y-120158749D01*
G75*
G02*
X39233749Y-119939999I218750J0D01*
G01*
X39671249Y-119939999D01*
G75*
G02*
X39889999Y-120158749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C15,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X38314999Y-120158749D02*
X38314999Y-120671249D01*
G75*
G02*
X38096249Y-120889999I-218750J0D01*
G01*
X37658749Y-120889999D01*
G75*
G02*
X37439999Y-120671249I0J218750D01*
G01*
X37439999Y-120158749D01*
G75*
G02*
X37658749Y-119939999I218750J0D01*
G01*
X38096249Y-119939999D01*
G75*
G02*
X38314999Y-120158749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C16,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X83339999Y-83458749D02*
X83339999Y-83971249D01*
G75*
G02*
X83121249Y-84189999I-218750J0D01*
G01*
X82683749Y-84189999D01*
G75*
G02*
X82464999Y-83971249I0J218750D01*
G01*
X82464999Y-83458749D01*
G75*
G02*
X82683749Y-83239999I218750J0D01*
G01*
X83121249Y-83239999D01*
G75*
G02*
X83339999Y-83458749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C16,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X81764999Y-83458749D02*
X81764999Y-83971249D01*
G75*
G02*
X81546249Y-84189999I-218750J0D01*
G01*
X81108749Y-84189999D01*
G75*
G02*
X80889999Y-83971249I0J218750D01*
G01*
X80889999Y-83458749D01*
G75*
G02*
X81108749Y-83239999I218750J0D01*
G01*
X81546249Y-83239999D01*
G75*
G02*
X81764999Y-83458749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C17,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X74479999Y-82868749D02*
X74479999Y-83381249D01*
G75*
G02*
X74261249Y-83599999I-218750J0D01*
G01*
X73823749Y-83599999D01*
G75*
G02*
X73604999Y-83381249I0J218750D01*
G01*
X73604999Y-82868749D01*
G75*
G02*
X73823749Y-82649999I218750J0D01*
G01*
X74261249Y-82649999D01*
G75*
G02*
X74479999Y-82868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C17,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X72904999Y-82868749D02*
X72904999Y-83381249D01*
G75*
G02*
X72686249Y-83599999I-218750J0D01*
G01*
X72248749Y-83599999D01*
G75*
G02*
X72029999Y-83381249I0J218750D01*
G01*
X72029999Y-82868749D01*
G75*
G02*
X72248749Y-82649999I218750J0D01*
G01*
X72686249Y-82649999D01*
G75*
G02*
X72904999Y-82868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C18,1*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X48659999Y-97868749D02*
X48659999Y-98381249D01*
G75*
G02*
X48441249Y-98599999I-218750J0D01*
G01*
X48003749Y-98599999D01*
G75*
G02*
X47784999Y-98381249I0J218750D01*
G01*
X47784999Y-97868749D01*
G75*
G02*
X48003749Y-97649999I218750J0D01*
G01*
X48441249Y-97649999D01*
G75*
G02*
X48659999Y-97868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C18,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X47084999Y-97868749D02*
X47084999Y-98381249D01*
G75*
G02*
X46866249Y-98599999I-218750J0D01*
G01*
X46428749Y-98599999D01*
G75*
G02*
X46209999Y-98381249I0J218750D01*
G01*
X46209999Y-97868749D01*
G75*
G02*
X46428749Y-97649999I218750J0D01*
G01*
X46866249Y-97649999D01*
G75*
G02*
X47084999Y-97868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C19,1*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X27859999Y-112868749D02*
X27859999Y-113381249D01*
G75*
G02*
X27641249Y-113599999I-218750J0D01*
G01*
X27203749Y-113599999D01*
G75*
G02*
X26984999Y-113381249I0J218750D01*
G01*
X26984999Y-112868749D01*
G75*
G02*
X27203749Y-112649999I218750J0D01*
G01*
X27641249Y-112649999D01*
G75*
G02*
X27859999Y-112868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C19,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X26284999Y-112868749D02*
X26284999Y-113381249D01*
G75*
G02*
X26066249Y-113599999I-218750J0D01*
G01*
X25628749Y-113599999D01*
G75*
G02*
X25409999Y-113381249I0J218750D01*
G01*
X25409999Y-112868749D01*
G75*
G02*
X25628749Y-112649999I218750J0D01*
G01*
X26066249Y-112649999D01*
G75*
G02*
X26284999Y-112868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C20,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X59554999Y-87798749D02*
X59554999Y-88311249D01*
G75*
G02*
X59336249Y-88529999I-218750J0D01*
G01*
X58898749Y-88529999D01*
G75*
G02*
X58679999Y-88311249I0J218750D01*
G01*
X58679999Y-87798749D01*
G75*
G02*
X58898749Y-87579999I218750J0D01*
G01*
X59336249Y-87579999D01*
G75*
G02*
X59554999Y-87798749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C20,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X61129999Y-87798749D02*
X61129999Y-88311249D01*
G75*
G02*
X60911249Y-88529999I-218750J0D01*
G01*
X60473749Y-88529999D01*
G75*
G02*
X60254999Y-88311249I0J218750D01*
G01*
X60254999Y-87798749D01*
G75*
G02*
X60473749Y-87579999I218750J0D01*
G01*
X60911249Y-87579999D01*
G75*
G02*
X61129999Y-87798749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C21,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X43074999Y-95358749D02*
X43074999Y-95871249D01*
G75*
G02*
X42856249Y-96089999I-218750J0D01*
G01*
X42418749Y-96089999D01*
G75*
G02*
X42199999Y-95871249I0J218750D01*
G01*
X42199999Y-95358749D01*
G75*
G02*
X42418749Y-95139999I218750J0D01*
G01*
X42856249Y-95139999D01*
G75*
G02*
X43074999Y-95358749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C21,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X44649999Y-95358749D02*
X44649999Y-95871249D01*
G75*
G02*
X44431249Y-96089999I-218750J0D01*
G01*
X43993749Y-96089999D01*
G75*
G02*
X43774999Y-95871249I0J218750D01*
G01*
X43774999Y-95358749D01*
G75*
G02*
X43993749Y-95139999I218750J0D01*
G01*
X44431249Y-95139999D01*
G75*
G02*
X44649999Y-95358749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C22,2*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X60394999Y-85288749D02*
X60394999Y-85801249D01*
G75*
G02*
X60176249Y-86019999I-218750J0D01*
G01*
X59738749Y-86019999D01*
G75*
G02*
X59519999Y-85801249I0J218750D01*
G01*
X59519999Y-85288749D01*
G75*
G02*
X59738749Y-85069999I218750J0D01*
G01*
X60176249Y-85069999D01*
G75*
G02*
X60394999Y-85288749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C22,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X61969999Y-85288749D02*
X61969999Y-85801249D01*
G75*
G02*
X61751249Y-86019999I-218750J0D01*
G01*
X61313749Y-86019999D01*
G75*
G02*
X61094999Y-85801249I0J218750D01*
G01*
X61094999Y-85288749D01*
G75*
G02*
X61313749Y-85069999I218750J0D01*
G01*
X61751249Y-85069999D01*
G75*
G02*
X61969999Y-85288749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C23,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X35394999Y-110118749D02*
X35394999Y-110631249D01*
G75*
G02*
X35176249Y-110849999I-218750J0D01*
G01*
X34738749Y-110849999D01*
G75*
G02*
X34519999Y-110631249I0J218750D01*
G01*
X34519999Y-110118749D01*
G75*
G02*
X34738749Y-109899999I218750J0D01*
G01*
X35176249Y-109899999D01*
G75*
G02*
X35394999Y-110118749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C23,1*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X36969999Y-110118749D02*
X36969999Y-110631249D01*
G75*
G02*
X36751249Y-110849999I-218750J0D01*
G01*
X36313749Y-110849999D01*
G75*
G02*
X36094999Y-110631249I0J218750D01*
G01*
X36094999Y-110118749D01*
G75*
G02*
X36313749Y-109899999I218750J0D01*
G01*
X36751249Y-109899999D01*
G75*
G02*
X36969999Y-110118749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C24,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X55544999Y-87798749D02*
X55544999Y-88311249D01*
G75*
G02*
X55326249Y-88529999I-218750J0D01*
G01*
X54888749Y-88529999D01*
G75*
G02*
X54669999Y-88311249I0J218750D01*
G01*
X54669999Y-87798749D01*
G75*
G02*
X54888749Y-87579999I218750J0D01*
G01*
X55326249Y-87579999D01*
G75*
G02*
X55544999Y-87798749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C24,1*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X57119999Y-87798749D02*
X57119999Y-88311249D01*
G75*
G02*
X56901249Y-88529999I-218750J0D01*
G01*
X56463749Y-88529999D01*
G75*
G02*
X56244999Y-88311249I0J218750D01*
G01*
X56244999Y-87798749D01*
G75*
G02*
X56463749Y-87579999I218750J0D01*
G01*
X56901249Y-87579999D01*
G75*
G02*
X57119999Y-87798749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C25,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X52669999Y-92818749D02*
X52669999Y-93331249D01*
G75*
G02*
X52451249Y-93549999I-218750J0D01*
G01*
X52013749Y-93549999D01*
G75*
G02*
X51794999Y-93331249I0J218750D01*
G01*
X51794999Y-92818749D01*
G75*
G02*
X52013749Y-92599999I218750J0D01*
G01*
X52451249Y-92599999D01*
G75*
G02*
X52669999Y-92818749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C25,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X51094999Y-92818749D02*
X51094999Y-93331249D01*
G75*
G02*
X50876249Y-93549999I-218750J0D01*
G01*
X50438749Y-93549999D01*
G75*
G02*
X50219999Y-93331249I0J218750D01*
G01*
X50219999Y-92818749D01*
G75*
G02*
X50438749Y-92599999I218750J0D01*
G01*
X50876249Y-92599999D01*
G75*
G02*
X51094999Y-92818749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C26,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X31869999Y-115378749D02*
X31869999Y-115891249D01*
G75*
G02*
X31651249Y-116109999I-218750J0D01*
G01*
X31213749Y-116109999D01*
G75*
G02*
X30994999Y-115891249I0J218750D01*
G01*
X30994999Y-115378749D01*
G75*
G02*
X31213749Y-115159999I218750J0D01*
G01*
X31651249Y-115159999D01*
G75*
G02*
X31869999Y-115378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C26,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X30294999Y-115378749D02*
X30294999Y-115891249D01*
G75*
G02*
X30076249Y-116109999I-218750J0D01*
G01*
X29638749Y-116109999D01*
G75*
G02*
X29419999Y-115891249I0J218750D01*
G01*
X29419999Y-115378749D01*
G75*
G02*
X29638749Y-115159999I218750J0D01*
G01*
X30076249Y-115159999D01*
G75*
G02*
X30294999Y-115378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C27,2*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X21914999Y-127608749D02*
X21914999Y-128121249D01*
G75*
G02*
X21696249Y-128339999I-218750J0D01*
G01*
X21258749Y-128339999D01*
G75*
G02*
X21039999Y-128121249I0J218750D01*
G01*
X21039999Y-127608749D01*
G75*
G02*
X21258749Y-127389999I218750J0D01*
G01*
X21696249Y-127389999D01*
G75*
G02*
X21914999Y-127608749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C27,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X23489999Y-127608749D02*
X23489999Y-128121249D01*
G75*
G02*
X23271249Y-128339999I-218750J0D01*
G01*
X22833749Y-128339999D01*
G75*
G02*
X22614999Y-128121249I0J218750D01*
G01*
X22614999Y-127608749D01*
G75*
G02*
X22833749Y-127389999I218750J0D01*
G01*
X23271249Y-127389999D01*
G75*
G02*
X23489999Y-127608749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C28,1*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X61129999Y-90308749D02*
X61129999Y-90821249D01*
G75*
G02*
X60911249Y-91039999I-218750J0D01*
G01*
X60473749Y-91039999D01*
G75*
G02*
X60254999Y-90821249I0J218750D01*
G01*
X60254999Y-90308749D01*
G75*
G02*
X60473749Y-90089999I218750J0D01*
G01*
X60911249Y-90089999D01*
G75*
G02*
X61129999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C28,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X59554999Y-90308749D02*
X59554999Y-90821249D01*
G75*
G02*
X59336249Y-91039999I-218750J0D01*
G01*
X58898749Y-91039999D01*
G75*
G02*
X58679999Y-90821249I0J218750D01*
G01*
X58679999Y-90308749D01*
G75*
G02*
X58898749Y-90089999I218750J0D01*
G01*
X59336249Y-90089999D01*
G75*
G02*
X59554999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C29,1*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X56679999Y-95328749D02*
X56679999Y-95841249D01*
G75*
G02*
X56461249Y-96059999I-218750J0D01*
G01*
X56023749Y-96059999D01*
G75*
G02*
X55804999Y-95841249I0J218750D01*
G01*
X55804999Y-95328749D01*
G75*
G02*
X56023749Y-95109999I218750J0D01*
G01*
X56461249Y-95109999D01*
G75*
G02*
X56679999Y-95328749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C29,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X55104999Y-95328749D02*
X55104999Y-95841249D01*
G75*
G02*
X54886249Y-96059999I-218750J0D01*
G01*
X54448749Y-96059999D01*
G75*
G02*
X54229999Y-95841249I0J218750D01*
G01*
X54229999Y-95328749D01*
G75*
G02*
X54448749Y-95109999I218750J0D01*
G01*
X54886249Y-95109999D01*
G75*
G02*
X55104999Y-95328749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C30,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X35879999Y-117648749D02*
X35879999Y-118161249D01*
G75*
G02*
X35661249Y-118379999I-218750J0D01*
G01*
X35223749Y-118379999D01*
G75*
G02*
X35004999Y-118161249I0J218750D01*
G01*
X35004999Y-117648749D01*
G75*
G02*
X35223749Y-117429999I218750J0D01*
G01*
X35661249Y-117429999D01*
G75*
G02*
X35879999Y-117648749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C30,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X34304999Y-117648749D02*
X34304999Y-118161249D01*
G75*
G02*
X34086249Y-118379999I-218750J0D01*
G01*
X33648749Y-118379999D01*
G75*
G02*
X33429999Y-118161249I0J218750D01*
G01*
X33429999Y-117648749D01*
G75*
G02*
X33648749Y-117429999I218750J0D01*
G01*
X34086249Y-117429999D01*
G75*
G02*
X34304999Y-117648749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C31,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X49854999Y-103258749D02*
X49854999Y-103771249D01*
G75*
G02*
X49636249Y-103989999I-218750J0D01*
G01*
X49198749Y-103989999D01*
G75*
G02*
X48979999Y-103771249I0J218750D01*
G01*
X48979999Y-103258749D01*
G75*
G02*
X49198749Y-103039999I218750J0D01*
G01*
X49636249Y-103039999D01*
G75*
G02*
X49854999Y-103258749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C31,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X51429999Y-103258749D02*
X51429999Y-103771249D01*
G75*
G02*
X51211249Y-103989999I-218750J0D01*
G01*
X50773749Y-103989999D01*
G75*
G02*
X50554999Y-103771249I0J218750D01*
G01*
X50554999Y-103258749D01*
G75*
G02*
X50773749Y-103039999I218750J0D01*
G01*
X51211249Y-103039999D01*
G75*
G02*
X51429999Y-103258749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C32,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X38314999Y-115138749D02*
X38314999Y-115651249D01*
G75*
G02*
X38096249Y-115869999I-218750J0D01*
G01*
X37658749Y-115869999D01*
G75*
G02*
X37439999Y-115651249I0J218750D01*
G01*
X37439999Y-115138749D01*
G75*
G02*
X37658749Y-114919999I218750J0D01*
G01*
X38096249Y-114919999D01*
G75*
G02*
X38314999Y-115138749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C32,1*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X39889999Y-115138749D02*
X39889999Y-115651249D01*
G75*
G02*
X39671249Y-115869999I-218750J0D01*
G01*
X39233749Y-115869999D01*
G75*
G02*
X39014999Y-115651249I0J218750D01*
G01*
X39014999Y-115138749D01*
G75*
G02*
X39233749Y-114919999I218750J0D01*
G01*
X39671249Y-114919999D01*
G75*
G02*
X39889999Y-115138749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C33,1*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X35879999Y-115138749D02*
X35879999Y-115651249D01*
G75*
G02*
X35661249Y-115869999I-218750J0D01*
G01*
X35223749Y-115869999D01*
G75*
G02*
X35004999Y-115651249I0J218750D01*
G01*
X35004999Y-115138749D01*
G75*
G02*
X35223749Y-114919999I218750J0D01*
G01*
X35661249Y-114919999D01*
G75*
G02*
X35879999Y-115138749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C33,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X34304999Y-115138749D02*
X34304999Y-115651249D01*
G75*
G02*
X34086249Y-115869999I-218750J0D01*
G01*
X33648749Y-115869999D01*
G75*
G02*
X33429999Y-115651249I0J218750D01*
G01*
X33429999Y-115138749D01*
G75*
G02*
X33648749Y-114919999I218750J0D01*
G01*
X34086249Y-114919999D01*
G75*
G02*
X34304999Y-115138749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C34,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X30529999Y-122908749D02*
X30529999Y-123421249D01*
G75*
G02*
X30311249Y-123639999I-218750J0D01*
G01*
X29873749Y-123639999D01*
G75*
G02*
X29654999Y-123421249I0J218750D01*
G01*
X29654999Y-122908749D01*
G75*
G02*
X29873749Y-122689999I218750J0D01*
G01*
X30311249Y-122689999D01*
G75*
G02*
X30529999Y-122908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C34,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X28954999Y-122908749D02*
X28954999Y-123421249D01*
G75*
G02*
X28736249Y-123639999I-218750J0D01*
G01*
X28298749Y-123639999D01*
G75*
G02*
X28079999Y-123421249I0J218750D01*
G01*
X28079999Y-122908749D01*
G75*
G02*
X28298749Y-122689999I218750J0D01*
G01*
X28736249Y-122689999D01*
G75*
G02*
X28954999Y-122908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C35,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X69989999Y-85458749D02*
X69989999Y-85971249D01*
G75*
G02*
X69771249Y-86189999I-218750J0D01*
G01*
X69333749Y-86189999D01*
G75*
G02*
X69114999Y-85971249I0J218750D01*
G01*
X69114999Y-85458749D01*
G75*
G02*
X69333749Y-85239999I218750J0D01*
G01*
X69771249Y-85239999D01*
G75*
G02*
X69989999Y-85458749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C35,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X68414999Y-85458749D02*
X68414999Y-85971249D01*
G75*
G02*
X68196249Y-86189999I-218750J0D01*
G01*
X67758749Y-86189999D01*
G75*
G02*
X67539999Y-85971249I0J218750D01*
G01*
X67539999Y-85458749D01*
G75*
G02*
X67758749Y-85239999I218750J0D01*
G01*
X68196249Y-85239999D01*
G75*
G02*
X68414999Y-85458749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C36,1*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X23489999Y-130118749D02*
X23489999Y-130631249D01*
G75*
G02*
X23271249Y-130849999I-218750J0D01*
G01*
X22833749Y-130849999D01*
G75*
G02*
X22614999Y-130631249I0J218750D01*
G01*
X22614999Y-130118749D01*
G75*
G02*
X22833749Y-129899999I218750J0D01*
G01*
X23271249Y-129899999D01*
G75*
G02*
X23489999Y-130118749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C36,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X21914999Y-130118749D02*
X21914999Y-130631249D01*
G75*
G02*
X21696249Y-130849999I-218750J0D01*
G01*
X21258749Y-130849999D01*
G75*
G02*
X21039999Y-130631249I0J218750D01*
G01*
X21039999Y-130118749D01*
G75*
G02*
X21258749Y-129899999I218750J0D01*
G01*
X21696249Y-129899999D01*
G75*
G02*
X21914999Y-130118749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C37,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X63564999Y-90308749D02*
X63564999Y-90821249D01*
G75*
G02*
X63346249Y-91039999I-218750J0D01*
G01*
X62908749Y-91039999D01*
G75*
G02*
X62689999Y-90821249I0J218750D01*
G01*
X62689999Y-90308749D01*
G75*
G02*
X62908749Y-90089999I218750J0D01*
G01*
X63346249Y-90089999D01*
G75*
G02*
X63564999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C37,1*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X65139999Y-90308749D02*
X65139999Y-90821249D01*
G75*
G02*
X64921249Y-91039999I-218750J0D01*
G01*
X64483749Y-91039999D01*
G75*
G02*
X64264999Y-90821249I0J218750D01*
G01*
X64264999Y-90308749D01*
G75*
G02*
X64483749Y-90089999I218750J0D01*
G01*
X64921249Y-90089999D01*
G75*
G02*
X65139999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C38,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X65139999Y-87798749D02*
X65139999Y-88311249D01*
G75*
G02*
X64921249Y-88529999I-218750J0D01*
G01*
X64483749Y-88529999D01*
G75*
G02*
X64264999Y-88311249I0J218750D01*
G01*
X64264999Y-87798749D01*
G75*
G02*
X64483749Y-87579999I218750J0D01*
G01*
X64921249Y-87579999D01*
G75*
G02*
X65139999Y-87798749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C38,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X63564999Y-87798749D02*
X63564999Y-88311249D01*
G75*
G02*
X63346249Y-88529999I-218750J0D01*
G01*
X62908749Y-88529999D01*
G75*
G02*
X62689999Y-88311249I0J218750D01*
G01*
X62689999Y-87798749D01*
G75*
G02*
X62908749Y-87579999I218750J0D01*
G01*
X63346249Y-87579999D01*
G75*
G02*
X63564999Y-87798749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C39,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X49854999Y-100748749D02*
X49854999Y-101261249D01*
G75*
G02*
X49636249Y-101479999I-218750J0D01*
G01*
X49198749Y-101479999D01*
G75*
G02*
X48979999Y-101261249I0J218750D01*
G01*
X48979999Y-100748749D01*
G75*
G02*
X49198749Y-100529999I218750J0D01*
G01*
X49636249Y-100529999D01*
G75*
G02*
X49854999Y-100748749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C39,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X51429999Y-100748749D02*
X51429999Y-101261249D01*
G75*
G02*
X51211249Y-101479999I-218750J0D01*
G01*
X50773749Y-101479999D01*
G75*
G02*
X50554999Y-101261249I0J218750D01*
G01*
X50554999Y-100748749D01*
G75*
G02*
X50773749Y-100529999I218750J0D01*
G01*
X51211249Y-100529999D01*
G75*
G02*
X51429999Y-100748749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C40,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X59114999Y-95398749D02*
X59114999Y-95911249D01*
G75*
G02*
X58896249Y-96129999I-218750J0D01*
G01*
X58458749Y-96129999D01*
G75*
G02*
X58239999Y-95911249I0J218750D01*
G01*
X58239999Y-95398749D01*
G75*
G02*
X58458749Y-95179999I218750J0D01*
G01*
X58896249Y-95179999D01*
G75*
G02*
X59114999Y-95398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C40,1*%
%TO.N,VCCFPGA_S1_MGT*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X60689999Y-95398749D02*
X60689999Y-95911249D01*
G75*
G02*
X60471249Y-96129999I-218750J0D01*
G01*
X60033749Y-96129999D01*
G75*
G02*
X59814999Y-95911249I0J218750D01*
G01*
X59814999Y-95398749D01*
G75*
G02*
X60033749Y-95179999I218750J0D01*
G01*
X60471249Y-95179999D01*
G75*
G02*
X60689999Y-95398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C41,1*%
%TO.N,Net-(C41-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X31869999Y-120398749D02*
X31869999Y-120911249D01*
G75*
G02*
X31651249Y-121129999I-218750J0D01*
G01*
X31213749Y-121129999D01*
G75*
G02*
X30994999Y-120911249I0J218750D01*
G01*
X30994999Y-120398749D01*
G75*
G02*
X31213749Y-120179999I218750J0D01*
G01*
X31651249Y-120179999D01*
G75*
G02*
X31869999Y-120398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C41,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X30294999Y-120398749D02*
X30294999Y-120911249D01*
G75*
G02*
X30076249Y-121129999I-218750J0D01*
G01*
X29638749Y-121129999D01*
G75*
G02*
X29419999Y-120911249I0J218750D01*
G01*
X29419999Y-120398749D01*
G75*
G02*
X29638749Y-120179999I218750J0D01*
G01*
X30076249Y-120179999D01*
G75*
G02*
X30294999Y-120398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C42,1*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X44989999Y-105398749D02*
X44989999Y-105911249D01*
G75*
G02*
X44771249Y-106129999I-218750J0D01*
G01*
X44333749Y-106129999D01*
G75*
G02*
X44114999Y-105911249I0J218750D01*
G01*
X44114999Y-105398749D01*
G75*
G02*
X44333749Y-105179999I218750J0D01*
G01*
X44771249Y-105179999D01*
G75*
G02*
X44989999Y-105398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C42,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X43414999Y-105398749D02*
X43414999Y-105911249D01*
G75*
G02*
X43196249Y-106129999I-218750J0D01*
G01*
X42758749Y-106129999D01*
G75*
G02*
X42539999Y-105911249I0J218750D01*
G01*
X42539999Y-105398749D01*
G75*
G02*
X42758749Y-105179999I218750J0D01*
G01*
X43196249Y-105179999D01*
G75*
G02*
X43414999Y-105398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C43,1*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X65979999Y-85288749D02*
X65979999Y-85801249D01*
G75*
G02*
X65761249Y-86019999I-218750J0D01*
G01*
X65323749Y-86019999D01*
G75*
G02*
X65104999Y-85801249I0J218750D01*
G01*
X65104999Y-85288749D01*
G75*
G02*
X65323749Y-85069999I218750J0D01*
G01*
X65761249Y-85069999D01*
G75*
G02*
X65979999Y-85288749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C43,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X64404999Y-85288749D02*
X64404999Y-85801249D01*
G75*
G02*
X64186249Y-86019999I-218750J0D01*
G01*
X63748749Y-86019999D01*
G75*
G02*
X63529999Y-85801249I0J218750D01*
G01*
X63529999Y-85288749D01*
G75*
G02*
X63748749Y-85069999I218750J0D01*
G01*
X64186249Y-85069999D01*
G75*
G02*
X64404999Y-85288749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C44,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X57874999Y-102458749D02*
X57874999Y-102971249D01*
G75*
G02*
X57656249Y-103189999I-218750J0D01*
G01*
X57218749Y-103189999D01*
G75*
G02*
X56999999Y-102971249I0J218750D01*
G01*
X56999999Y-102458749D01*
G75*
G02*
X57218749Y-102239999I218750J0D01*
G01*
X57656249Y-102239999D01*
G75*
G02*
X57874999Y-102458749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C44,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X59449999Y-102458749D02*
X59449999Y-102971249D01*
G75*
G02*
X59231249Y-103189999I-218750J0D01*
G01*
X58793749Y-103189999D01*
G75*
G02*
X58574999Y-102971249I0J218750D01*
G01*
X58574999Y-102458749D01*
G75*
G02*
X58793749Y-102239999I218750J0D01*
G01*
X59231249Y-102239999D01*
G75*
G02*
X59449999Y-102458749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C45,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X63164999Y-97908749D02*
X63164999Y-98421249D01*
G75*
G02*
X62946249Y-98639999I-218750J0D01*
G01*
X62508749Y-98639999D01*
G75*
G02*
X62289999Y-98421249I0J218750D01*
G01*
X62289999Y-97908749D01*
G75*
G02*
X62508749Y-97689999I218750J0D01*
G01*
X62946249Y-97689999D01*
G75*
G02*
X63164999Y-97908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C45,1*%
%TO.N,Net-(C45-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X64739999Y-97908749D02*
X64739999Y-98421249D01*
G75*
G02*
X64521249Y-98639999I-218750J0D01*
G01*
X64083749Y-98639999D01*
G75*
G02*
X63864999Y-98421249I0J218750D01*
G01*
X63864999Y-97908749D01*
G75*
G02*
X64083749Y-97689999I218750J0D01*
G01*
X64521249Y-97689999D01*
G75*
G02*
X64739999Y-97908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C46,1*%
%TO.N,Net-(C46-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X34539999Y-122908749D02*
X34539999Y-123421249D01*
G75*
G02*
X34321249Y-123639999I-218750J0D01*
G01*
X33883749Y-123639999D01*
G75*
G02*
X33664999Y-123421249I0J218750D01*
G01*
X33664999Y-122908749D01*
G75*
G02*
X33883749Y-122689999I218750J0D01*
G01*
X34321249Y-122689999D01*
G75*
G02*
X34539999Y-122908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C46,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X32964999Y-122908749D02*
X32964999Y-123421249D01*
G75*
G02*
X32746249Y-123639999I-218750J0D01*
G01*
X32308749Y-123639999D01*
G75*
G02*
X32089999Y-123421249I0J218750D01*
G01*
X32089999Y-122908749D01*
G75*
G02*
X32308749Y-122689999I218750J0D01*
G01*
X32746249Y-122689999D01*
G75*
G02*
X32964999Y-122908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C47,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X59154999Y-97908749D02*
X59154999Y-98421249D01*
G75*
G02*
X58936249Y-98639999I-218750J0D01*
G01*
X58498749Y-98639999D01*
G75*
G02*
X58279999Y-98421249I0J218750D01*
G01*
X58279999Y-97908749D01*
G75*
G02*
X58498749Y-97689999I218750J0D01*
G01*
X58936249Y-97689999D01*
G75*
G02*
X59154999Y-97908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C47,1*%
%TO.N,Net-(C47-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X60729999Y-97908749D02*
X60729999Y-98421249D01*
G75*
G02*
X60511249Y-98639999I-218750J0D01*
G01*
X60073749Y-98639999D01*
G75*
G02*
X59854999Y-98421249I0J218750D01*
G01*
X59854999Y-97908749D01*
G75*
G02*
X60073749Y-97689999I218750J0D01*
G01*
X60511249Y-97689999D01*
G75*
G02*
X60729999Y-97908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C48,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X55439999Y-102858749D02*
X55439999Y-103371249D01*
G75*
G02*
X55221249Y-103589999I-218750J0D01*
G01*
X54783749Y-103589999D01*
G75*
G02*
X54564999Y-103371249I0J218750D01*
G01*
X54564999Y-102858749D01*
G75*
G02*
X54783749Y-102639999I218750J0D01*
G01*
X55221249Y-102639999D01*
G75*
G02*
X55439999Y-102858749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C48,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X53864999Y-102858749D02*
X53864999Y-103371249D01*
G75*
G02*
X53646249Y-103589999I-218750J0D01*
G01*
X53208749Y-103589999D01*
G75*
G02*
X52989999Y-103371249I0J218750D01*
G01*
X52989999Y-102858749D01*
G75*
G02*
X53208749Y-102639999I218750J0D01*
G01*
X53646249Y-102639999D01*
G75*
G02*
X53864999Y-102858749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C49,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X76914999Y-83558749D02*
X76914999Y-84071249D01*
G75*
G02*
X76696249Y-84289999I-218750J0D01*
G01*
X76258749Y-84289999D01*
G75*
G02*
X76039999Y-84071249I0J218750D01*
G01*
X76039999Y-83558749D01*
G75*
G02*
X76258749Y-83339999I218750J0D01*
G01*
X76696249Y-83339999D01*
G75*
G02*
X76914999Y-83558749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C49,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X78489999Y-83558749D02*
X78489999Y-84071249D01*
G75*
G02*
X78271249Y-84289999I-218750J0D01*
G01*
X77833749Y-84289999D01*
G75*
G02*
X77614999Y-84071249I0J218750D01*
G01*
X77614999Y-83558749D01*
G75*
G02*
X77833749Y-83339999I218750J0D01*
G01*
X78271249Y-83339999D01*
G75*
G02*
X78489999Y-83558749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C50,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X34304999Y-120158749D02*
X34304999Y-120671249D01*
G75*
G02*
X34086249Y-120889999I-218750J0D01*
G01*
X33648749Y-120889999D01*
G75*
G02*
X33429999Y-120671249I0J218750D01*
G01*
X33429999Y-120158749D01*
G75*
G02*
X33648749Y-119939999I218750J0D01*
G01*
X34086249Y-119939999D01*
G75*
G02*
X34304999Y-120158749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C50,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X35879999Y-120158749D02*
X35879999Y-120671249D01*
G75*
G02*
X35661249Y-120889999I-218750J0D01*
G01*
X35223749Y-120889999D01*
G75*
G02*
X35004999Y-120671249I0J218750D01*
G01*
X35004999Y-120158749D01*
G75*
G02*
X35223749Y-119939999I218750J0D01*
G01*
X35661249Y-119939999D01*
G75*
G02*
X35879999Y-120158749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C51,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X38314999Y-117648749D02*
X38314999Y-118161249D01*
G75*
G02*
X38096249Y-118379999I-218750J0D01*
G01*
X37658749Y-118379999D01*
G75*
G02*
X37439999Y-118161249I0J218750D01*
G01*
X37439999Y-117648749D01*
G75*
G02*
X37658749Y-117429999I218750J0D01*
G01*
X38096249Y-117429999D01*
G75*
G02*
X38314999Y-117648749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C51,1*%
%TO.N,Net-(C51-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X39889999Y-117648749D02*
X39889999Y-118161249D01*
G75*
G02*
X39671249Y-118379999I-218750J0D01*
G01*
X39233749Y-118379999D01*
G75*
G02*
X39014999Y-118161249I0J218750D01*
G01*
X39014999Y-117648749D01*
G75*
G02*
X39233749Y-117429999I218750J0D01*
G01*
X39671249Y-117429999D01*
G75*
G02*
X39889999Y-117648749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C52,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X55439999Y-100348749D02*
X55439999Y-100861249D01*
G75*
G02*
X55221249Y-101079999I-218750J0D01*
G01*
X54783749Y-101079999D01*
G75*
G02*
X54564999Y-100861249I0J218750D01*
G01*
X54564999Y-100348749D01*
G75*
G02*
X54783749Y-100129999I218750J0D01*
G01*
X55221249Y-100129999D01*
G75*
G02*
X55439999Y-100348749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C52,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X53864999Y-100348749D02*
X53864999Y-100861249D01*
G75*
G02*
X53646249Y-101079999I-218750J0D01*
G01*
X53208749Y-101079999D01*
G75*
G02*
X52989999Y-100861249I0J218750D01*
G01*
X52989999Y-100348749D01*
G75*
G02*
X53208749Y-100129999I218750J0D01*
G01*
X53646249Y-100129999D01*
G75*
G02*
X53864999Y-100348749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C53,1*%
%TO.N,Net-(C53-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X92660001Y-49601251D02*
X92660001Y-49088751D01*
G75*
G02*
X92878751Y-48870001I218750J0D01*
G01*
X93316251Y-48870001D01*
G75*
G02*
X93535001Y-49088751I0J-218750D01*
G01*
X93535001Y-49601251D01*
G75*
G02*
X93316251Y-49820001I-218750J0D01*
G01*
X92878751Y-49820001D01*
G75*
G02*
X92660001Y-49601251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C53,2*%
%TO.N,MGTPTX0_P*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X94235001Y-49601251D02*
X94235001Y-49088751D01*
G75*
G02*
X94453751Y-48870001I218750J0D01*
G01*
X94891251Y-48870001D01*
G75*
G02*
X95110001Y-49088751I0J-218750D01*
G01*
X95110001Y-49601251D01*
G75*
G02*
X94891251Y-49820001I-218750J0D01*
G01*
X94453751Y-49820001D01*
G75*
G02*
X94235001Y-49601251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C54,1*%
%TO.N,Net-(C54-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X98010001Y-66151251D02*
X98010001Y-65638751D01*
G75*
G02*
X98228751Y-65420001I218750J0D01*
G01*
X98666251Y-65420001D01*
G75*
G02*
X98885001Y-65638751I0J-218750D01*
G01*
X98885001Y-66151251D01*
G75*
G02*
X98666251Y-66370001I-218750J0D01*
G01*
X98228751Y-66370001D01*
G75*
G02*
X98010001Y-66151251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C54,2*%
%TO.N,MGTPTX1_P*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X99585001Y-66151251D02*
X99585001Y-65638751D01*
G75*
G02*
X99803751Y-65420001I218750J0D01*
G01*
X100241251Y-65420001D01*
G75*
G02*
X100460001Y-65638751I0J-218750D01*
G01*
X100460001Y-66151251D01*
G75*
G02*
X100241251Y-66370001I-218750J0D01*
G01*
X99803751Y-66370001D01*
G75*
G02*
X99585001Y-66151251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C55,1*%
%TO.N,Net-(C55-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X89500001Y-55861251D02*
X89500001Y-55348751D01*
G75*
G02*
X89718751Y-55130001I218750J0D01*
G01*
X90156251Y-55130001D01*
G75*
G02*
X90375001Y-55348751I0J-218750D01*
G01*
X90375001Y-55861251D01*
G75*
G02*
X90156251Y-56080001I-218750J0D01*
G01*
X89718751Y-56080001D01*
G75*
G02*
X89500001Y-55861251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C55,2*%
%TO.N,MGTPTX2_P*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X91075001Y-55861251D02*
X91075001Y-55348751D01*
G75*
G02*
X91293751Y-55130001I218750J0D01*
G01*
X91731251Y-55130001D01*
G75*
G02*
X91950001Y-55348751I0J-218750D01*
G01*
X91950001Y-55861251D01*
G75*
G02*
X91731251Y-56080001I-218750J0D01*
G01*
X91293751Y-56080001D01*
G75*
G02*
X91075001Y-55861251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C56,1*%
%TO.N,Net-(C56-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X85490001Y-55861251D02*
X85490001Y-55348751D01*
G75*
G02*
X85708751Y-55130001I218750J0D01*
G01*
X86146251Y-55130001D01*
G75*
G02*
X86365001Y-55348751I0J-218750D01*
G01*
X86365001Y-55861251D01*
G75*
G02*
X86146251Y-56080001I-218750J0D01*
G01*
X85708751Y-56080001D01*
G75*
G02*
X85490001Y-55861251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C56,2*%
%TO.N,MGTPTX3_P*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X87065001Y-55861251D02*
X87065001Y-55348751D01*
G75*
G02*
X87283751Y-55130001I218750J0D01*
G01*
X87721251Y-55130001D01*
G75*
G02*
X87940001Y-55348751I0J-218750D01*
G01*
X87940001Y-55861251D01*
G75*
G02*
X87721251Y-56080001I-218750J0D01*
G01*
X87283751Y-56080001D01*
G75*
G02*
X87065001Y-55861251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C57,2*%
%TO.N,MGTPCLK0_P*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X91075001Y-53351251D02*
X91075001Y-52838751D01*
G75*
G02*
X91293751Y-52620001I218750J0D01*
G01*
X91731251Y-52620001D01*
G75*
G02*
X91950001Y-52838751I0J-218750D01*
G01*
X91950001Y-53351251D01*
G75*
G02*
X91731251Y-53570001I-218750J0D01*
G01*
X91293751Y-53570001D01*
G75*
G02*
X91075001Y-53351251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C57,1*%
%TO.N,Net-(C57-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X89500001Y-53351251D02*
X89500001Y-52838751D01*
G75*
G02*
X89718751Y-52620001I218750J0D01*
G01*
X90156251Y-52620001D01*
G75*
G02*
X90375001Y-52838751I0J-218750D01*
G01*
X90375001Y-53351251D01*
G75*
G02*
X90156251Y-53570001I-218750J0D01*
G01*
X89718751Y-53570001D01*
G75*
G02*
X89500001Y-53351251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C58,2*%
%TO.N,Net-(C58-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X87065001Y-53351251D02*
X87065001Y-52838751D01*
G75*
G02*
X87283751Y-52620001I218750J0D01*
G01*
X87721251Y-52620001D01*
G75*
G02*
X87940001Y-52838751I0J-218750D01*
G01*
X87940001Y-53351251D01*
G75*
G02*
X87721251Y-53570001I-218750J0D01*
G01*
X87283751Y-53570001D01*
G75*
G02*
X87065001Y-53351251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C58,1*%
%TO.N,Net-(C58-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X85490001Y-53351251D02*
X85490001Y-52838751D01*
G75*
G02*
X85708751Y-52620001I218750J0D01*
G01*
X86146251Y-52620001D01*
G75*
G02*
X86365001Y-52838751I0J-218750D01*
G01*
X86365001Y-53351251D01*
G75*
G02*
X86146251Y-53570001I-218750J0D01*
G01*
X85708751Y-53570001D01*
G75*
G02*
X85490001Y-53351251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C59,2*%
%TO.N,MGTPTX0_N*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X87045001Y-59071251D02*
X87045001Y-58558751D01*
G75*
G02*
X87263751Y-58340001I218750J0D01*
G01*
X87701251Y-58340001D01*
G75*
G02*
X87920001Y-58558751I0J-218750D01*
G01*
X87920001Y-59071251D01*
G75*
G02*
X87701251Y-59290001I-218750J0D01*
G01*
X87263751Y-59290001D01*
G75*
G02*
X87045001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C59,1*%
%TO.N,Net-(C59-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X85470001Y-59071251D02*
X85470001Y-58558751D01*
G75*
G02*
X85688751Y-58340001I218750J0D01*
G01*
X86126251Y-58340001D01*
G75*
G02*
X86345001Y-58558751I0J-218750D01*
G01*
X86345001Y-59071251D01*
G75*
G02*
X86126251Y-59290001I-218750J0D01*
G01*
X85688751Y-59290001D01*
G75*
G02*
X85470001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C60,2*%
%TO.N,MGTPTX1_N*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X83035001Y-59071251D02*
X83035001Y-58558751D01*
G75*
G02*
X83253751Y-58340001I218750J0D01*
G01*
X83691251Y-58340001D01*
G75*
G02*
X83910001Y-58558751I0J-218750D01*
G01*
X83910001Y-59071251D01*
G75*
G02*
X83691251Y-59290001I-218750J0D01*
G01*
X83253751Y-59290001D01*
G75*
G02*
X83035001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C60,1*%
%TO.N,Net-(C60-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X81460001Y-59071251D02*
X81460001Y-58558751D01*
G75*
G02*
X81678751Y-58340001I218750J0D01*
G01*
X82116251Y-58340001D01*
G75*
G02*
X82335001Y-58558751I0J-218750D01*
G01*
X82335001Y-59071251D01*
G75*
G02*
X82116251Y-59290001I-218750J0D01*
G01*
X81678751Y-59290001D01*
G75*
G02*
X81460001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C61,2*%
%TO.N,MGTPTX2_N*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X79025001Y-59071251D02*
X79025001Y-58558751D01*
G75*
G02*
X79243751Y-58340001I218750J0D01*
G01*
X79681251Y-58340001D01*
G75*
G02*
X79900001Y-58558751I0J-218750D01*
G01*
X79900001Y-59071251D01*
G75*
G02*
X79681251Y-59290001I-218750J0D01*
G01*
X79243751Y-59290001D01*
G75*
G02*
X79025001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C61,1*%
%TO.N,Net-(C61-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X77450001Y-59071251D02*
X77450001Y-58558751D01*
G75*
G02*
X77668751Y-58340001I218750J0D01*
G01*
X78106251Y-58340001D01*
G75*
G02*
X78325001Y-58558751I0J-218750D01*
G01*
X78325001Y-59071251D01*
G75*
G02*
X78106251Y-59290001I-218750J0D01*
G01*
X77668751Y-59290001D01*
G75*
G02*
X77450001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C62,2*%
%TO.N,MGTPTX3_N*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X75015001Y-59071251D02*
X75015001Y-58558751D01*
G75*
G02*
X75233751Y-58340001I218750J0D01*
G01*
X75671251Y-58340001D01*
G75*
G02*
X75890001Y-58558751I0J-218750D01*
G01*
X75890001Y-59071251D01*
G75*
G02*
X75671251Y-59290001I-218750J0D01*
G01*
X75233751Y-59290001D01*
G75*
G02*
X75015001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C62,1*%
%TO.N,Net-(C62-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X73440001Y-59071251D02*
X73440001Y-58558751D01*
G75*
G02*
X73658751Y-58340001I218750J0D01*
G01*
X74096251Y-58340001D01*
G75*
G02*
X74315001Y-58558751I0J-218750D01*
G01*
X74315001Y-59071251D01*
G75*
G02*
X74096251Y-59290001I-218750J0D01*
G01*
X73658751Y-59290001D01*
G75*
G02*
X73440001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C63,1*%
%TO.N,Net-(C63-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X69430001Y-59071251D02*
X69430001Y-58558751D01*
G75*
G02*
X69648751Y-58340001I218750J0D01*
G01*
X70086251Y-58340001D01*
G75*
G02*
X70305001Y-58558751I0J-218750D01*
G01*
X70305001Y-59071251D01*
G75*
G02*
X70086251Y-59290001I-218750J0D01*
G01*
X69648751Y-59290001D01*
G75*
G02*
X69430001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C63,2*%
%TO.N,MGTPCLK0_N*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X71005001Y-59071251D02*
X71005001Y-58558751D01*
G75*
G02*
X71223751Y-58340001I218750J0D01*
G01*
X71661251Y-58340001D01*
G75*
G02*
X71880001Y-58558751I0J-218750D01*
G01*
X71880001Y-59071251D01*
G75*
G02*
X71661251Y-59290001I-218750J0D01*
G01*
X71223751Y-59290001D01*
G75*
G02*
X71005001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C64,1*%
%TO.N,Net-(C64-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X65420001Y-59071251D02*
X65420001Y-58558751D01*
G75*
G02*
X65638751Y-58340001I218750J0D01*
G01*
X66076251Y-58340001D01*
G75*
G02*
X66295001Y-58558751I0J-218750D01*
G01*
X66295001Y-59071251D01*
G75*
G02*
X66076251Y-59290001I-218750J0D01*
G01*
X65638751Y-59290001D01*
G75*
G02*
X65420001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C64,2*%
%TO.N,Net-(C64-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X66995001Y-59071251D02*
X66995001Y-58558751D01*
G75*
G02*
X67213751Y-58340001I218750J0D01*
G01*
X67651251Y-58340001D01*
G75*
G02*
X67870001Y-58558751I0J-218750D01*
G01*
X67870001Y-59071251D01*
G75*
G02*
X67651251Y-59290001I-218750J0D01*
G01*
X67213751Y-59290001D01*
G75*
G02*
X66995001Y-59071251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C65,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-33740001Y-132708749D02*
X-33740001Y-133221249D01*
G75*
G02*
X-33958751Y-133439999I-218750J0D01*
G01*
X-34396251Y-133439999D01*
G75*
G02*
X-34615001Y-133221249I0J218750D01*
G01*
X-34615001Y-132708749D01*
G75*
G02*
X-34396251Y-132489999I218750J0D01*
G01*
X-33958751Y-132489999D01*
G75*
G02*
X-33740001Y-132708749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C65,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-35315001Y-132708749D02*
X-35315001Y-133221249D01*
G75*
G02*
X-35533751Y-133439999I-218750J0D01*
G01*
X-35971251Y-133439999D01*
G75*
G02*
X-36190001Y-133221249I0J218750D01*
G01*
X-36190001Y-132708749D01*
G75*
G02*
X-35971251Y-132489999I218750J0D01*
G01*
X-35533751Y-132489999D01*
G75*
G02*
X-35315001Y-132708749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C66,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-31305001Y-132708749D02*
X-31305001Y-133221249D01*
G75*
G02*
X-31523751Y-133439999I-218750J0D01*
G01*
X-31961251Y-133439999D01*
G75*
G02*
X-32180001Y-133221249I0J218750D01*
G01*
X-32180001Y-132708749D01*
G75*
G02*
X-31961251Y-132489999I218750J0D01*
G01*
X-31523751Y-132489999D01*
G75*
G02*
X-31305001Y-132708749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C66,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-29730001Y-132708749D02*
X-29730001Y-133221249D01*
G75*
G02*
X-29948751Y-133439999I-218750J0D01*
G01*
X-30386251Y-133439999D01*
G75*
G02*
X-30605001Y-133221249I0J218750D01*
G01*
X-30605001Y-132708749D01*
G75*
G02*
X-30386251Y-132489999I218750J0D01*
G01*
X-29948751Y-132489999D01*
G75*
G02*
X-29730001Y-132708749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C67,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-14185001Y-112968749D02*
X-14185001Y-113481249D01*
G75*
G02*
X-14403751Y-113699999I-218750J0D01*
G01*
X-14841251Y-113699999D01*
G75*
G02*
X-15060001Y-113481249I0J218750D01*
G01*
X-15060001Y-112968749D01*
G75*
G02*
X-14841251Y-112749999I218750J0D01*
G01*
X-14403751Y-112749999D01*
G75*
G02*
X-14185001Y-112968749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C67,1*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-12610001Y-112968749D02*
X-12610001Y-113481249D01*
G75*
G02*
X-12828751Y-113699999I-218750J0D01*
G01*
X-13266251Y-113699999D01*
G75*
G02*
X-13485001Y-113481249I0J218750D01*
G01*
X-13485001Y-112968749D01*
G75*
G02*
X-13266251Y-112749999I218750J0D01*
G01*
X-12828751Y-112749999D01*
G75*
G02*
X-12610001Y-112968749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C68,2*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-20975001Y-120158749D02*
X-20975001Y-120671249D01*
G75*
G02*
X-21193751Y-120889999I-218750J0D01*
G01*
X-21631251Y-120889999D01*
G75*
G02*
X-21850001Y-120671249I0J218750D01*
G01*
X-21850001Y-120158749D01*
G75*
G02*
X-21631251Y-119939999I218750J0D01*
G01*
X-21193751Y-119939999D01*
G75*
G02*
X-20975001Y-120158749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C68,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-19400001Y-120158749D02*
X-19400001Y-120671249D01*
G75*
G02*
X-19618751Y-120889999I-218750J0D01*
G01*
X-20056251Y-120889999D01*
G75*
G02*
X-20275001Y-120671249I0J218750D01*
G01*
X-20275001Y-120158749D01*
G75*
G02*
X-20056251Y-119939999I218750J0D01*
G01*
X-19618751Y-119939999D01*
G75*
G02*
X-19400001Y-120158749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C69,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234326250Y-83797500D02*
X233813750Y-83797500D01*
G75*
G02*
X233595000Y-83578750I0J218750D01*
G01*
X233595000Y-83141250D01*
G75*
G02*
X233813750Y-82922500I218750J0D01*
G01*
X234326250Y-82922500D01*
G75*
G02*
X234545000Y-83141250I0J-218750D01*
G01*
X234545000Y-83578750D01*
G75*
G02*
X234326250Y-83797500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C69,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234326250Y-82222500D02*
X233813750Y-82222500D01*
G75*
G02*
X233595000Y-82003750I0J218750D01*
G01*
X233595000Y-81566250D01*
G75*
G02*
X233813750Y-81347500I218750J0D01*
G01*
X234326250Y-81347500D01*
G75*
G02*
X234545000Y-81566250I0J-218750D01*
G01*
X234545000Y-82003750D01*
G75*
G02*
X234326250Y-82222500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C70,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235826250Y-82222500D02*
X235313750Y-82222500D01*
G75*
G02*
X235095000Y-82003750I0J218750D01*
G01*
X235095000Y-81566250D01*
G75*
G02*
X235313750Y-81347500I218750J0D01*
G01*
X235826250Y-81347500D01*
G75*
G02*
X236045000Y-81566250I0J-218750D01*
G01*
X236045000Y-82003750D01*
G75*
G02*
X235826250Y-82222500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C70,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235826250Y-83797500D02*
X235313750Y-83797500D01*
G75*
G02*
X235095000Y-83578750I0J218750D01*
G01*
X235095000Y-83141250D01*
G75*
G02*
X235313750Y-82922500I218750J0D01*
G01*
X235826250Y-82922500D01*
G75*
G02*
X236045000Y-83141250I0J-218750D01*
G01*
X236045000Y-83578750D01*
G75*
G02*
X235826250Y-83797500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C71,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X229256250Y-91107500D02*
X228743750Y-91107500D01*
G75*
G02*
X228525000Y-90888750I0J218750D01*
G01*
X228525000Y-90451250D01*
G75*
G02*
X228743750Y-90232500I218750J0D01*
G01*
X229256250Y-90232500D01*
G75*
G02*
X229475000Y-90451250I0J-218750D01*
G01*
X229475000Y-90888750D01*
G75*
G02*
X229256250Y-91107500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C71,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X229256250Y-92682500D02*
X228743750Y-92682500D01*
G75*
G02*
X228525000Y-92463750I0J218750D01*
G01*
X228525000Y-92026250D01*
G75*
G02*
X228743750Y-91807500I218750J0D01*
G01*
X229256250Y-91807500D01*
G75*
G02*
X229475000Y-92026250I0J-218750D01*
G01*
X229475000Y-92463750D01*
G75*
G02*
X229256250Y-92682500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C72,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X238906250Y-83792500D02*
X238393750Y-83792500D01*
G75*
G02*
X238175000Y-83573750I0J218750D01*
G01*
X238175000Y-83136250D01*
G75*
G02*
X238393750Y-82917500I218750J0D01*
G01*
X238906250Y-82917500D01*
G75*
G02*
X239125000Y-83136250I0J-218750D01*
G01*
X239125000Y-83573750D01*
G75*
G02*
X238906250Y-83792500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C72,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X238906250Y-82217500D02*
X238393750Y-82217500D01*
G75*
G02*
X238175000Y-81998750I0J218750D01*
G01*
X238175000Y-81561250D01*
G75*
G02*
X238393750Y-81342500I218750J0D01*
G01*
X238906250Y-81342500D01*
G75*
G02*
X239125000Y-81561250I0J-218750D01*
G01*
X239125000Y-81998750D01*
G75*
G02*
X238906250Y-82217500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C73,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X227746250Y-91097500D02*
X227233750Y-91097500D01*
G75*
G02*
X227015000Y-90878750I0J218750D01*
G01*
X227015000Y-90441250D01*
G75*
G02*
X227233750Y-90222500I218750J0D01*
G01*
X227746250Y-90222500D01*
G75*
G02*
X227965000Y-90441250I0J-218750D01*
G01*
X227965000Y-90878750D01*
G75*
G02*
X227746250Y-91097500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C73,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X227746250Y-92672500D02*
X227233750Y-92672500D01*
G75*
G02*
X227015000Y-92453750I0J218750D01*
G01*
X227015000Y-92016250D01*
G75*
G02*
X227233750Y-91797500I218750J0D01*
G01*
X227746250Y-91797500D01*
G75*
G02*
X227965000Y-92016250I0J-218750D01*
G01*
X227965000Y-92453750D01*
G75*
G02*
X227746250Y-92672500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C74,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237406250Y-83792500D02*
X236893750Y-83792500D01*
G75*
G02*
X236675000Y-83573750I0J218750D01*
G01*
X236675000Y-83136250D01*
G75*
G02*
X236893750Y-82917500I218750J0D01*
G01*
X237406250Y-82917500D01*
G75*
G02*
X237625000Y-83136250I0J-218750D01*
G01*
X237625000Y-83573750D01*
G75*
G02*
X237406250Y-83792500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C74,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237406250Y-82217500D02*
X236893750Y-82217500D01*
G75*
G02*
X236675000Y-81998750I0J218750D01*
G01*
X236675000Y-81561250D01*
G75*
G02*
X236893750Y-81342500I218750J0D01*
G01*
X237406250Y-81342500D01*
G75*
G02*
X237625000Y-81561250I0J-218750D01*
G01*
X237625000Y-81998750D01*
G75*
G02*
X237406250Y-82217500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C75,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233983750Y-89472500D02*
X234496250Y-89472500D01*
G75*
G02*
X234715000Y-89691250I0J-218750D01*
G01*
X234715000Y-90128750D01*
G75*
G02*
X234496250Y-90347500I-218750J0D01*
G01*
X233983750Y-90347500D01*
G75*
G02*
X233765000Y-90128750I0J218750D01*
G01*
X233765000Y-89691250D01*
G75*
G02*
X233983750Y-89472500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C75,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233983750Y-87897500D02*
X234496250Y-87897500D01*
G75*
G02*
X234715000Y-88116250I0J-218750D01*
G01*
X234715000Y-88553750D01*
G75*
G02*
X234496250Y-88772500I-218750J0D01*
G01*
X233983750Y-88772500D01*
G75*
G02*
X233765000Y-88553750I0J218750D01*
G01*
X233765000Y-88116250D01*
G75*
G02*
X233983750Y-87897500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C76,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230983750Y-87897500D02*
X231496250Y-87897500D01*
G75*
G02*
X231715000Y-88116250I0J-218750D01*
G01*
X231715000Y-88553750D01*
G75*
G02*
X231496250Y-88772500I-218750J0D01*
G01*
X230983750Y-88772500D01*
G75*
G02*
X230765000Y-88553750I0J218750D01*
G01*
X230765000Y-88116250D01*
G75*
G02*
X230983750Y-87897500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C76,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230983750Y-89472500D02*
X231496250Y-89472500D01*
G75*
G02*
X231715000Y-89691250I0J-218750D01*
G01*
X231715000Y-90128750D01*
G75*
G02*
X231496250Y-90347500I-218750J0D01*
G01*
X230983750Y-90347500D01*
G75*
G02*
X230765000Y-90128750I0J218750D01*
G01*
X230765000Y-89691250D01*
G75*
G02*
X230983750Y-89472500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C77,2*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232940000Y-79933750D02*
X232940000Y-80446250D01*
G75*
G02*
X232721250Y-80665000I-218750J0D01*
G01*
X232283750Y-80665000D01*
G75*
G02*
X232065000Y-80446250I0J218750D01*
G01*
X232065000Y-79933750D01*
G75*
G02*
X232283750Y-79715000I218750J0D01*
G01*
X232721250Y-79715000D01*
G75*
G02*
X232940000Y-79933750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C77,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234515000Y-79933750D02*
X234515000Y-80446250D01*
G75*
G02*
X234296250Y-80665000I-218750J0D01*
G01*
X233858750Y-80665000D01*
G75*
G02*
X233640000Y-80446250I0J218750D01*
G01*
X233640000Y-79933750D01*
G75*
G02*
X233858750Y-79715000I218750J0D01*
G01*
X234296250Y-79715000D01*
G75*
G02*
X234515000Y-79933750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C78,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X292993750Y-83525000D02*
X293506250Y-83525000D01*
G75*
G02*
X293725000Y-83743750I0J-218750D01*
G01*
X293725000Y-84181250D01*
G75*
G02*
X293506250Y-84400000I-218750J0D01*
G01*
X292993750Y-84400000D01*
G75*
G02*
X292775000Y-84181250I0J218750D01*
G01*
X292775000Y-83743750D01*
G75*
G02*
X292993750Y-83525000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C78,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X292993750Y-85100000D02*
X293506250Y-85100000D01*
G75*
G02*
X293725000Y-85318750I0J-218750D01*
G01*
X293725000Y-85756250D01*
G75*
G02*
X293506250Y-85975000I-218750J0D01*
G01*
X292993750Y-85975000D01*
G75*
G02*
X292775000Y-85756250I0J218750D01*
G01*
X292775000Y-85318750D01*
G75*
G02*
X292993750Y-85100000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C79,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X231246250Y-82207500D02*
X230733750Y-82207500D01*
G75*
G02*
X230515000Y-81988750I0J218750D01*
G01*
X230515000Y-81551250D01*
G75*
G02*
X230733750Y-81332500I218750J0D01*
G01*
X231246250Y-81332500D01*
G75*
G02*
X231465000Y-81551250I0J-218750D01*
G01*
X231465000Y-81988750D01*
G75*
G02*
X231246250Y-82207500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C79,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X231246250Y-83782500D02*
X230733750Y-83782500D01*
G75*
G02*
X230515000Y-83563750I0J218750D01*
G01*
X230515000Y-83126250D01*
G75*
G02*
X230733750Y-82907500I218750J0D01*
G01*
X231246250Y-82907500D01*
G75*
G02*
X231465000Y-83126250I0J-218750D01*
G01*
X231465000Y-83563750D01*
G75*
G02*
X231246250Y-83782500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C80,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X291993750Y-76062500D02*
X292506250Y-76062500D01*
G75*
G02*
X292725000Y-76281250I0J-218750D01*
G01*
X292725000Y-76718750D01*
G75*
G02*
X292506250Y-76937500I-218750J0D01*
G01*
X291993750Y-76937500D01*
G75*
G02*
X291775000Y-76718750I0J218750D01*
G01*
X291775000Y-76281250D01*
G75*
G02*
X291993750Y-76062500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C80,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X291993750Y-77637500D02*
X292506250Y-77637500D01*
G75*
G02*
X292725000Y-77856250I0J-218750D01*
G01*
X292725000Y-78293750D01*
G75*
G02*
X292506250Y-78512500I-218750J0D01*
G01*
X291993750Y-78512500D01*
G75*
G02*
X291775000Y-78293750I0J218750D01*
G01*
X291775000Y-77856250D01*
G75*
G02*
X291993750Y-77637500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C81,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X294493750Y-87812500D02*
X295006250Y-87812500D01*
G75*
G02*
X295225000Y-88031250I0J-218750D01*
G01*
X295225000Y-88468750D01*
G75*
G02*
X295006250Y-88687500I-218750J0D01*
G01*
X294493750Y-88687500D01*
G75*
G02*
X294275000Y-88468750I0J218750D01*
G01*
X294275000Y-88031250D01*
G75*
G02*
X294493750Y-87812500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C81,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X294493750Y-89387500D02*
X295006250Y-89387500D01*
G75*
G02*
X295225000Y-89606250I0J-218750D01*
G01*
X295225000Y-90043750D01*
G75*
G02*
X295006250Y-90262500I-218750J0D01*
G01*
X294493750Y-90262500D01*
G75*
G02*
X294275000Y-90043750I0J218750D01*
G01*
X294275000Y-89606250D01*
G75*
G02*
X294493750Y-89387500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C82,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232483750Y-87897500D02*
X232996250Y-87897500D01*
G75*
G02*
X233215000Y-88116250I0J-218750D01*
G01*
X233215000Y-88553750D01*
G75*
G02*
X232996250Y-88772500I-218750J0D01*
G01*
X232483750Y-88772500D01*
G75*
G02*
X232265000Y-88553750I0J218750D01*
G01*
X232265000Y-88116250D01*
G75*
G02*
X232483750Y-87897500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C82,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232483750Y-89472500D02*
X232996250Y-89472500D01*
G75*
G02*
X233215000Y-89691250I0J-218750D01*
G01*
X233215000Y-90128750D01*
G75*
G02*
X232996250Y-90347500I-218750J0D01*
G01*
X232483750Y-90347500D01*
G75*
G02*
X232265000Y-90128750I0J218750D01*
G01*
X232265000Y-89691250D01*
G75*
G02*
X232483750Y-89472500I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,C83,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232746250Y-82207500D02*
X232233750Y-82207500D01*
G75*
G02*
X232015000Y-81988750I0J218750D01*
G01*
X232015000Y-81551250D01*
G75*
G02*
X232233750Y-81332500I218750J0D01*
G01*
X232746250Y-81332500D01*
G75*
G02*
X232965000Y-81551250I0J-218750D01*
G01*
X232965000Y-81988750D01*
G75*
G02*
X232746250Y-82207500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,C83,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232746250Y-83782500D02*
X232233750Y-83782500D01*
G75*
G02*
X232015000Y-83563750I0J218750D01*
G01*
X232015000Y-83126250D01*
G75*
G02*
X232233750Y-82907500I218750J0D01*
G01*
X232746250Y-82907500D01*
G75*
G02*
X232965000Y-83126250I0J-218750D01*
G01*
X232965000Y-83563750D01*
G75*
G02*
X232746250Y-83782500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,D1,1*%
%TO.N,Net-(D1-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X236387500Y-157356250D02*
X236387500Y-156843750D01*
G75*
G02*
X236606250Y-156625000I218750J0D01*
G01*
X237043750Y-156625000D01*
G75*
G02*
X237262500Y-156843750I0J-218750D01*
G01*
X237262500Y-157356250D01*
G75*
G02*
X237043750Y-157575000I-218750J0D01*
G01*
X236606250Y-157575000D01*
G75*
G02*
X236387500Y-157356250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,D1,2*%
%TO.N,Net-(D1-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237962500Y-157356250D02*
X237962500Y-156843750D01*
G75*
G02*
X238181250Y-156625000I218750J0D01*
G01*
X238618750Y-156625000D01*
G75*
G02*
X238837500Y-156843750I0J-218750D01*
G01*
X238837500Y-157356250D01*
G75*
G02*
X238618750Y-157575000I-218750J0D01*
G01*
X238181250Y-157575000D01*
G75*
G02*
X237962500Y-157356250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,D2,2*%
%TO.N,Net-(D2-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237962500Y-161356250D02*
X237962500Y-160843750D01*
G75*
G02*
X238181250Y-160625000I218750J0D01*
G01*
X238618750Y-160625000D01*
G75*
G02*
X238837500Y-160843750I0J-218750D01*
G01*
X238837500Y-161356250D01*
G75*
G02*
X238618750Y-161575000I-218750J0D01*
G01*
X238181250Y-161575000D01*
G75*
G02*
X237962500Y-161356250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,D2,1*%
%TO.N,Net-(D2-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X236387500Y-161356250D02*
X236387500Y-160843750D01*
G75*
G02*
X236606250Y-160625000I218750J0D01*
G01*
X237043750Y-160625000D01*
G75*
G02*
X237262500Y-160843750I0J-218750D01*
G01*
X237262500Y-161356250D01*
G75*
G02*
X237043750Y-161575000I-218750J0D01*
G01*
X236606250Y-161575000D01*
G75*
G02*
X236387500Y-161356250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,D3,2*%
%TO.N,Net-(D3-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X72424999Y-85418749D02*
X72424999Y-85931249D01*
G75*
G02*
X72206249Y-86149999I-218750J0D01*
G01*
X71768749Y-86149999D01*
G75*
G02*
X71549999Y-85931249I0J218750D01*
G01*
X71549999Y-85418749D01*
G75*
G02*
X71768749Y-85199999I218750J0D01*
G01*
X72206249Y-85199999D01*
G75*
G02*
X72424999Y-85418749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,D3,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X73999999Y-85418749D02*
X73999999Y-85931249D01*
G75*
G02*
X73781249Y-86149999I-218750J0D01*
G01*
X73343749Y-86149999D01*
G75*
G02*
X73124999Y-85931249I0J218750D01*
G01*
X73124999Y-85418749D01*
G75*
G02*
X73343749Y-85199999I218750J0D01*
G01*
X73781249Y-85199999D01*
G75*
G02*
X73999999Y-85418749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,D4,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X23449999Y-132668749D02*
X23449999Y-133181249D01*
G75*
G02*
X23231249Y-133399999I-218750J0D01*
G01*
X22793749Y-133399999D01*
G75*
G02*
X22574999Y-133181249I0J218750D01*
G01*
X22574999Y-132668749D01*
G75*
G02*
X22793749Y-132449999I218750J0D01*
G01*
X23231249Y-132449999D01*
G75*
G02*
X23449999Y-132668749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,D4,2*%
%TO.N,Net-(D4-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X21874999Y-132668749D02*
X21874999Y-133181249D01*
G75*
G02*
X21656249Y-133399999I-218750J0D01*
G01*
X21218749Y-133399999D01*
G75*
G02*
X20999999Y-133181249I0J218750D01*
G01*
X20999999Y-132668749D01*
G75*
G02*
X21218749Y-132449999I218750J0D01*
G01*
X21656249Y-132449999D01*
G75*
G02*
X21874999Y-132668749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
D17*
%TO.P,D5,2*%
%TO.N,GND*%
X245150000Y-131100000D03*
%TO.P,D5,*%
%TO.N,*%
X243250000Y-131100000D03*
%TO.P,D5,1*%
%TO.N,Net-(D5-Pad1)*%
X244200000Y-133100000D03*
%TD*%
%TO.P,D6,1*%
%TO.N,Net-(D6-Pad1)*%
X240600000Y-133100000D03*
%TO.P,D6,*%
%TO.N,*%
X239650000Y-131100000D03*
%TO.P,D6,2*%
%TO.N,GND*%
X241550000Y-131100000D03*
%TD*%
%TO.P,D7,2*%
%TO.N,GND*%
X237950000Y-131100000D03*
%TO.P,D7,*%
%TO.N,*%
X236050000Y-131100000D03*
%TO.P,D7,1*%
%TO.N,Net-(D7-Pad1)*%
X237000000Y-133100000D03*
%TD*%
%TO.P,D8,1*%
%TO.N,Net-(D8-Pad1)*%
X233400000Y-133100000D03*
%TO.P,D8,*%
%TO.N,*%
X232450000Y-131100000D03*
%TO.P,D8,2*%
%TO.N,GND*%
X234350000Y-131100000D03*
%TD*%
%TO.P,D9,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X11979999Y-113344999D02*
X11979999Y-113544999D01*
G75*
G02*
X11879999Y-113644999I-100000J0D01*
G01*
X11619999Y-113644999D01*
G75*
G02*
X11519999Y-113544999I0J100000D01*
G01*
X11519999Y-113344999D01*
G75*
G02*
X11619999Y-113244999I100000J0D01*
G01*
X11879999Y-113244999D01*
G75*
G02*
X11979999Y-113344999I0J-100000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,D9,2*%
%TO.N,Net-(D9-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X11339999Y-113344999D02*
X11339999Y-113544999D01*
G75*
G02*
X11239999Y-113644999I-100000J0D01*
G01*
X10979999Y-113644999D01*
G75*
G02*
X10879999Y-113544999I0J100000D01*
G01*
X10879999Y-113344999D01*
G75*
G02*
X10979999Y-113244999I100000J0D01*
G01*
X11239999Y-113244999D01*
G75*
G02*
X11339999Y-113344999I0J-100000D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,J2,1*%
%TO.N,+3.3V*%
%TA.AperFunction,ComponentPad*%
G36*
G01*
X146400001Y-100950000D02*
X149199999Y-100950000D01*
G75*
G02*
X149450000Y-101200001I0J-250001D01*
G01*
X149450000Y-103399999D01*
G75*
G02*
X149199999Y-103650000I-250001J0D01*
G01*
X146400001Y-103650000D01*
G75*
G02*
X146150000Y-103399999I0J250001D01*
G01*
X146150000Y-101200001D01*
G75*
G02*
X146400001Y-100950000I250001J0D01*
G01*
G37*
%TD.AperFunction*%
D18*
%TO.P,J2,2*%
X147800000Y-106500000D03*
%TO.P,J2,3*%
%TO.N,GND*%
X147800000Y-110700000D03*
%TO.P,J2,4*%
%TO.N,+5V*%
X147800000Y-114900000D03*
%TO.P,J2,5*%
%TO.N,GND*%
X147800000Y-119100000D03*
%TO.P,J2,6*%
%TO.N,+5V*%
X147800000Y-123300000D03*
%TO.P,J2,7*%
%TO.N,GND*%
X147800000Y-127500000D03*
%TO.P,J2,8*%
%TO.N,ATX_POWEROK*%
X147800000Y-131700000D03*
%TO.P,J2,9*%
%TO.N,Net-(J2-Pad9)*%
X147800000Y-135900000D03*
%TO.P,J2,10*%
%TO.N,+12V*%
X147800000Y-140100000D03*
%TO.P,J2,11*%
X147800000Y-144300000D03*
%TO.P,J2,12*%
%TO.N,+3.3V*%
X147800000Y-148500000D03*
%TO.P,J2,13*%
X142300000Y-102300000D03*
%TO.P,J2,14*%
%TO.N,-12V*%
X142300000Y-106500000D03*
%TO.P,J2,15*%
%TO.N,GND*%
X142300000Y-110700000D03*
%TO.P,J2,16*%
%TO.N,Net-(J2-Pad16)*%
X142300000Y-114900000D03*
%TO.P,J2,17*%
%TO.N,GND*%
X142300000Y-119100000D03*
%TO.P,J2,18*%
X142300000Y-123300000D03*
%TO.P,J2,19*%
X142300000Y-127500000D03*
%TO.P,J2,20*%
%TO.N,Net-(J2-Pad20)*%
X142300000Y-131700000D03*
%TO.P,J2,21*%
%TO.N,+5V*%
X142300000Y-135900000D03*
%TO.P,J2,22*%
X142300000Y-140100000D03*
%TO.P,J2,23*%
X142300000Y-144300000D03*
%TO.P,J2,24*%
%TO.N,GND*%
X142300000Y-148500000D03*
%TD*%
D19*
%TO.P,J3,1*%
%TO.N,Net-(J3-Pad1)*%
X166000000Y-108000000D03*
D20*
%TO.P,J3,2*%
X163460000Y-108000000D03*
%TO.P,J3,3*%
X166000000Y-105460000D03*
%TO.P,J3,4*%
X163460000Y-105460000D03*
%TO.P,J3,5*%
%TO.N,VCCBRAM*%
X166000000Y-102920000D03*
%TO.P,J3,6*%
%TO.N,VCCFPGA_S1_1.2V*%
X163460000Y-102920000D03*
%TO.P,J3,7*%
%TO.N,VCCAUX*%
X166000000Y-100380000D03*
%TO.P,J3,8*%
%TO.N,+3.3V*%
X163460000Y-100380000D03*
%TD*%
%TO.P,J4,8*%
%TO.N,+3.3V*%
X179460000Y-100380000D03*
%TO.P,J4,7*%
%TO.N,VCCAUX*%
X182000000Y-100380000D03*
%TO.P,J4,6*%
%TO.N,VCCFPGA_S1_1.2V*%
X179460000Y-102920000D03*
%TO.P,J4,5*%
%TO.N,VCCBRAM*%
X182000000Y-102920000D03*
%TO.P,J4,4*%
%TO.N,Net-(J4-Pad1)*%
X179460000Y-105460000D03*
%TO.P,J4,3*%
X182000000Y-105460000D03*
%TO.P,J4,2*%
X179460000Y-108000000D03*
D19*
%TO.P,J4,1*%
X182000000Y-108000000D03*
%TD*%
D20*
%TO.P,J5,8*%
%TO.N,+3.3V*%
X155460000Y-100380000D03*
%TO.P,J5,7*%
%TO.N,VCCAUX*%
X158000000Y-100380000D03*
%TO.P,J5,6*%
%TO.N,VCCFPGA_S1_1.2V*%
X155460000Y-102920000D03*
%TO.P,J5,5*%
%TO.N,VCCBRAM*%
X158000000Y-102920000D03*
%TO.P,J5,4*%
%TO.N,Net-(J5-Pad1)*%
X155460000Y-105460000D03*
%TO.P,J5,3*%
X158000000Y-105460000D03*
%TO.P,J5,2*%
X155460000Y-108000000D03*
D19*
%TO.P,J5,1*%
X158000000Y-108000000D03*
%TD*%
%TO.P,J6,1*%
%TO.N,Net-(J6-Pad1)*%
X174000000Y-108000000D03*
D20*
%TO.P,J6,2*%
X171460000Y-108000000D03*
%TO.P,J6,3*%
X174000000Y-105460000D03*
%TO.P,J6,4*%
X171460000Y-105460000D03*
%TO.P,J6,5*%
%TO.N,VCCBRAM*%
X174000000Y-102920000D03*
%TO.P,J6,6*%
%TO.N,VCCFPGA_S1_1.2V*%
X171460000Y-102920000D03*
%TO.P,J6,7*%
%TO.N,VCCAUX*%
X174000000Y-100380000D03*
%TO.P,J6,8*%
%TO.N,+3.3V*%
X171460000Y-100380000D03*
%TD*%
D19*
%TO.P,J7,1*%
%TO.N,VCCFPGA_S1_VREF_V1*%
X166000000Y-114000000D03*
D20*
%TO.P,J7,2*%
%TO.N,Net-(J7-Pad2)*%
X163460000Y-114000000D03*
%TD*%
%TO.P,J8,2*%
%TO.N,Net-(J8-Pad2)*%
X179460000Y-114000000D03*
D19*
%TO.P,J8,1*%
%TO.N,VCCFPGA_S1_VREF_V2*%
X182000000Y-114000000D03*
%TD*%
D20*
%TO.P,J9,2*%
%TO.N,Net-(J9-Pad2)*%
X155460000Y-114000000D03*
D19*
%TO.P,J9,1*%
%TO.N,VCCFPGA_S1_VREF_V3*%
X158000000Y-114000000D03*
%TD*%
%TO.P,J10,1*%
%TO.N,VCCFPGA_S1_VREF_V4*%
X174000000Y-114000000D03*
D20*
%TO.P,J10,2*%
%TO.N,Net-(J10-Pad2)*%
X171460000Y-114000000D03*
%TD*%
D21*
%TO.P,J11,1*%
%TO.N,-12V*%
X156800000Y-170700000D03*
%TD*%
%TO.P,J12,1*%
%TO.N,+5V*%
X196250000Y-170700000D03*
%TD*%
%TO.P,J13,1*%
%TO.N,+12V*%
X209400000Y-170700000D03*
%TD*%
D20*
%TO.P,J14,5*%
%TO.N,-12V*%
X156900000Y-147540000D03*
%TO.P,J14,4*%
X156900000Y-150080000D03*
%TO.P,J14,3*%
X156900000Y-152620000D03*
%TO.P,J14,2*%
X156900000Y-155160000D03*
D19*
%TO.P,J14,1*%
X156900000Y-157700000D03*
%TD*%
D20*
%TO.P,J15,5*%
%TO.N,+5V*%
X196200000Y-147540000D03*
%TO.P,J15,4*%
X196200000Y-150080000D03*
%TO.P,J15,3*%
X196200000Y-152620000D03*
%TO.P,J15,2*%
X196200000Y-155160000D03*
D19*
%TO.P,J15,1*%
X196200000Y-157700000D03*
%TD*%
D20*
%TO.P,J16,5*%
%TO.N,+12V*%
X210600000Y-147540000D03*
%TO.P,J16,4*%
X210600000Y-150080000D03*
%TO.P,J16,3*%
X210600000Y-152620000D03*
%TO.P,J16,2*%
X210600000Y-155160000D03*
D19*
%TO.P,J16,1*%
X210600000Y-157700000D03*
%TD*%
%TO.P,J17,1*%
%TO.N,VCCFPGA_S1_1.2V*%
X196800000Y-111600000D03*
D20*
%TO.P,J17,2*%
X196800000Y-109060000D03*
%TO.P,J17,3*%
X196800000Y-106520000D03*
%TO.P,J17,4*%
X196800000Y-103980000D03*
%TO.P,J17,5*%
X196800000Y-101440000D03*
%TD*%
%TO.P,J18,5*%
%TO.N,VCCBRAM*%
X191000000Y-101440000D03*
%TO.P,J18,4*%
X191000000Y-103980000D03*
%TO.P,J18,3*%
X191000000Y-106520000D03*
%TO.P,J18,2*%
X191000000Y-109060000D03*
D19*
%TO.P,J18,1*%
X191000000Y-111600000D03*
%TD*%
D21*
%TO.P,J19,1*%
%TO.N,+3.3V*%
X183100000Y-170700000D03*
%TD*%
%TO.P,J20,1*%
%TO.N,GND*%
X169950000Y-170700000D03*
%TD*%
D19*
%TO.P,J21,1*%
%TO.N,+3.3V*%
X182700000Y-157700000D03*
D20*
%TO.P,J21,2*%
X182700000Y-155160000D03*
%TO.P,J21,3*%
X182700000Y-152620000D03*
%TO.P,J21,4*%
X182700000Y-150080000D03*
%TO.P,J21,5*%
X182700000Y-147540000D03*
%TD*%
%TO.P,J22,5*%
%TO.N,GND*%
X169900000Y-147540000D03*
%TO.P,J22,4*%
X169900000Y-150080000D03*
%TO.P,J22,3*%
X169900000Y-152620000D03*
%TO.P,J22,2*%
X169900000Y-155160000D03*
D19*
%TO.P,J22,1*%
X169900000Y-157700000D03*
%TD*%
%TO.P,J23,1*%
%TO.N,VCCAUX*%
X202600000Y-111600000D03*
D20*
%TO.P,J23,2*%
X202600000Y-109060000D03*
%TO.P,J23,3*%
X202600000Y-106520000D03*
%TO.P,J23,4*%
X202600000Y-103980000D03*
%TO.P,J23,5*%
X202600000Y-101440000D03*
%TD*%
D19*
%TO.P,J24,1*%
%TO.N,VCCDDR_1.35V*%
X208400000Y-111600000D03*
D20*
%TO.P,J24,2*%
X208400000Y-109060000D03*
%TO.P,J24,3*%
X208400000Y-106520000D03*
%TO.P,J24,4*%
X208400000Y-103980000D03*
%TO.P,J24,5*%
X208400000Y-101440000D03*
%TD*%
D22*
%TO.P,J25,MP*%
%TO.N,N/C*%
X179950000Y-24800000D03*
X200650000Y-24800000D03*
D23*
%TO.P,J25,75*%
%TO.N,/fpga-io/b15_23_P*%
X199550000Y-24025000D03*
%TO.P,J25,74*%
%TO.N,/fpga-io/b15_14_N*%
X199300000Y-31575000D03*
%TO.P,J25,73*%
%TO.N,/fpga-io/b15_21_N*%
X199050000Y-24025000D03*
%TO.P,J25,72*%
%TO.N,/fpga-io/b15_14_P*%
X198800000Y-31575000D03*
%TO.P,J25,71*%
%TO.N,/fpga-io/b15_21_P*%
X198550000Y-24025000D03*
%TO.P,J25,70*%
%TO.N,Net-(J25-Pad70)*%
X198300000Y-31575000D03*
%TO.P,J25,69*%
%TO.N,/fpga-io/b15_22_N*%
X198050000Y-24025000D03*
%TO.P,J25,68*%
%TO.N,/fpga-io/b15_22_P*%
X197800000Y-31575000D03*
%TO.P,J25,67*%
%TO.N,Net-(J25-Pad67)*%
X197550000Y-24025000D03*
%TO.P,J25,66*%
%TO.N,N/C*%
X197300000Y-31575000D03*
%TO.P,J25,65*%
X197050000Y-24025000D03*
%TO.P,J25,64*%
X196800000Y-31575000D03*
%TO.P,J25,63*%
X196550000Y-24025000D03*
%TO.P,J25,62*%
X196300000Y-31575000D03*
%TO.P,J25,61*%
X196050000Y-24025000D03*
%TO.P,J25,60*%
X195800000Y-31575000D03*
%TO.P,J25,59*%
X195550000Y-24025000D03*
%TO.P,J25,58*%
%TO.N,Net-(J25-Pad58)*%
X195300000Y-31575000D03*
%TO.P,J25,57*%
%TO.N,/fpga-io/b15_20_N*%
X195050000Y-24025000D03*
%TO.P,J25,56*%
%TO.N,Net-(J25-Pad56)*%
X194800000Y-31575000D03*
%TO.P,J25,55*%
%TO.N,/fpga-io/b15_3_P*%
X194550000Y-24025000D03*
%TO.P,J25,54*%
%TO.N,/fpga-io/b15_5_P*%
X194300000Y-31575000D03*
%TO.P,J25,53*%
%TO.N,/fpga-io/b15_3_N*%
X194050000Y-24025000D03*
%TO.P,J25,52*%
%TO.N,/fpga-io/b15_4_N*%
X193800000Y-31575000D03*
%TO.P,J25,51*%
%TO.N,/fpga-io/b15_20_P*%
X193550000Y-24025000D03*
%TO.P,J25,50*%
%TO.N,/fpga-io/b15_4_P*%
X193300000Y-31575000D03*
%TO.P,J25,49*%
%TO.N,/fpga-io/b15_1_P*%
X193050000Y-24025000D03*
%TO.P,J25,48*%
%TO.N,Net-(J25-Pad48)*%
X192800000Y-31575000D03*
%TO.P,J25,47*%
%TO.N,/fpga-io/b15_1_N*%
X192550000Y-24025000D03*
%TO.P,J25,46*%
%TO.N,Net-(J25-Pad46)*%
X192300000Y-31575000D03*
%TO.P,J25,45*%
%TO.N,Net-(J25-Pad45)*%
X192050000Y-24025000D03*
%TO.P,J25,44*%
%TO.N,Net-(J25-Pad44)*%
X191800000Y-31575000D03*
%TO.P,J25,43*%
%TO.N,/fpga-io/b15_2_P*%
X191550000Y-24025000D03*
%TO.P,J25,42*%
%TO.N,Net-(J25-Pad42)*%
X191300000Y-31575000D03*
%TO.P,J25,41*%
%TO.N,/fpga-io/b15_2_N*%
X191050000Y-24025000D03*
%TO.P,J25,40*%
%TO.N,Net-(J25-Pad40)*%
X190800000Y-31575000D03*
%TO.P,J25,39*%
%TO.N,/fpga-io/b15_18_N*%
X190550000Y-24025000D03*
%TO.P,J25,38*%
%TO.N,Net-(J25-Pad38)*%
X190300000Y-31575000D03*
%TO.P,J25,37*%
%TO.N,/fpga-io/b15_5_N*%
X190050000Y-24025000D03*
%TO.P,J25,36*%
%TO.N,Net-(J25-Pad36)*%
X189800000Y-31575000D03*
%TO.P,J25,35*%
%TO.N,Net-(J25-Pad35)*%
X189550000Y-24025000D03*
%TO.P,J25,34*%
%TO.N,Net-(J25-Pad34)*%
X189300000Y-31575000D03*
%TO.P,J25,33*%
%TO.N,/fpga-io/b15_18_P*%
X189050000Y-24025000D03*
%TO.P,J25,32*%
%TO.N,Net-(J25-Pad32)*%
X188800000Y-31575000D03*
%TO.P,J25,31*%
%TO.N,/fpga-io/b15_7_P*%
X188550000Y-24025000D03*
%TO.P,J25,30*%
%TO.N,Net-(J25-Pad30)*%
X188300000Y-31575000D03*
%TO.P,J25,29*%
%TO.N,/fpga-io/b15_7_N*%
X188050000Y-24025000D03*
%TO.P,J25,28*%
%TO.N,Net-(J25-Pad28)*%
X187800000Y-31575000D03*
%TO.P,J25,27*%
%TO.N,/fpga-io/b15_17_N*%
X187550000Y-24025000D03*
%TO.P,J25,26*%
%TO.N,Net-(J25-Pad26)*%
X187300000Y-31575000D03*
%TO.P,J25,25*%
%TO.N,/fpga-io/b15_8_P*%
X187050000Y-24025000D03*
%TO.P,J25,24*%
%TO.N,Net-(J25-Pad24)*%
X186800000Y-31575000D03*
%TO.P,J25,23*%
%TO.N,/fpga-io/b15_8_N*%
X186550000Y-24025000D03*
%TO.P,J25,22*%
%TO.N,Net-(J25-Pad22)*%
X186300000Y-31575000D03*
%TO.P,J25,21*%
%TO.N,/fpga-io/b15_17_P*%
X186050000Y-24025000D03*
%TO.P,J25,20*%
%TO.N,Net-(J25-Pad20)*%
X185800000Y-31575000D03*
%TO.P,J25,19*%
%TO.N,/fpga-io/b15_9_P*%
X185550000Y-24025000D03*
%TO.P,J25,18*%
%TO.N,/fpga-io/b15_12_N*%
X185300000Y-31575000D03*
%TO.P,J25,17*%
%TO.N,/fpga-io/b15_9_N*%
X185050000Y-24025000D03*
%TO.P,J25,16*%
%TO.N,/fpga-io/b15_12_P*%
X184800000Y-31575000D03*
%TO.P,J25,15*%
%TO.N,/fpga-io/b15_16_N*%
X184550000Y-24025000D03*
%TO.P,J25,14*%
%TO.N,GND*%
X184300000Y-31575000D03*
%TO.P,J25,13*%
%TO.N,/fpga-io/b15_10_P*%
X184050000Y-24025000D03*
%TO.P,J25,12*%
%TO.N,+3.3V*%
X183800000Y-31575000D03*
%TO.P,J25,11*%
%TO.N,/fpga-io/b15_10_N*%
X183550000Y-24025000D03*
%TO.P,J25,10*%
%TO.N,/fpga-io/b15_23_N*%
X183300000Y-31575000D03*
%TO.P,J25,9*%
%TO.N,/fpga-io/b15_16_P*%
X183050000Y-24025000D03*
%TO.P,J25,8*%
%TO.N,Net-(J25-Pad8)*%
X182800000Y-31575000D03*
%TO.P,J25,7*%
%TO.N,/fpga-io/b15_11_P*%
X182550000Y-24025000D03*
%TO.P,J25,6*%
%TO.N,Net-(J25-Pad6)*%
X182300000Y-31575000D03*
%TO.P,J25,5*%
%TO.N,/fpga-io/b15_11_N*%
X182050000Y-24025000D03*
%TO.P,J25,4*%
%TO.N,/fpga-io/b15_13_N*%
X181800000Y-31575000D03*
%TO.P,J25,3*%
%TO.N,/fpga-io/b15_15_N*%
X181550000Y-24025000D03*
%TO.P,J25,2*%
%TO.N,/fpga-io/b15_13_P*%
X181300000Y-31575000D03*
%TO.P,J25,1*%
%TO.N,/fpga-io/b15_15_P*%
X181050000Y-24025000D03*
%TD*%
D19*
%TO.P,J26,1*%
%TO.N,VCCFPGA_S1_VREF_V1*%
X94905001Y-66965001D03*
D20*
%TO.P,J26,2*%
%TO.N,VCCFPGA_S1_VREF_V2*%
X94905001Y-69505001D03*
%TO.P,J26,3*%
%TO.N,VCCFPGA_S1_VREF_V3*%
X94905001Y-72045001D03*
%TO.P,J26,4*%
%TO.N,VCCFPGA_S1_VREF_V4*%
X94905001Y-74585001D03*
%TD*%
D24*
%TO.P,J27,1*%
%TO.N,/fpga-io/b35_15_P*%
X140225000Y-80150000D03*
%TO.P,J27,2*%
%TO.N,/fpga-io/b35_13_P*%
X147775000Y-79900000D03*
%TO.P,J27,3*%
%TO.N,/fpga-io/b35_15_N*%
X140225000Y-79650000D03*
%TO.P,J27,4*%
%TO.N,/fpga-io/b35_13_N*%
X147775000Y-79400000D03*
%TO.P,J27,5*%
%TO.N,/fpga-io/b35_11_N*%
X140225000Y-79150000D03*
%TO.P,J27,6*%
%TO.N,Net-(J27-Pad6)*%
X147775000Y-78900000D03*
%TO.P,J27,7*%
%TO.N,/fpga-io/b35_11_P*%
X140225000Y-78650000D03*
%TO.P,J27,8*%
%TO.N,Net-(J27-Pad8)*%
X147775000Y-78400000D03*
%TO.P,J27,9*%
%TO.N,/fpga-io/b35_16_P*%
X140225000Y-78150000D03*
%TO.P,J27,10*%
%TO.N,/fpga-io/b35_23_N*%
X147775000Y-77900000D03*
%TO.P,J27,11*%
%TO.N,/fpga-io/b35_10_N*%
X140225000Y-77650000D03*
%TO.P,J27,12*%
%TO.N,+3.3V*%
X147775000Y-77400000D03*
%TO.P,J27,13*%
%TO.N,/fpga-io/b35_10_P*%
X140225000Y-77150000D03*
%TO.P,J27,14*%
%TO.N,GND*%
X147775000Y-76900000D03*
%TO.P,J27,15*%
%TO.N,/fpga-io/b35_16_N*%
X140225000Y-76650000D03*
%TO.P,J27,16*%
%TO.N,/fpga-io/b35_12_P*%
X147775000Y-76400000D03*
%TO.P,J27,17*%
%TO.N,/fpga-io/b35_9_N*%
X140225000Y-76150000D03*
%TO.P,J27,18*%
%TO.N,/fpga-io/b35_12_N*%
X147775000Y-75900000D03*
%TO.P,J27,19*%
%TO.N,/fpga-io/b35_9_P*%
X140225000Y-75650000D03*
%TO.P,J27,20*%
%TO.N,Net-(J27-Pad20)*%
X147775000Y-75400000D03*
%TO.P,J27,21*%
%TO.N,/fpga-io/b35_17_P*%
X140225000Y-75150000D03*
%TO.P,J27,22*%
%TO.N,Net-(J27-Pad22)*%
X147775000Y-74900000D03*
%TO.P,J27,23*%
%TO.N,/fpga-io/b35_8_N*%
X140225000Y-74650000D03*
%TO.P,J27,24*%
%TO.N,Net-(J27-Pad24)*%
X147775000Y-74400000D03*
%TO.P,J27,25*%
%TO.N,/fpga-io/b35_8_P*%
X140225000Y-74150000D03*
%TO.P,J27,26*%
%TO.N,Net-(J27-Pad26)*%
X147775000Y-73900000D03*
%TO.P,J27,27*%
%TO.N,/fpga-io/b35_17_N*%
X140225000Y-73650000D03*
%TO.P,J27,28*%
%TO.N,Net-(J27-Pad28)*%
X147775000Y-73400000D03*
%TO.P,J27,29*%
%TO.N,/fpga-io/b35_7_N*%
X140225000Y-73150000D03*
%TO.P,J27,30*%
%TO.N,Net-(J27-Pad30)*%
X147775000Y-72900000D03*
%TO.P,J27,31*%
%TO.N,/fpga-io/b35_7_P*%
X140225000Y-72650000D03*
%TO.P,J27,32*%
%TO.N,Net-(J27-Pad32)*%
X147775000Y-72400000D03*
%TO.P,J27,33*%
%TO.N,/fpga-io/b35_18_P*%
X140225000Y-72150000D03*
%TO.P,J27,34*%
%TO.N,Net-(J27-Pad34)*%
X147775000Y-71900000D03*
%TO.P,J27,35*%
%TO.N,Net-(J27-Pad35)*%
X140225000Y-71650000D03*
%TO.P,J27,36*%
%TO.N,Net-(J27-Pad36)*%
X147775000Y-71400000D03*
%TO.P,J27,37*%
%TO.N,/fpga-io/b35_5_N*%
X140225000Y-71150000D03*
%TO.P,J27,38*%
%TO.N,Net-(J27-Pad38)*%
X147775000Y-70900000D03*
%TO.P,J27,39*%
%TO.N,/fpga-io/b35_18_N*%
X140225000Y-70650000D03*
%TO.P,J27,40*%
%TO.N,Net-(J27-Pad40)*%
X147775000Y-70400000D03*
%TO.P,J27,41*%
%TO.N,/fpga-io/b35_2_N*%
X140225000Y-70150000D03*
%TO.P,J27,42*%
%TO.N,Net-(J27-Pad42)*%
X147775000Y-69900000D03*
%TO.P,J27,43*%
%TO.N,/fpga-io/b35_2_P*%
X140225000Y-69650000D03*
%TO.P,J27,44*%
%TO.N,Net-(J27-Pad44)*%
X147775000Y-69400000D03*
%TO.P,J27,45*%
%TO.N,Net-(J27-Pad45)*%
X140225000Y-69150000D03*
%TO.P,J27,46*%
%TO.N,Net-(J27-Pad46)*%
X147775000Y-68900000D03*
%TO.P,J27,47*%
%TO.N,/fpga-io/b35_1_N*%
X140225000Y-68650000D03*
%TO.P,J27,48*%
%TO.N,Net-(J27-Pad48)*%
X147775000Y-68400000D03*
%TO.P,J27,49*%
%TO.N,/fpga-io/b35_1_P*%
X140225000Y-68150000D03*
%TO.P,J27,50*%
%TO.N,/fpga-io/b35_4_P*%
X147775000Y-67900000D03*
%TO.P,J27,51*%
%TO.N,/fpga-io/b35_20_P*%
X140225000Y-67650000D03*
%TO.P,J27,52*%
%TO.N,/fpga-io/b35_4_N*%
X147775000Y-67400000D03*
%TO.P,J27,53*%
%TO.N,/fpga-io/b35_3_N*%
X140225000Y-67150000D03*
%TO.P,J27,54*%
%TO.N,/fpga-io/b35_5_P*%
X147775000Y-66900000D03*
%TO.P,J27,55*%
%TO.N,/fpga-io/b35_3_P*%
X140225000Y-66650000D03*
%TO.P,J27,56*%
%TO.N,Net-(J27-Pad56)*%
X147775000Y-66400000D03*
%TO.P,J27,57*%
%TO.N,/fpga-io/b35_20_N*%
X140225000Y-66150000D03*
%TO.P,J27,58*%
%TO.N,Net-(J27-Pad58)*%
X147775000Y-65900000D03*
%TO.P,J27,59*%
%TO.N,N/C*%
X140225000Y-65650000D03*
%TO.P,J27,60*%
X147775000Y-65400000D03*
%TO.P,J27,61*%
X140225000Y-65150000D03*
%TO.P,J27,62*%
X147775000Y-64900000D03*
%TO.P,J27,63*%
X140225000Y-64650000D03*
%TO.P,J27,64*%
X147775000Y-64400000D03*
%TO.P,J27,65*%
X140225000Y-64150000D03*
%TO.P,J27,66*%
X147775000Y-63900000D03*
%TO.P,J27,67*%
%TO.N,Net-(J27-Pad67)*%
X140225000Y-63650000D03*
%TO.P,J27,68*%
%TO.N,/fpga-io/b35_22_P*%
X147775000Y-63400000D03*
%TO.P,J27,69*%
%TO.N,/fpga-io/b35_22_N*%
X140225000Y-63150000D03*
%TO.P,J27,70*%
%TO.N,Net-(J27-Pad70)*%
X147775000Y-62900000D03*
%TO.P,J27,71*%
%TO.N,/fpga-io/b35_21_P*%
X140225000Y-62650000D03*
%TO.P,J27,72*%
%TO.N,/fpga-io/b35_14_P*%
X147775000Y-62400000D03*
%TO.P,J27,73*%
%TO.N,/fpga-io/b35_21_N*%
X140225000Y-62150000D03*
%TO.P,J27,74*%
%TO.N,/fpga-io/b35_14_N*%
X147775000Y-61900000D03*
%TO.P,J27,75*%
%TO.N,/fpga-io/b35_23_P*%
X140225000Y-61650000D03*
D25*
%TO.P,J27,MP*%
%TO.N,N/C*%
X141000000Y-60550000D03*
X141000000Y-81250000D03*
%TD*%
D22*
%TO.P,J28,MP*%
%TO.N,N/C*%
X152350000Y-24700000D03*
X173050000Y-24700000D03*
D23*
%TO.P,J28,75*%
%TO.N,/fpga-io/b16_23_P*%
X171950000Y-23925000D03*
%TO.P,J28,74*%
%TO.N,/fpga-io/b16_14_N*%
X171700000Y-31475000D03*
%TO.P,J28,73*%
%TO.N,/fpga-io/b16_21_N*%
X171450000Y-23925000D03*
%TO.P,J28,72*%
%TO.N,/fpga-io/b16_14_P*%
X171200000Y-31475000D03*
%TO.P,J28,71*%
%TO.N,/fpga-io/b16_21_P*%
X170950000Y-23925000D03*
%TO.P,J28,70*%
%TO.N,Net-(J28-Pad70)*%
X170700000Y-31475000D03*
%TO.P,J28,69*%
%TO.N,/fpga-io/b16_22_N*%
X170450000Y-23925000D03*
%TO.P,J28,68*%
%TO.N,/fpga-io/b16_22_P*%
X170200000Y-31475000D03*
%TO.P,J28,67*%
%TO.N,Net-(J28-Pad67)*%
X169950000Y-23925000D03*
%TO.P,J28,66*%
%TO.N,N/C*%
X169700000Y-31475000D03*
%TO.P,J28,65*%
X169450000Y-23925000D03*
%TO.P,J28,64*%
X169200000Y-31475000D03*
%TO.P,J28,63*%
X168950000Y-23925000D03*
%TO.P,J28,62*%
X168700000Y-31475000D03*
%TO.P,J28,61*%
X168450000Y-23925000D03*
%TO.P,J28,60*%
X168200000Y-31475000D03*
%TO.P,J28,59*%
X167950000Y-23925000D03*
%TO.P,J28,58*%
%TO.N,Net-(J28-Pad58)*%
X167700000Y-31475000D03*
%TO.P,J28,57*%
%TO.N,/fpga-io/b16_20_N*%
X167450000Y-23925000D03*
%TO.P,J28,56*%
%TO.N,Net-(J28-Pad56)*%
X167200000Y-31475000D03*
%TO.P,J28,55*%
%TO.N,/fpga-io/b16_3_P*%
X166950000Y-23925000D03*
%TO.P,J28,54*%
%TO.N,/fpga-io/b16_5_P*%
X166700000Y-31475000D03*
%TO.P,J28,53*%
%TO.N,/fpga-io/b16_3_N*%
X166450000Y-23925000D03*
%TO.P,J28,52*%
%TO.N,/fpga-io/b16_4_N*%
X166200000Y-31475000D03*
%TO.P,J28,51*%
%TO.N,/fpga-io/b16_20_P*%
X165950000Y-23925000D03*
%TO.P,J28,50*%
%TO.N,/fpga-io/b16_4_P*%
X165700000Y-31475000D03*
%TO.P,J28,49*%
%TO.N,/fpga-io/b16_1_P*%
X165450000Y-23925000D03*
%TO.P,J28,48*%
%TO.N,Net-(J28-Pad48)*%
X165200000Y-31475000D03*
%TO.P,J28,47*%
%TO.N,/fpga-io/b16_1_N*%
X164950000Y-23925000D03*
%TO.P,J28,46*%
%TO.N,Net-(J28-Pad46)*%
X164700000Y-31475000D03*
%TO.P,J28,45*%
%TO.N,Net-(J28-Pad45)*%
X164450000Y-23925000D03*
%TO.P,J28,44*%
%TO.N,Net-(J28-Pad44)*%
X164200000Y-31475000D03*
%TO.P,J28,43*%
%TO.N,/fpga-io/b16_2_P*%
X163950000Y-23925000D03*
%TO.P,J28,42*%
%TO.N,Net-(J28-Pad42)*%
X163700000Y-31475000D03*
%TO.P,J28,41*%
%TO.N,/fpga-io/b16_2_N*%
X163450000Y-23925000D03*
%TO.P,J28,40*%
%TO.N,Net-(J28-Pad40)*%
X163200000Y-31475000D03*
%TO.P,J28,39*%
%TO.N,/fpga-io/b16_18_N*%
X162950000Y-23925000D03*
%TO.P,J28,38*%
%TO.N,Net-(J28-Pad38)*%
X162700000Y-31475000D03*
%TO.P,J28,37*%
%TO.N,/fpga-io/b16_5_N*%
X162450000Y-23925000D03*
%TO.P,J28,36*%
%TO.N,Net-(J28-Pad36)*%
X162200000Y-31475000D03*
%TO.P,J28,35*%
%TO.N,Net-(J28-Pad35)*%
X161950000Y-23925000D03*
%TO.P,J28,34*%
%TO.N,Net-(J28-Pad34)*%
X161700000Y-31475000D03*
%TO.P,J28,33*%
%TO.N,/fpga-io/b16_18_P*%
X161450000Y-23925000D03*
%TO.P,J28,32*%
%TO.N,Net-(J28-Pad32)*%
X161200000Y-31475000D03*
%TO.P,J28,31*%
%TO.N,/fpga-io/b16_7_P*%
X160950000Y-23925000D03*
%TO.P,J28,30*%
%TO.N,Net-(J28-Pad30)*%
X160700000Y-31475000D03*
%TO.P,J28,29*%
%TO.N,/fpga-io/b16_7_N*%
X160450000Y-23925000D03*
%TO.P,J28,28*%
%TO.N,Net-(J28-Pad28)*%
X160200000Y-31475000D03*
%TO.P,J28,27*%
%TO.N,/fpga-io/b16_17_N*%
X159950000Y-23925000D03*
%TO.P,J28,26*%
%TO.N,Net-(J28-Pad26)*%
X159700000Y-31475000D03*
%TO.P,J28,25*%
%TO.N,/fpga-io/b16_8_P*%
X159450000Y-23925000D03*
%TO.P,J28,24*%
%TO.N,Net-(J28-Pad24)*%
X159200000Y-31475000D03*
%TO.P,J28,23*%
%TO.N,/fpga-io/b16_8_N*%
X158950000Y-23925000D03*
%TO.P,J28,22*%
%TO.N,Net-(J28-Pad22)*%
X158700000Y-31475000D03*
%TO.P,J28,21*%
%TO.N,/fpga-io/b16_17_P*%
X158450000Y-23925000D03*
%TO.P,J28,20*%
%TO.N,Net-(J28-Pad20)*%
X158200000Y-31475000D03*
%TO.P,J28,19*%
%TO.N,/fpga-io/b16_9_P*%
X157950000Y-23925000D03*
%TO.P,J28,18*%
%TO.N,/fpga-io/b16_12_N*%
X157700000Y-31475000D03*
%TO.P,J28,17*%
%TO.N,/fpga-io/b16_9_N*%
X157450000Y-23925000D03*
%TO.P,J28,16*%
%TO.N,/fpga-io/b16_12_P*%
X157200000Y-31475000D03*
%TO.P,J28,15*%
%TO.N,/fpga-io/b16_16_N*%
X156950000Y-23925000D03*
%TO.P,J28,14*%
%TO.N,GND*%
X156700000Y-31475000D03*
%TO.P,J28,13*%
%TO.N,/fpga-io/b16_10_P*%
X156450000Y-23925000D03*
%TO.P,J28,12*%
%TO.N,+3.3V*%
X156200000Y-31475000D03*
%TO.P,J28,11*%
%TO.N,/fpga-io/b16_10_N*%
X155950000Y-23925000D03*
%TO.P,J28,10*%
%TO.N,/fpga-io/b16_23_N*%
X155700000Y-31475000D03*
%TO.P,J28,9*%
%TO.N,/fpga-io/b16_16_P*%
X155450000Y-23925000D03*
%TO.P,J28,8*%
%TO.N,Net-(J28-Pad8)*%
X155200000Y-31475000D03*
%TO.P,J28,7*%
%TO.N,/fpga-io/b16_11_P*%
X154950000Y-23925000D03*
%TO.P,J28,6*%
%TO.N,Net-(J28-Pad6)*%
X154700000Y-31475000D03*
%TO.P,J28,5*%
%TO.N,/fpga-io/b16_11_N*%
X154450000Y-23925000D03*
%TO.P,J28,4*%
%TO.N,/fpga-io/b16_13_N*%
X154200000Y-31475000D03*
%TO.P,J28,3*%
%TO.N,/fpga-io/b16_15_N*%
X153950000Y-23925000D03*
%TO.P,J28,2*%
%TO.N,/fpga-io/b16_13_P*%
X153700000Y-31475000D03*
%TO.P,J28,1*%
%TO.N,/fpga-io/b16_15_P*%
X153450000Y-23925000D03*
%TD*%
D24*
%TO.P,J29,1*%
%TO.N,GND*%
X140125000Y-54550000D03*
%TO.P,J29,2*%
%TO.N,+3.3V*%
X147675000Y-54300000D03*
%TO.P,J29,3*%
%TO.N,GND*%
X140125000Y-54050000D03*
%TO.P,J29,4*%
%TO.N,+3.3V*%
X147675000Y-53800000D03*
%TO.P,J29,5*%
%TO.N,MGTPTX3_N*%
X140125000Y-53550000D03*
%TO.P,J29,6*%
%TO.N,Net-(J29-Pad6)*%
X147675000Y-53300000D03*
%TO.P,J29,7*%
%TO.N,MGTPTX3_P*%
X140125000Y-53050000D03*
%TO.P,J29,8*%
%TO.N,Net-(J29-Pad8)*%
X147675000Y-52800000D03*
%TO.P,J29,9*%
%TO.N,GND*%
X140125000Y-52550000D03*
%TO.P,J29,10*%
%TO.N,PE_DAS_MGT*%
X147675000Y-52300000D03*
%TO.P,J29,11*%
%TO.N,MGTPRX3_N*%
X140125000Y-52050000D03*
%TO.P,J29,12*%
%TO.N,+3.3V*%
X147675000Y-51800000D03*
%TO.P,J29,13*%
%TO.N,MGTPRX3_P*%
X140125000Y-51550000D03*
%TO.P,J29,14*%
%TO.N,+3.3V*%
X147675000Y-51300000D03*
%TO.P,J29,15*%
%TO.N,GND*%
X140125000Y-51050000D03*
%TO.P,J29,16*%
%TO.N,+3.3V*%
X147675000Y-50800000D03*
%TO.P,J29,17*%
%TO.N,MGTPTX2_N*%
X140125000Y-50550000D03*
%TO.P,J29,18*%
%TO.N,+3.3V*%
X147675000Y-50300000D03*
%TO.P,J29,19*%
%TO.N,MGTPTX2_P*%
X140125000Y-50050000D03*
%TO.P,J29,20*%
%TO.N,Net-(J29-Pad20)*%
X147675000Y-49800000D03*
%TO.P,J29,21*%
%TO.N,GND*%
X140125000Y-49550000D03*
%TO.P,J29,22*%
%TO.N,Net-(J29-Pad22)*%
X147675000Y-49300000D03*
%TO.P,J29,23*%
%TO.N,MGTPRX2_N*%
X140125000Y-49050000D03*
%TO.P,J29,24*%
%TO.N,Net-(J29-Pad24)*%
X147675000Y-48800000D03*
%TO.P,J29,25*%
%TO.N,MGTPRX2_P*%
X140125000Y-48550000D03*
%TO.P,J29,26*%
%TO.N,Net-(J29-Pad26)*%
X147675000Y-48300000D03*
%TO.P,J29,27*%
%TO.N,GND*%
X140125000Y-48050000D03*
%TO.P,J29,28*%
%TO.N,Net-(J29-Pad28)*%
X147675000Y-47800000D03*
%TO.P,J29,29*%
%TO.N,MGTPTX1_N*%
X140125000Y-47550000D03*
%TO.P,J29,30*%
%TO.N,Net-(J29-Pad30)*%
X147675000Y-47300000D03*
%TO.P,J29,31*%
%TO.N,MGTPTX1_P*%
X140125000Y-47050000D03*
%TO.P,J29,32*%
%TO.N,Net-(J29-Pad32)*%
X147675000Y-46800000D03*
%TO.P,J29,33*%
%TO.N,GND*%
X140125000Y-46550000D03*
%TO.P,J29,34*%
%TO.N,Net-(J29-Pad34)*%
X147675000Y-46300000D03*
%TO.P,J29,35*%
%TO.N,MGTPRX1_N*%
X140125000Y-46050000D03*
%TO.P,J29,36*%
%TO.N,Net-(J29-Pad36)*%
X147675000Y-45800000D03*
%TO.P,J29,37*%
%TO.N,MGTPRX1_P*%
X140125000Y-45550000D03*
%TO.P,J29,38*%
%TO.N,PE_DEVSLP_MGT*%
X147675000Y-45300000D03*
%TO.P,J29,39*%
%TO.N,GND*%
X140125000Y-45050000D03*
%TO.P,J29,40*%
%TO.N,Net-(J29-Pad40)*%
X147675000Y-44800000D03*
%TO.P,J29,41*%
%TO.N,MGTPTX0_N*%
X140125000Y-44550000D03*
%TO.P,J29,42*%
%TO.N,Net-(J29-Pad42)*%
X147675000Y-44300000D03*
%TO.P,J29,43*%
%TO.N,MGTPTX0_P*%
X140125000Y-44050000D03*
%TO.P,J29,44*%
%TO.N,Net-(J29-Pad44)*%
X147675000Y-43800000D03*
%TO.P,J29,45*%
%TO.N,GND*%
X140125000Y-43550000D03*
%TO.P,J29,46*%
%TO.N,Net-(J29-Pad46)*%
X147675000Y-43300000D03*
%TO.P,J29,47*%
%TO.N,MGTPRX0_N*%
X140125000Y-43050000D03*
%TO.P,J29,48*%
%TO.N,Net-(J29-Pad48)*%
X147675000Y-42800000D03*
%TO.P,J29,49*%
%TO.N,MGTPRX0_P*%
X140125000Y-42550000D03*
%TO.P,J29,50*%
%TO.N,PE_NRST_MGT*%
X147675000Y-42300000D03*
%TO.P,J29,51*%
%TO.N,GND*%
X140125000Y-42050000D03*
%TO.P,J29,52*%
%TO.N,PE_NCLKREQ_MGT*%
X147675000Y-41800000D03*
%TO.P,J29,53*%
%TO.N,MGTPCLK0_N*%
X140125000Y-41550000D03*
%TO.P,J29,54*%
%TO.N,PE_NWAKE_MGT*%
X147675000Y-41300000D03*
%TO.P,J29,55*%
%TO.N,MGTPCLK0_P*%
X140125000Y-41050000D03*
%TO.P,J29,56*%
%TO.N,Net-(J29-Pad56)*%
X147675000Y-40800000D03*
%TO.P,J29,57*%
%TO.N,GND*%
X140125000Y-40550000D03*
%TO.P,J29,58*%
%TO.N,Net-(J29-Pad58)*%
X147675000Y-40300000D03*
%TO.P,J29,59*%
%TO.N,N/C*%
X140125000Y-40050000D03*
%TO.P,J29,60*%
X147675000Y-39800000D03*
%TO.P,J29,61*%
X140125000Y-39550000D03*
%TO.P,J29,62*%
X147675000Y-39300000D03*
%TO.P,J29,63*%
X140125000Y-39050000D03*
%TO.P,J29,64*%
X147675000Y-38800000D03*
%TO.P,J29,65*%
X140125000Y-38550000D03*
%TO.P,J29,66*%
X147675000Y-38300000D03*
%TO.P,J29,67*%
%TO.N,Net-(J29-Pad67)*%
X140125000Y-38050000D03*
%TO.P,J29,68*%
%TO.N,PE_SUSCLK_MGT*%
X147675000Y-37800000D03*
%TO.P,J29,69*%
%TO.N,PE_PEDET_MGT*%
X140125000Y-37550000D03*
%TO.P,J29,70*%
%TO.N,+3.3V*%
X147675000Y-37300000D03*
%TO.P,J29,71*%
%TO.N,GND*%
X140125000Y-37050000D03*
%TO.P,J29,72*%
%TO.N,+3.3V*%
X147675000Y-36800000D03*
%TO.P,J29,73*%
%TO.N,GND*%
X140125000Y-36550000D03*
%TO.P,J29,74*%
%TO.N,+3.3V*%
X147675000Y-36300000D03*
%TO.P,J29,75*%
%TO.N,GND*%
X140125000Y-36050000D03*
D25*
%TO.P,J29,MP*%
%TO.N,N/C*%
X140900000Y-34950000D03*
X140900000Y-55650000D03*
%TD*%
D19*
%TO.P,J30,1*%
%TO.N,Net-(J30-Pad1)*%
X243700000Y-38800000D03*
D20*
%TO.P,J30,2*%
X243700000Y-41340000D03*
%TO.P,J30,3*%
X243700000Y-43880000D03*
%TO.P,J30,4*%
X243700000Y-46420000D03*
%TO.P,J30,5*%
X243700000Y-48960000D03*
%TD*%
D19*
%TO.P,J31,1*%
%TO.N,Net-(J31-Pad1)*%
X226700000Y-26680000D03*
D20*
%TO.P,J31,2*%
%TO.N,Net-(J31-Pad2)*%
X229240000Y-26680000D03*
%TO.P,J31,3*%
%TO.N,Net-(J31-Pad3)*%
X226700000Y-29220000D03*
%TO.P,J31,4*%
%TO.N,Net-(J31-Pad4)*%
X229240000Y-29220000D03*
%TO.P,J31,5*%
%TO.N,Net-(J31-Pad5)*%
X226700000Y-31760000D03*
%TO.P,J31,6*%
%TO.N,Net-(J31-Pad6)*%
X229240000Y-31760000D03*
%TO.P,J31,7*%
%TO.N,Net-(J31-Pad7)*%
X226700000Y-34300000D03*
%TO.P,J31,8*%
%TO.N,Net-(J31-Pad8)*%
X229240000Y-34300000D03*
%TO.P,J31,9*%
%TO.N,Net-(J31-Pad9)*%
X226700000Y-36840000D03*
%TO.P,J31,10*%
%TO.N,Net-(J31-Pad10)*%
X229240000Y-36840000D03*
%TO.P,J31,11*%
%TO.N,Net-(J31-Pad11)*%
X226700000Y-39380000D03*
%TO.P,J31,12*%
%TO.N,Net-(J31-Pad12)*%
X229240000Y-39380000D03*
%TO.P,J31,13*%
%TO.N,Net-(J31-Pad13)*%
X226700000Y-41920000D03*
%TO.P,J31,14*%
%TO.N,Net-(J31-Pad14)*%
X229240000Y-41920000D03*
%TO.P,J31,15*%
%TO.N,Net-(J31-Pad15)*%
X226700000Y-44460000D03*
%TO.P,J31,16*%
%TO.N,Net-(J31-Pad16)*%
X229240000Y-44460000D03*
%TO.P,J31,17*%
%TO.N,Net-(J31-Pad17)*%
X226700000Y-47000000D03*
%TO.P,J31,18*%
%TO.N,Net-(J31-Pad18)*%
X229240000Y-47000000D03*
%TO.P,J31,19*%
%TO.N,Net-(J31-Pad19)*%
X226700000Y-49540000D03*
%TO.P,J31,20*%
%TO.N,Net-(J31-Pad20)*%
X229240000Y-49540000D03*
%TO.P,J31,21*%
%TO.N,Net-(J31-Pad21)*%
X226700000Y-52080000D03*
%TO.P,J31,22*%
%TO.N,Net-(J31-Pad22)*%
X229240000Y-52080000D03*
%TO.P,J31,23*%
%TO.N,Net-(J31-Pad23)*%
X226700000Y-54620000D03*
%TO.P,J31,24*%
%TO.N,Net-(J31-Pad24)*%
X229240000Y-54620000D03*
%TO.P,J31,25*%
%TO.N,Net-(J31-Pad25)*%
X226700000Y-57160000D03*
%TO.P,J31,26*%
%TO.N,Net-(J31-Pad26)*%
X229240000Y-57160000D03*
%TO.P,J31,27*%
%TO.N,Net-(J31-Pad27)*%
X226700000Y-59700000D03*
%TO.P,J31,28*%
%TO.N,Net-(J31-Pad28)*%
X229240000Y-59700000D03*
%TO.P,J31,29*%
%TO.N,Net-(J31-Pad29)*%
X226700000Y-62240000D03*
%TO.P,J31,30*%
%TO.N,Net-(J31-Pad30)*%
X229240000Y-62240000D03*
%TO.P,J31,31*%
%TO.N,Net-(J31-Pad31)*%
X226700000Y-64780000D03*
%TO.P,J31,32*%
%TO.N,Net-(J31-Pad32)*%
X229240000Y-64780000D03*
%TD*%
D19*
%TO.P,J32,1*%
%TO.N,Net-(D8-Pad1)*%
X233440000Y-136400000D03*
D20*
%TO.P,J32,2*%
%TO.N,Net-(D7-Pad1)*%
X235980000Y-136400000D03*
%TO.P,J32,3*%
%TO.N,Net-(D6-Pad1)*%
X238520000Y-136400000D03*
%TO.P,J32,4*%
%TO.N,Net-(D5-Pad1)*%
X241060000Y-136400000D03*
%TO.P,J32,5*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X243600000Y-136400000D03*
%TO.P,J32,6*%
%TO.N,GND*%
X246140000Y-136400000D03*
%TD*%
D19*
%TO.P,J33,1*%
%TO.N,Net-(J33-Pad1)*%
X173000000Y-93000000D03*
D20*
%TO.P,J33,2*%
%TO.N,Net-(J33-Pad2)*%
X170460000Y-93000000D03*
%TO.P,J33,3*%
%TO.N,Net-(J33-Pad3)*%
X173000000Y-90460000D03*
%TO.P,J33,4*%
%TO.N,GND*%
X170460000Y-90460000D03*
%TO.P,J33,5*%
X173000000Y-87920000D03*
%TO.P,J33,6*%
X170460000Y-87920000D03*
%TD*%
D19*
%TO.P,J34,1*%
%TO.N,FLASH_CONFIG_IO_0*%
X217540000Y-116540000D03*
D20*
%TO.P,J34,2*%
%TO.N,FLASH_CONFIG_IO_1*%
X215000000Y-116540000D03*
%TO.P,J34,3*%
%TO.N,FLASH_CONFIG_IO_2*%
X217540000Y-114000000D03*
%TO.P,J34,4*%
%TO.N,FLASH_CONFIG_IO_3*%
X215000000Y-114000000D03*
%TO.P,J34,5*%
%TO.N,FLASH_CONFIG_CLK*%
X217540000Y-111460000D03*
%TO.P,J34,6*%
%TO.N,FLASH_CONFIG_CS*%
X215000000Y-111460000D03*
%TO.P,J34,7*%
%TO.N,GND*%
X217540000Y-108920000D03*
%TO.P,J34,8*%
%TO.N,Net-(J34-Pad8)*%
X215000000Y-108920000D03*
%TO.P,J34,9*%
%TO.N,Net-(J34-Pad9)*%
X217540000Y-106380000D03*
%TO.P,J34,10*%
%TO.N,Net-(J34-Pad10)*%
X215000000Y-106380000D03*
%TO.P,J34,11*%
%TO.N,Net-(J34-Pad11)*%
X217540000Y-103840000D03*
%TO.P,J34,12*%
%TO.N,Net-(J34-Pad12)*%
X215000000Y-103840000D03*
%TO.P,J34,13*%
%TO.N,Net-(J34-Pad13)*%
X217540000Y-101300000D03*
%TO.P,J34,14*%
%TO.N,Net-(J34-Pad14)*%
X215000000Y-101300000D03*
%TD*%
%TO.P,L1,2*%
%TO.N,Net-(C4-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235543750Y-147550000D02*
X236056250Y-147550000D01*
G75*
G02*
X236275000Y-147768750I0J-218750D01*
G01*
X236275000Y-148206250D01*
G75*
G02*
X236056250Y-148425000I-218750J0D01*
G01*
X235543750Y-148425000D01*
G75*
G02*
X235325000Y-148206250I0J218750D01*
G01*
X235325000Y-147768750D01*
G75*
G02*
X235543750Y-147550000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,L1,1*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235543750Y-145975000D02*
X236056250Y-145975000D01*
G75*
G02*
X236275000Y-146193750I0J-218750D01*
G01*
X236275000Y-146631250D01*
G75*
G02*
X236056250Y-146850000I-218750J0D01*
G01*
X235543750Y-146850000D01*
G75*
G02*
X235325000Y-146631250I0J218750D01*
G01*
X235325000Y-146193750D01*
G75*
G02*
X235543750Y-145975000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,L2,1*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X238543750Y-145975000D02*
X239056250Y-145975000D01*
G75*
G02*
X239275000Y-146193750I0J-218750D01*
G01*
X239275000Y-146631250D01*
G75*
G02*
X239056250Y-146850000I-218750J0D01*
G01*
X238543750Y-146850000D01*
G75*
G02*
X238325000Y-146631250I0J218750D01*
G01*
X238325000Y-146193750D01*
G75*
G02*
X238543750Y-145975000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,L2,2*%
%TO.N,Net-(C1-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X238543750Y-147550000D02*
X239056250Y-147550000D01*
G75*
G02*
X239275000Y-147768750I0J-218750D01*
G01*
X239275000Y-148206250D01*
G75*
G02*
X239056250Y-148425000I-218750J0D01*
G01*
X238543750Y-148425000D01*
G75*
G02*
X238325000Y-148206250I0J218750D01*
G01*
X238325000Y-147768750D01*
G75*
G02*
X238543750Y-147550000I218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
D26*
%TO.P,Q1,1*%
%TO.N,VCCFPGA_S1_PG*%
X64694999Y-95044999D03*
%TO.P,Q1,2*%
%TO.N,VCCAUX*%
X64694999Y-93144999D03*
%TO.P,Q1,3*%
%TO.N,VCCFPGA_S1_VCCO_1.8v*%
X62694999Y-94094999D03*
%TD*%
%TO.P,Q2,1*%
%TO.N,VCCFPGA_S1_PG*%
X69144999Y-95044999D03*
%TO.P,Q2,2*%
%TO.N,Net-(J3-Pad1)*%
X69144999Y-93144999D03*
%TO.P,Q2,3*%
%TO.N,VCCFPGA_S1_VARIABLE_V1*%
X67144999Y-94094999D03*
%TD*%
%TO.P,Q3,3*%
%TO.N,VCCFPGA_S1_VARIABLE_V2*%
X76044999Y-87344999D03*
%TO.P,Q3,2*%
%TO.N,Net-(J4-Pad1)*%
X78044999Y-86394999D03*
%TO.P,Q3,1*%
%TO.N,VCCFPGA_S1_PG*%
X78044999Y-88294999D03*
%TD*%
%TO.P,Q4,3*%
%TO.N,VCCFPGA_S1_VARIABLE_V3*%
X67144999Y-89544999D03*
%TO.P,Q4,2*%
%TO.N,Net-(J5-Pad1)*%
X69144999Y-88594999D03*
%TO.P,Q4,1*%
%TO.N,VCCFPGA_S1_PG*%
X69144999Y-90494999D03*
%TD*%
%TO.P,Q5,1*%
%TO.N,VCCFPGA_S1_PG*%
X73594999Y-90194999D03*
%TO.P,Q5,2*%
%TO.N,Net-(J6-Pad1)*%
X73594999Y-88294999D03*
%TO.P,Q5,3*%
%TO.N,VCCFPGA_S1_VARIABLE_V4*%
X71594999Y-89244999D03*
%TD*%
%TO.P,R1,2*%
%TO.N,Net-(R1-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232750000Y-158243750D02*
X232750000Y-158756250D01*
G75*
G02*
X232531250Y-158975000I-218750J0D01*
G01*
X232093750Y-158975000D01*
G75*
G02*
X231875000Y-158756250I0J218750D01*
G01*
X231875000Y-158243750D01*
G75*
G02*
X232093750Y-158025000I218750J0D01*
G01*
X232531250Y-158025000D01*
G75*
G02*
X232750000Y-158243750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R1,1*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234325000Y-158243750D02*
X234325000Y-158756250D01*
G75*
G02*
X234106250Y-158975000I-218750J0D01*
G01*
X233668750Y-158975000D01*
G75*
G02*
X233450000Y-158756250I0J218750D01*
G01*
X233450000Y-158243750D01*
G75*
G02*
X233668750Y-158025000I218750J0D01*
G01*
X234106250Y-158025000D01*
G75*
G02*
X234325000Y-158243750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R2,1*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234325000Y-159743750D02*
X234325000Y-160256250D01*
G75*
G02*
X234106250Y-160475000I-218750J0D01*
G01*
X233668750Y-160475000D01*
G75*
G02*
X233450000Y-160256250I0J218750D01*
G01*
X233450000Y-159743750D01*
G75*
G02*
X233668750Y-159525000I218750J0D01*
G01*
X234106250Y-159525000D01*
G75*
G02*
X234325000Y-159743750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R2,2*%
%TO.N,Net-(R2-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232750000Y-159743750D02*
X232750000Y-160256250D01*
G75*
G02*
X232531250Y-160475000I-218750J0D01*
G01*
X232093750Y-160475000D01*
G75*
G02*
X231875000Y-160256250I0J218750D01*
G01*
X231875000Y-159743750D01*
G75*
G02*
X232093750Y-159525000I218750J0D01*
G01*
X232531250Y-159525000D01*
G75*
G02*
X232750000Y-159743750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R3,2*%
%TO.N,Net-(R3-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232750000Y-162743750D02*
X232750000Y-163256250D01*
G75*
G02*
X232531250Y-163475000I-218750J0D01*
G01*
X232093750Y-163475000D01*
G75*
G02*
X231875000Y-163256250I0J218750D01*
G01*
X231875000Y-162743750D01*
G75*
G02*
X232093750Y-162525000I218750J0D01*
G01*
X232531250Y-162525000D01*
G75*
G02*
X232750000Y-162743750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R3,1*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234325000Y-162743750D02*
X234325000Y-163256250D01*
G75*
G02*
X234106250Y-163475000I-218750J0D01*
G01*
X233668750Y-163475000D01*
G75*
G02*
X233450000Y-163256250I0J218750D01*
G01*
X233450000Y-162743750D01*
G75*
G02*
X233668750Y-162525000I218750J0D01*
G01*
X234106250Y-162525000D01*
G75*
G02*
X234325000Y-162743750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R4,2*%
%TO.N,Net-(R3-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233437500Y-161756250D02*
X233437500Y-161243750D01*
G75*
G02*
X233656250Y-161025000I218750J0D01*
G01*
X234093750Y-161025000D01*
G75*
G02*
X234312500Y-161243750I0J-218750D01*
G01*
X234312500Y-161756250D01*
G75*
G02*
X234093750Y-161975000I-218750J0D01*
G01*
X233656250Y-161975000D01*
G75*
G02*
X233437500Y-161756250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R4,1*%
%TO.N,Net-(R4-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X231862500Y-161756250D02*
X231862500Y-161243750D01*
G75*
G02*
X232081250Y-161025000I218750J0D01*
G01*
X232518750Y-161025000D01*
G75*
G02*
X232737500Y-161243750I0J-218750D01*
G01*
X232737500Y-161756250D01*
G75*
G02*
X232518750Y-161975000I-218750J0D01*
G01*
X232081250Y-161975000D01*
G75*
G02*
X231862500Y-161756250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R5,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237556250Y-146850000D02*
X237043750Y-146850000D01*
G75*
G02*
X236825000Y-146631250I0J218750D01*
G01*
X236825000Y-146193750D01*
G75*
G02*
X237043750Y-145975000I218750J0D01*
G01*
X237556250Y-145975000D01*
G75*
G02*
X237775000Y-146193750I0J-218750D01*
G01*
X237775000Y-146631250D01*
G75*
G02*
X237556250Y-146850000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R5,1*%
%TO.N,Net-(R5-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237556250Y-148425000D02*
X237043750Y-148425000D01*
G75*
G02*
X236825000Y-148206250I0J218750D01*
G01*
X236825000Y-147768750D01*
G75*
G02*
X237043750Y-147550000I218750J0D01*
G01*
X237556250Y-147550000D01*
G75*
G02*
X237775000Y-147768750I0J-218750D01*
G01*
X237775000Y-148206250D01*
G75*
G02*
X237556250Y-148425000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R6,1*%
%TO.N,Net-(R6-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233056250Y-148425000D02*
X232543750Y-148425000D01*
G75*
G02*
X232325000Y-148206250I0J218750D01*
G01*
X232325000Y-147768750D01*
G75*
G02*
X232543750Y-147550000I218750J0D01*
G01*
X233056250Y-147550000D01*
G75*
G02*
X233275000Y-147768750I0J-218750D01*
G01*
X233275000Y-148206250D01*
G75*
G02*
X233056250Y-148425000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R6,2*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233056250Y-146850000D02*
X232543750Y-146850000D01*
G75*
G02*
X232325000Y-146631250I0J218750D01*
G01*
X232325000Y-146193750D01*
G75*
G02*
X232543750Y-145975000I218750J0D01*
G01*
X233056250Y-145975000D01*
G75*
G02*
X233275000Y-146193750I0J-218750D01*
G01*
X233275000Y-146631250D01*
G75*
G02*
X233056250Y-146850000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R7,1*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X236387500Y-159356250D02*
X236387500Y-158843750D01*
G75*
G02*
X236606250Y-158625000I218750J0D01*
G01*
X237043750Y-158625000D01*
G75*
G02*
X237262500Y-158843750I0J-218750D01*
G01*
X237262500Y-159356250D01*
G75*
G02*
X237043750Y-159575000I-218750J0D01*
G01*
X236606250Y-159575000D01*
G75*
G02*
X236387500Y-159356250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R7,2*%
%TO.N,Net-(D1-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237962500Y-159356250D02*
X237962500Y-158843750D01*
G75*
G02*
X238181250Y-158625000I218750J0D01*
G01*
X238618750Y-158625000D01*
G75*
G02*
X238837500Y-158843750I0J-218750D01*
G01*
X238837500Y-159356250D01*
G75*
G02*
X238618750Y-159575000I-218750J0D01*
G01*
X238181250Y-159575000D01*
G75*
G02*
X237962500Y-159356250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R8,2*%
%TO.N,Net-(D2-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237962500Y-163356250D02*
X237962500Y-162843750D01*
G75*
G02*
X238181250Y-162625000I218750J0D01*
G01*
X238618750Y-162625000D01*
G75*
G02*
X238837500Y-162843750I0J-218750D01*
G01*
X238837500Y-163356250D01*
G75*
G02*
X238618750Y-163575000I-218750J0D01*
G01*
X238181250Y-163575000D01*
G75*
G02*
X237962500Y-163356250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R8,1*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X236387500Y-163356250D02*
X236387500Y-162843750D01*
G75*
G02*
X236606250Y-162625000I218750J0D01*
G01*
X237043750Y-162625000D01*
G75*
G02*
X237262500Y-162843750I0J-218750D01*
G01*
X237262500Y-163356250D01*
G75*
G02*
X237043750Y-163575000I-218750J0D01*
G01*
X236606250Y-163575000D01*
G75*
G02*
X236387500Y-163356250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R9,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X39889999Y-112628749D02*
X39889999Y-113141249D01*
G75*
G02*
X39671249Y-113359999I-218750J0D01*
G01*
X39233749Y-113359999D01*
G75*
G02*
X39014999Y-113141249I0J218750D01*
G01*
X39014999Y-112628749D01*
G75*
G02*
X39233749Y-112409999I218750J0D01*
G01*
X39671249Y-112409999D01*
G75*
G02*
X39889999Y-112628749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R9,2*%
%TO.N,VCCFPGA_S1_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X38314999Y-112628749D02*
X38314999Y-113141249D01*
G75*
G02*
X38096249Y-113359999I-218750J0D01*
G01*
X37658749Y-113359999D01*
G75*
G02*
X37439999Y-113141249I0J218750D01*
G01*
X37439999Y-112628749D01*
G75*
G02*
X37658749Y-112409999I218750J0D01*
G01*
X38096249Y-112409999D01*
G75*
G02*
X38314999Y-112628749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R10,1*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X57119999Y-90308749D02*
X57119999Y-90821249D01*
G75*
G02*
X56901249Y-91039999I-218750J0D01*
G01*
X56463749Y-91039999D01*
G75*
G02*
X56244999Y-90821249I0J218750D01*
G01*
X56244999Y-90308749D01*
G75*
G02*
X56463749Y-90089999I218750J0D01*
G01*
X56901249Y-90089999D01*
G75*
G02*
X57119999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R10,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X55544999Y-90308749D02*
X55544999Y-90821249D01*
G75*
G02*
X55326249Y-91039999I-218750J0D01*
G01*
X54888749Y-91039999D01*
G75*
G02*
X54669999Y-90821249I0J218750D01*
G01*
X54669999Y-90308749D01*
G75*
G02*
X54888749Y-90089999I218750J0D01*
G01*
X55326249Y-90089999D01*
G75*
G02*
X55544999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R11,2*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X41834999Y-100378749D02*
X41834999Y-100891249D01*
G75*
G02*
X41616249Y-101109999I-218750J0D01*
G01*
X41178749Y-101109999D01*
G75*
G02*
X40959999Y-100891249I0J218750D01*
G01*
X40959999Y-100378749D01*
G75*
G02*
X41178749Y-100159999I218750J0D01*
G01*
X41616249Y-100159999D01*
G75*
G02*
X41834999Y-100378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R11,1*%
%TO.N,VCCFPGA_S1_VCCO_1.8v*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X43409999Y-100378749D02*
X43409999Y-100891249D01*
G75*
G02*
X43191249Y-101109999I-218750J0D01*
G01*
X42753749Y-101109999D01*
G75*
G02*
X42534999Y-100891249I0J218750D01*
G01*
X42534999Y-100378749D01*
G75*
G02*
X42753749Y-100159999I218750J0D01*
G01*
X43191249Y-100159999D01*
G75*
G02*
X43409999Y-100378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R12,1*%
%TO.N,Net-(D3-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X52669999Y-97838749D02*
X52669999Y-98351249D01*
G75*
G02*
X52451249Y-98569999I-218750J0D01*
G01*
X52013749Y-98569999D01*
G75*
G02*
X51794999Y-98351249I0J218750D01*
G01*
X51794999Y-97838749D01*
G75*
G02*
X52013749Y-97619999I218750J0D01*
G01*
X52451249Y-97619999D01*
G75*
G02*
X52669999Y-97838749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R12,2*%
%TO.N,ATX_POWEROK*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X51094999Y-97838749D02*
X51094999Y-98351249D01*
G75*
G02*
X50876249Y-98569999I-218750J0D01*
G01*
X50438749Y-98569999D01*
G75*
G02*
X50219999Y-98351249I0J218750D01*
G01*
X50219999Y-97838749D01*
G75*
G02*
X50438749Y-97619999I218750J0D01*
G01*
X50876249Y-97619999D01*
G75*
G02*
X51094999Y-97838749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R13,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X40979999Y-105398749D02*
X40979999Y-105911249D01*
G75*
G02*
X40761249Y-106129999I-218750J0D01*
G01*
X40323749Y-106129999D01*
G75*
G02*
X40104999Y-105911249I0J218750D01*
G01*
X40104999Y-105398749D01*
G75*
G02*
X40323749Y-105179999I218750J0D01*
G01*
X40761249Y-105179999D01*
G75*
G02*
X40979999Y-105398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R13,2*%
%TO.N,VCCFPGA_S1_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X39404999Y-105398749D02*
X39404999Y-105911249D01*
G75*
G02*
X39186249Y-106129999I-218750J0D01*
G01*
X38748749Y-106129999D01*
G75*
G02*
X38529999Y-105911249I0J218750D01*
G01*
X38529999Y-105398749D01*
G75*
G02*
X38748749Y-105179999I218750J0D01*
G01*
X39186249Y-105179999D01*
G75*
G02*
X39404999Y-105398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R14,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X52669999Y-95328749D02*
X52669999Y-95841249D01*
G75*
G02*
X52451249Y-96059999I-218750J0D01*
G01*
X52013749Y-96059999D01*
G75*
G02*
X51794999Y-95841249I0J218750D01*
G01*
X51794999Y-95328749D01*
G75*
G02*
X52013749Y-95109999I218750J0D01*
G01*
X52451249Y-95109999D01*
G75*
G02*
X52669999Y-95328749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R14,2*%
%TO.N,VCCFPGA_S1_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X51094999Y-95328749D02*
X51094999Y-95841249D01*
G75*
G02*
X50876249Y-96059999I-218750J0D01*
G01*
X50438749Y-96059999D01*
G75*
G02*
X50219999Y-95841249I0J218750D01*
G01*
X50219999Y-95328749D01*
G75*
G02*
X50438749Y-95109999I218750J0D01*
G01*
X50876249Y-95109999D01*
G75*
G02*
X51094999Y-95328749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R15,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X27859999Y-120398749D02*
X27859999Y-120911249D01*
G75*
G02*
X27641249Y-121129999I-218750J0D01*
G01*
X27203749Y-121129999D01*
G75*
G02*
X26984999Y-120911249I0J218750D01*
G01*
X26984999Y-120398749D01*
G75*
G02*
X27203749Y-120179999I218750J0D01*
G01*
X27641249Y-120179999D01*
G75*
G02*
X27859999Y-120398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R15,2*%
%TO.N,VCCFPGA_S1_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X26284999Y-120398749D02*
X26284999Y-120911249D01*
G75*
G02*
X26066249Y-121129999I-218750J0D01*
G01*
X25628749Y-121129999D01*
G75*
G02*
X25409999Y-120911249I0J218750D01*
G01*
X25409999Y-120398749D01*
G75*
G02*
X25628749Y-120179999I218750J0D01*
G01*
X26066249Y-120179999D01*
G75*
G02*
X26284999Y-120398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R16,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X66459999Y-82778749D02*
X66459999Y-83291249D01*
G75*
G02*
X66241249Y-83509999I-218750J0D01*
G01*
X65803749Y-83509999D01*
G75*
G02*
X65584999Y-83291249I0J218750D01*
G01*
X65584999Y-82778749D01*
G75*
G02*
X65803749Y-82559999I218750J0D01*
G01*
X66241249Y-82559999D01*
G75*
G02*
X66459999Y-82778749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R16,2*%
%TO.N,VCCFPGA_S1_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X64884999Y-82778749D02*
X64884999Y-83291249D01*
G75*
G02*
X64666249Y-83509999I-218750J0D01*
G01*
X64228749Y-83509999D01*
G75*
G02*
X64009999Y-83291249I0J218750D01*
G01*
X64009999Y-82778749D01*
G75*
G02*
X64228749Y-82559999I218750J0D01*
G01*
X64666249Y-82559999D01*
G75*
G02*
X64884999Y-82778749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R17,2*%
%TO.N,Net-(J2-Pad9)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X34304999Y-112628749D02*
X34304999Y-113141249D01*
G75*
G02*
X34086249Y-113359999I-218750J0D01*
G01*
X33648749Y-113359999D01*
G75*
G02*
X33429999Y-113141249I0J218750D01*
G01*
X33429999Y-112628749D01*
G75*
G02*
X33648749Y-112409999I218750J0D01*
G01*
X34086249Y-112409999D01*
G75*
G02*
X34304999Y-112628749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R17,1*%
%TO.N,Net-(D4-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X35879999Y-112628749D02*
X35879999Y-113141249D01*
G75*
G02*
X35661249Y-113359999I-218750J0D01*
G01*
X35223749Y-113359999D01*
G75*
G02*
X35004999Y-113141249I0J218750D01*
G01*
X35004999Y-112628749D01*
G75*
G02*
X35223749Y-112409999I218750J0D01*
G01*
X35661249Y-112409999D01*
G75*
G02*
X35879999Y-112628749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R18,1*%
%TO.N,Net-(J7-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X47419999Y-102888749D02*
X47419999Y-103401249D01*
G75*
G02*
X47201249Y-103619999I-218750J0D01*
G01*
X46763749Y-103619999D01*
G75*
G02*
X46544999Y-103401249I0J218750D01*
G01*
X46544999Y-102888749D01*
G75*
G02*
X46763749Y-102669999I218750J0D01*
G01*
X47201249Y-102669999D01*
G75*
G02*
X47419999Y-102888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R18,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X45844999Y-102888749D02*
X45844999Y-103401249D01*
G75*
G02*
X45626249Y-103619999I-218750J0D01*
G01*
X45188749Y-103619999D01*
G75*
G02*
X44969999Y-103401249I0J218750D01*
G01*
X44969999Y-102888749D01*
G75*
G02*
X45188749Y-102669999I218750J0D01*
G01*
X45626249Y-102669999D01*
G75*
G02*
X45844999Y-102888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R19,2*%
%TO.N,Net-(J7-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X24944999Y-122908749D02*
X24944999Y-123421249D01*
G75*
G02*
X24726249Y-123639999I-218750J0D01*
G01*
X24288749Y-123639999D01*
G75*
G02*
X24069999Y-123421249I0J218750D01*
G01*
X24069999Y-122908749D01*
G75*
G02*
X24288749Y-122689999I218750J0D01*
G01*
X24726249Y-122689999D01*
G75*
G02*
X24944999Y-122908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R19,1*%
%TO.N,VCCFPGA_S1_VARIABLE_V1*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X26519999Y-122908749D02*
X26519999Y-123421249D01*
G75*
G02*
X26301249Y-123639999I-218750J0D01*
G01*
X25863749Y-123639999D01*
G75*
G02*
X25644999Y-123421249I0J218750D01*
G01*
X25644999Y-122908749D01*
G75*
G02*
X25863749Y-122689999I218750J0D01*
G01*
X26301249Y-122689999D01*
G75*
G02*
X26519999Y-122908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R20,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X35394999Y-105098749D02*
X35394999Y-105611249D01*
G75*
G02*
X35176249Y-105829999I-218750J0D01*
G01*
X34738749Y-105829999D01*
G75*
G02*
X34519999Y-105611249I0J218750D01*
G01*
X34519999Y-105098749D01*
G75*
G02*
X34738749Y-104879999I218750J0D01*
G01*
X35176249Y-104879999D01*
G75*
G02*
X35394999Y-105098749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R20,1*%
%TO.N,Net-(J8-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X36969999Y-105098749D02*
X36969999Y-105611249D01*
G75*
G02*
X36751249Y-105829999I-218750J0D01*
G01*
X36313749Y-105829999D01*
G75*
G02*
X36094999Y-105611249I0J218750D01*
G01*
X36094999Y-105098749D01*
G75*
G02*
X36313749Y-104879999I218750J0D01*
G01*
X36751249Y-104879999D01*
G75*
G02*
X36969999Y-105098749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R21,2*%
%TO.N,Net-(J8-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X30294999Y-112868749D02*
X30294999Y-113381249D01*
G75*
G02*
X30076249Y-113599999I-218750J0D01*
G01*
X29638749Y-113599999D01*
G75*
G02*
X29419999Y-113381249I0J218750D01*
G01*
X29419999Y-112868749D01*
G75*
G02*
X29638749Y-112649999I218750J0D01*
G01*
X30076249Y-112649999D01*
G75*
G02*
X30294999Y-112868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R21,1*%
%TO.N,VCCFPGA_S1_VARIABLE_V2*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X31869999Y-112868749D02*
X31869999Y-113381249D01*
G75*
G02*
X31651249Y-113599999I-218750J0D01*
G01*
X31213749Y-113599999D01*
G75*
G02*
X30994999Y-113381249I0J218750D01*
G01*
X30994999Y-112868749D01*
G75*
G02*
X31213749Y-112649999I218750J0D01*
G01*
X31651249Y-112649999D01*
G75*
G02*
X31869999Y-112868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R22,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X47084999Y-92848749D02*
X47084999Y-93361249D01*
G75*
G02*
X46866249Y-93579999I-218750J0D01*
G01*
X46428749Y-93579999D01*
G75*
G02*
X46209999Y-93361249I0J218750D01*
G01*
X46209999Y-92848749D01*
G75*
G02*
X46428749Y-92629999I218750J0D01*
G01*
X46866249Y-92629999D01*
G75*
G02*
X47084999Y-92848749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R22,1*%
%TO.N,Net-(J9-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X48659999Y-92848749D02*
X48659999Y-93361249D01*
G75*
G02*
X48441249Y-93579999I-218750J0D01*
G01*
X48003749Y-93579999D01*
G75*
G02*
X47784999Y-93361249I0J218750D01*
G01*
X47784999Y-92848749D01*
G75*
G02*
X48003749Y-92629999I218750J0D01*
G01*
X48441249Y-92629999D01*
G75*
G02*
X48659999Y-92848749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R23,1*%
%TO.N,VCCFPGA_S1_VARIABLE_V3*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X53109999Y-87798749D02*
X53109999Y-88311249D01*
G75*
G02*
X52891249Y-88529999I-218750J0D01*
G01*
X52453749Y-88529999D01*
G75*
G02*
X52234999Y-88311249I0J218750D01*
G01*
X52234999Y-87798749D01*
G75*
G02*
X52453749Y-87579999I218750J0D01*
G01*
X52891249Y-87579999D01*
G75*
G02*
X53109999Y-87798749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R23,2*%
%TO.N,Net-(J9-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X51534999Y-87798749D02*
X51534999Y-88311249D01*
G75*
G02*
X51316249Y-88529999I-218750J0D01*
G01*
X50878749Y-88529999D01*
G75*
G02*
X50659999Y-88311249I0J218750D01*
G01*
X50659999Y-87798749D01*
G75*
G02*
X50878749Y-87579999I218750J0D01*
G01*
X51316249Y-87579999D01*
G75*
G02*
X51534999Y-87798749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R24,1*%
%TO.N,Net-(J10-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X44649999Y-97868749D02*
X44649999Y-98381249D01*
G75*
G02*
X44431249Y-98599999I-218750J0D01*
G01*
X43993749Y-98599999D01*
G75*
G02*
X43774999Y-98381249I0J218750D01*
G01*
X43774999Y-97868749D01*
G75*
G02*
X43993749Y-97649999I218750J0D01*
G01*
X44431249Y-97649999D01*
G75*
G02*
X44649999Y-97868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R24,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X43074999Y-97868749D02*
X43074999Y-98381249D01*
G75*
G02*
X42856249Y-98599999I-218750J0D01*
G01*
X42418749Y-98599999D01*
G75*
G02*
X42199999Y-98381249I0J218750D01*
G01*
X42199999Y-97868749D01*
G75*
G02*
X42418749Y-97649999I218750J0D01*
G01*
X42856249Y-97649999D01*
G75*
G02*
X43074999Y-97868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R25,2*%
%TO.N,Net-(J10-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X31384999Y-110118749D02*
X31384999Y-110631249D01*
G75*
G02*
X31166249Y-110849999I-218750J0D01*
G01*
X30728749Y-110849999D01*
G75*
G02*
X30509999Y-110631249I0J218750D01*
G01*
X30509999Y-110118749D01*
G75*
G02*
X30728749Y-109899999I218750J0D01*
G01*
X31166249Y-109899999D01*
G75*
G02*
X31384999Y-110118749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R25,1*%
%TO.N,VCCFPGA_S1_VARIABLE_V4*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X32959999Y-110118749D02*
X32959999Y-110631249D01*
G75*
G02*
X32741249Y-110849999I-218750J0D01*
G01*
X32303749Y-110849999D01*
G75*
G02*
X32084999Y-110631249I0J218750D01*
G01*
X32084999Y-110118749D01*
G75*
G02*
X32303749Y-109899999I218750J0D01*
G01*
X32741249Y-109899999D01*
G75*
G02*
X32959999Y-110118749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R26,2*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X56384999Y-85288749D02*
X56384999Y-85801249D01*
G75*
G02*
X56166249Y-86019999I-218750J0D01*
G01*
X55728749Y-86019999D01*
G75*
G02*
X55509999Y-85801249I0J218750D01*
G01*
X55509999Y-85288749D01*
G75*
G02*
X55728749Y-85069999I218750J0D01*
G01*
X56166249Y-85069999D01*
G75*
G02*
X56384999Y-85288749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R26,1*%
%TO.N,Net-(R26-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X57959999Y-85288749D02*
X57959999Y-85801249D01*
G75*
G02*
X57741249Y-86019999I-218750J0D01*
G01*
X57303749Y-86019999D01*
G75*
G02*
X57084999Y-85801249I0J218750D01*
G01*
X57084999Y-85288749D01*
G75*
G02*
X57303749Y-85069999I218750J0D01*
G01*
X57741249Y-85069999D01*
G75*
G02*
X57959999Y-85288749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R27,2*%
%TO.N,Net-(R27-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X51534999Y-90308749D02*
X51534999Y-90821249D01*
G75*
G02*
X51316249Y-91039999I-218750J0D01*
G01*
X50878749Y-91039999D01*
G75*
G02*
X50659999Y-90821249I0J218750D01*
G01*
X50659999Y-90308749D01*
G75*
G02*
X50878749Y-90089999I218750J0D01*
G01*
X51316249Y-90089999D01*
G75*
G02*
X51534999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R27,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X53109999Y-90308749D02*
X53109999Y-90821249D01*
G75*
G02*
X52891249Y-91039999I-218750J0D01*
G01*
X52453749Y-91039999D01*
G75*
G02*
X52234999Y-90821249I0J218750D01*
G01*
X52234999Y-90308749D01*
G75*
G02*
X52453749Y-90089999I218750J0D01*
G01*
X52891249Y-90089999D01*
G75*
G02*
X53109999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R28,1*%
%TO.N,Net-(R28-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X27859999Y-115378749D02*
X27859999Y-115891249D01*
G75*
G02*
X27641249Y-116109999I-218750J0D01*
G01*
X27203749Y-116109999D01*
G75*
G02*
X26984999Y-115891249I0J218750D01*
G01*
X26984999Y-115378749D01*
G75*
G02*
X27203749Y-115159999I218750J0D01*
G01*
X27641249Y-115159999D01*
G75*
G02*
X27859999Y-115378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R28,2*%
%TO.N,VCCFPGA_S1_MGT*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X26284999Y-115378749D02*
X26284999Y-115891249D01*
G75*
G02*
X26066249Y-116109999I-218750J0D01*
G01*
X25628749Y-116109999D01*
G75*
G02*
X25409999Y-115891249I0J218750D01*
G01*
X25409999Y-115378749D01*
G75*
G02*
X25628749Y-115159999I218750J0D01*
G01*
X26066249Y-115159999D01*
G75*
G02*
X26284999Y-115378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R29,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X58439999Y-82778749D02*
X58439999Y-83291249D01*
G75*
G02*
X58221249Y-83509999I-218750J0D01*
G01*
X57783749Y-83509999D01*
G75*
G02*
X57564999Y-83291249I0J218750D01*
G01*
X57564999Y-82778749D01*
G75*
G02*
X57783749Y-82559999I218750J0D01*
G01*
X58221249Y-82559999D01*
G75*
G02*
X58439999Y-82778749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R29,2*%
%TO.N,Net-(R29-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X56864999Y-82778749D02*
X56864999Y-83291249D01*
G75*
G02*
X56646249Y-83509999I-218750J0D01*
G01*
X56208749Y-83509999D01*
G75*
G02*
X55989999Y-83291249I0J218750D01*
G01*
X55989999Y-82778749D01*
G75*
G02*
X56208749Y-82559999I218750J0D01*
G01*
X56646249Y-82559999D01*
G75*
G02*
X56864999Y-82778749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R30,2*%
%TO.N,VCCFPGA_S1_MGT*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X47084999Y-95358749D02*
X47084999Y-95871249D01*
G75*
G02*
X46866249Y-96089999I-218750J0D01*
G01*
X46428749Y-96089999D01*
G75*
G02*
X46209999Y-95871249I0J218750D01*
G01*
X46209999Y-95358749D01*
G75*
G02*
X46428749Y-95139999I218750J0D01*
G01*
X46866249Y-95139999D01*
G75*
G02*
X47084999Y-95358749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R30,1*%
%TO.N,Net-(R30-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X48659999Y-95358749D02*
X48659999Y-95871249D01*
G75*
G02*
X48441249Y-96089999I-218750J0D01*
G01*
X48003749Y-96089999D01*
G75*
G02*
X47784999Y-95871249I0J218750D01*
G01*
X47784999Y-95358749D01*
G75*
G02*
X48003749Y-95139999I218750J0D01*
G01*
X48441249Y-95139999D01*
G75*
G02*
X48659999Y-95358749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R31,2*%
%TO.N,Net-(R31-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X22274999Y-120398749D02*
X22274999Y-120911249D01*
G75*
G02*
X22056249Y-121129999I-218750J0D01*
G01*
X21618749Y-121129999D01*
G75*
G02*
X21399999Y-120911249I0J218750D01*
G01*
X21399999Y-120398749D01*
G75*
G02*
X21618749Y-120179999I218750J0D01*
G01*
X22056249Y-120179999D01*
G75*
G02*
X22274999Y-120398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R31,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X23849999Y-120398749D02*
X23849999Y-120911249D01*
G75*
G02*
X23631249Y-121129999I-218750J0D01*
G01*
X23193749Y-121129999D01*
G75*
G02*
X22974999Y-120911249I0J218750D01*
G01*
X22974999Y-120398749D01*
G75*
G02*
X23193749Y-120179999I218750J0D01*
G01*
X23631249Y-120179999D01*
G75*
G02*
X23849999Y-120398749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R32,1*%
%TO.N,Net-(R32-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X36969999Y-107608749D02*
X36969999Y-108121249D01*
G75*
G02*
X36751249Y-108339999I-218750J0D01*
G01*
X36313749Y-108339999D01*
G75*
G02*
X36094999Y-108121249I0J218750D01*
G01*
X36094999Y-107608749D01*
G75*
G02*
X36313749Y-107389999I218750J0D01*
G01*
X36751249Y-107389999D01*
G75*
G02*
X36969999Y-107608749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R32,2*%
%TO.N,VCCFPGA_S1_MGT*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X35394999Y-107608749D02*
X35394999Y-108121249D01*
G75*
G02*
X35176249Y-108339999I-218750J0D01*
G01*
X34738749Y-108339999D01*
G75*
G02*
X34519999Y-108121249I0J218750D01*
G01*
X34519999Y-107608749D01*
G75*
G02*
X34738749Y-107389999I218750J0D01*
G01*
X35176249Y-107389999D01*
G75*
G02*
X35394999Y-107608749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R33,2*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X22274999Y-117888749D02*
X22274999Y-118401249D01*
G75*
G02*
X22056249Y-118619999I-218750J0D01*
G01*
X21618749Y-118619999D01*
G75*
G02*
X21399999Y-118401249I0J218750D01*
G01*
X21399999Y-117888749D01*
G75*
G02*
X21618749Y-117669999I218750J0D01*
G01*
X22056249Y-117669999D01*
G75*
G02*
X22274999Y-117888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R33,1*%
%TO.N,VCCFPGA_S0_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X23849999Y-117888749D02*
X23849999Y-118401249D01*
G75*
G02*
X23631249Y-118619999I-218750J0D01*
G01*
X23193749Y-118619999D01*
G75*
G02*
X22974999Y-118401249I0J218750D01*
G01*
X22974999Y-117888749D01*
G75*
G02*
X23193749Y-117669999I218750J0D01*
G01*
X23631249Y-117669999D01*
G75*
G02*
X23849999Y-117888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R34,1*%
%TO.N,Net-(R34-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X56679999Y-97838749D02*
X56679999Y-98351249D01*
G75*
G02*
X56461249Y-98569999I-218750J0D01*
G01*
X56023749Y-98569999D01*
G75*
G02*
X55804999Y-98351249I0J218750D01*
G01*
X55804999Y-97838749D01*
G75*
G02*
X56023749Y-97619999I218750J0D01*
G01*
X56461249Y-97619999D01*
G75*
G02*
X56679999Y-97838749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R34,2*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X55104999Y-97838749D02*
X55104999Y-98351249D01*
G75*
G02*
X54886249Y-98569999I-218750J0D01*
G01*
X54448749Y-98569999D01*
G75*
G02*
X54229999Y-98351249I0J218750D01*
G01*
X54229999Y-97838749D01*
G75*
G02*
X54448749Y-97619999I218750J0D01*
G01*
X54886249Y-97619999D01*
G75*
G02*
X55104999Y-97838749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R35,2*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X68894999Y-82868749D02*
X68894999Y-83381249D01*
G75*
G02*
X68676249Y-83599999I-218750J0D01*
G01*
X68238749Y-83599999D01*
G75*
G02*
X68019999Y-83381249I0J218750D01*
G01*
X68019999Y-82868749D01*
G75*
G02*
X68238749Y-82649999I218750J0D01*
G01*
X68676249Y-82649999D01*
G75*
G02*
X68894999Y-82868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R35,1*%
%TO.N,Net-(R35-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X70469999Y-82868749D02*
X70469999Y-83381249D01*
G75*
G02*
X70251249Y-83599999I-218750J0D01*
G01*
X69813749Y-83599999D01*
G75*
G02*
X69594999Y-83381249I0J218750D01*
G01*
X69594999Y-82868749D01*
G75*
G02*
X69813749Y-82649999I218750J0D01*
G01*
X70251249Y-82649999D01*
G75*
G02*
X70469999Y-82868749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R36,2*%
%TO.N,Net-(R36-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X59114999Y-92888749D02*
X59114999Y-93401249D01*
G75*
G02*
X58896249Y-93619999I-218750J0D01*
G01*
X58458749Y-93619999D01*
G75*
G02*
X58239999Y-93401249I0J218750D01*
G01*
X58239999Y-92888749D01*
G75*
G02*
X58458749Y-92669999I218750J0D01*
G01*
X58896249Y-92669999D01*
G75*
G02*
X59114999Y-92888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R36,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X60689999Y-92888749D02*
X60689999Y-93401249D01*
G75*
G02*
X60471249Y-93619999I-218750J0D01*
G01*
X60033749Y-93619999D01*
G75*
G02*
X59814999Y-93401249I0J218750D01*
G01*
X59814999Y-92888749D01*
G75*
G02*
X60033749Y-92669999I218750J0D01*
G01*
X60471249Y-92669999D01*
G75*
G02*
X60689999Y-92888749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R37,1*%
%TO.N,Net-(R36-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X44989999Y-107908749D02*
X44989999Y-108421249D01*
G75*
G02*
X44771249Y-108639999I-218750J0D01*
G01*
X44333749Y-108639999D01*
G75*
G02*
X44114999Y-108421249I0J218750D01*
G01*
X44114999Y-107908749D01*
G75*
G02*
X44333749Y-107689999I218750J0D01*
G01*
X44771249Y-107689999D01*
G75*
G02*
X44989999Y-107908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R37,2*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X43414999Y-107908749D02*
X43414999Y-108421249D01*
G75*
G02*
X43196249Y-108639999I-218750J0D01*
G01*
X42758749Y-108639999D01*
G75*
G02*
X42539999Y-108421249I0J218750D01*
G01*
X42539999Y-107908749D01*
G75*
G02*
X42758749Y-107689999I218750J0D01*
G01*
X43196249Y-107689999D01*
G75*
G02*
X43414999Y-107908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R38,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X32959999Y-107608749D02*
X32959999Y-108121249D01*
G75*
G02*
X32741249Y-108339999I-218750J0D01*
G01*
X32303749Y-108339999D01*
G75*
G02*
X32084999Y-108121249I0J218750D01*
G01*
X32084999Y-107608749D01*
G75*
G02*
X32303749Y-107389999I218750J0D01*
G01*
X32741249Y-107389999D01*
G75*
G02*
X32959999Y-107608749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R38,2*%
%TO.N,Net-(R38-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X31384999Y-107608749D02*
X31384999Y-108121249D01*
G75*
G02*
X31166249Y-108339999I-218750J0D01*
G01*
X30728749Y-108339999D01*
G75*
G02*
X30509999Y-108121249I0J218750D01*
G01*
X30509999Y-107608749D01*
G75*
G02*
X30728749Y-107389999I218750J0D01*
G01*
X31166249Y-107389999D01*
G75*
G02*
X31384999Y-107608749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R39,2*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X39404999Y-107908749D02*
X39404999Y-108421249D01*
G75*
G02*
X39186249Y-108639999I-218750J0D01*
G01*
X38748749Y-108639999D01*
G75*
G02*
X38529999Y-108421249I0J218750D01*
G01*
X38529999Y-107908749D01*
G75*
G02*
X38748749Y-107689999I218750J0D01*
G01*
X39186249Y-107689999D01*
G75*
G02*
X39404999Y-107908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R39,1*%
%TO.N,Net-(R38-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X40979999Y-107908749D02*
X40979999Y-108421249D01*
G75*
G02*
X40761249Y-108639999I-218750J0D01*
G01*
X40323749Y-108639999D01*
G75*
G02*
X40104999Y-108421249I0J218750D01*
G01*
X40104999Y-107908749D01*
G75*
G02*
X40323749Y-107689999I218750J0D01*
G01*
X40761249Y-107689999D01*
G75*
G02*
X40979999Y-107908749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R40,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X47419999Y-100378749D02*
X47419999Y-100891249D01*
G75*
G02*
X47201249Y-101109999I-218750J0D01*
G01*
X46763749Y-101109999D01*
G75*
G02*
X46544999Y-100891249I0J218750D01*
G01*
X46544999Y-100378749D01*
G75*
G02*
X46763749Y-100159999I218750J0D01*
G01*
X47201249Y-100159999D01*
G75*
G02*
X47419999Y-100378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R40,2*%
%TO.N,Net-(R40-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X45844999Y-100378749D02*
X45844999Y-100891249D01*
G75*
G02*
X45626249Y-101109999I-218750J0D01*
G01*
X45188749Y-101109999D01*
G75*
G02*
X44969999Y-100891249I0J218750D01*
G01*
X44969999Y-100378749D01*
G75*
G02*
X45188749Y-100159999I218750J0D01*
G01*
X45626249Y-100159999D01*
G75*
G02*
X45844999Y-100378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R41,1*%
%TO.N,Net-(R40-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X49099999Y-90308749D02*
X49099999Y-90821249D01*
G75*
G02*
X48881249Y-91039999I-218750J0D01*
G01*
X48443749Y-91039999D01*
G75*
G02*
X48224999Y-90821249I0J218750D01*
G01*
X48224999Y-90308749D01*
G75*
G02*
X48443749Y-90089999I218750J0D01*
G01*
X48881249Y-90089999D01*
G75*
G02*
X49099999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R41,2*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X47524999Y-90308749D02*
X47524999Y-90821249D01*
G75*
G02*
X47306249Y-91039999I-218750J0D01*
G01*
X46868749Y-91039999D01*
G75*
G02*
X46649999Y-90821249I0J218750D01*
G01*
X46649999Y-90308749D01*
G75*
G02*
X46868749Y-90089999I218750J0D01*
G01*
X47306249Y-90089999D01*
G75*
G02*
X47524999Y-90308749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R42,1*%
%TO.N,Net-(R42-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X53949999Y-85288749D02*
X53949999Y-85801249D01*
G75*
G02*
X53731249Y-86019999I-218750J0D01*
G01*
X53293749Y-86019999D01*
G75*
G02*
X53074999Y-85801249I0J218750D01*
G01*
X53074999Y-85288749D01*
G75*
G02*
X53293749Y-85069999I218750J0D01*
G01*
X53731249Y-85069999D01*
G75*
G02*
X53949999Y-85288749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R42,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X52374999Y-85288749D02*
X52374999Y-85801249D01*
G75*
G02*
X52156249Y-86019999I-218750J0D01*
G01*
X51718749Y-86019999D01*
G75*
G02*
X51499999Y-85801249I0J218750D01*
G01*
X51499999Y-85288749D01*
G75*
G02*
X51718749Y-85069999I218750J0D01*
G01*
X52156249Y-85069999D01*
G75*
G02*
X52374999Y-85288749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R43,2*%
%TO.N,Net-(R42-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X37824999Y-100078749D02*
X37824999Y-100591249D01*
G75*
G02*
X37606249Y-100809999I-218750J0D01*
G01*
X37168749Y-100809999D01*
G75*
G02*
X36949999Y-100591249I0J218750D01*
G01*
X36949999Y-100078749D01*
G75*
G02*
X37168749Y-99859999I218750J0D01*
G01*
X37606249Y-99859999D01*
G75*
G02*
X37824999Y-100078749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R43,1*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X39399999Y-100078749D02*
X39399999Y-100591249D01*
G75*
G02*
X39181249Y-100809999I-218750J0D01*
G01*
X38743749Y-100809999D01*
G75*
G02*
X38524999Y-100591249I0J218750D01*
G01*
X38524999Y-100078749D01*
G75*
G02*
X38743749Y-99859999I218750J0D01*
G01*
X39181249Y-99859999D01*
G75*
G02*
X39399999Y-100078749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R44,2*%
%TO.N,Net-(R44-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X22274999Y-115378749D02*
X22274999Y-115891249D01*
G75*
G02*
X22056249Y-116109999I-218750J0D01*
G01*
X21618749Y-116109999D01*
G75*
G02*
X21399999Y-115891249I0J218750D01*
G01*
X21399999Y-115378749D01*
G75*
G02*
X21618749Y-115159999I218750J0D01*
G01*
X22056249Y-115159999D01*
G75*
G02*
X22274999Y-115378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R44,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X23849999Y-115378749D02*
X23849999Y-115891249D01*
G75*
G02*
X23631249Y-116109999I-218750J0D01*
G01*
X23193749Y-116109999D01*
G75*
G02*
X22974999Y-115891249I0J218750D01*
G01*
X22974999Y-115378749D01*
G75*
G02*
X23193749Y-115159999I218750J0D01*
G01*
X23631249Y-115159999D01*
G75*
G02*
X23849999Y-115378749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R45,1*%
%TO.N,Net-(R44-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X39399999Y-102588749D02*
X39399999Y-103101249D01*
G75*
G02*
X39181249Y-103319999I-218750J0D01*
G01*
X38743749Y-103319999D01*
G75*
G02*
X38524999Y-103101249I0J218750D01*
G01*
X38524999Y-102588749D01*
G75*
G02*
X38743749Y-102369999I218750J0D01*
G01*
X39181249Y-102369999D01*
G75*
G02*
X39399999Y-102588749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R45,2*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X37824999Y-102588749D02*
X37824999Y-103101249D01*
G75*
G02*
X37606249Y-103319999I-218750J0D01*
G01*
X37168749Y-103319999D01*
G75*
G02*
X36949999Y-103101249I0J218750D01*
G01*
X36949999Y-102588749D01*
G75*
G02*
X37168749Y-102369999I218750J0D01*
G01*
X37606249Y-102369999D01*
G75*
G02*
X37824999Y-102588749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R46,2*%
%TO.N,Net-(R46-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X90285001Y-80951251D02*
X90285001Y-80438751D01*
G75*
G02*
X90503751Y-80220001I218750J0D01*
G01*
X90941251Y-80220001D01*
G75*
G02*
X91160001Y-80438751I0J-218750D01*
G01*
X91160001Y-80951251D01*
G75*
G02*
X90941251Y-81170001I-218750J0D01*
G01*
X90503751Y-81170001D01*
G75*
G02*
X90285001Y-80951251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R46,1*%
%TO.N,FLASH_CONFIG_CLK*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X88710001Y-80951251D02*
X88710001Y-80438751D01*
G75*
G02*
X88928751Y-80220001I218750J0D01*
G01*
X89366251Y-80220001D01*
G75*
G02*
X89585001Y-80438751I0J-218750D01*
G01*
X89585001Y-80951251D01*
G75*
G02*
X89366251Y-81170001I-218750J0D01*
G01*
X88928751Y-81170001D01*
G75*
G02*
X88710001Y-80951251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R47,1*%
%TO.N,VTRANS_OE*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X218537500Y-45643750D02*
X218537500Y-46156250D01*
G75*
G02*
X218318750Y-46375000I-218750J0D01*
G01*
X217881250Y-46375000D01*
G75*
G02*
X217662500Y-46156250I0J218750D01*
G01*
X217662500Y-45643750D01*
G75*
G02*
X217881250Y-45425000I218750J0D01*
G01*
X218318750Y-45425000D01*
G75*
G02*
X218537500Y-45643750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R47,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X216962500Y-45643750D02*
X216962500Y-46156250D01*
G75*
G02*
X216743750Y-46375000I-218750J0D01*
G01*
X216306250Y-46375000D01*
G75*
G02*
X216087500Y-46156250I0J218750D01*
G01*
X216087500Y-45643750D01*
G75*
G02*
X216306250Y-45425000I218750J0D01*
G01*
X216743750Y-45425000D01*
G75*
G02*
X216962500Y-45643750I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R48,2*%
%TO.N,Net-(R48-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X62985001Y-58901251D02*
X62985001Y-58388751D01*
G75*
G02*
X63203751Y-58170001I218750J0D01*
G01*
X63641251Y-58170001D01*
G75*
G02*
X63860001Y-58388751I0J-218750D01*
G01*
X63860001Y-58901251D01*
G75*
G02*
X63641251Y-59120001I-218750J0D01*
G01*
X63203751Y-59120001D01*
G75*
G02*
X62985001Y-58901251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R48,1*%
%TO.N,VCCFPGA_S1_MGT*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X61410001Y-58901251D02*
X61410001Y-58388751D01*
G75*
G02*
X61628751Y-58170001I218750J0D01*
G01*
X62066251Y-58170001D01*
G75*
G02*
X62285001Y-58388751I0J-218750D01*
G01*
X62285001Y-58901251D01*
G75*
G02*
X62066251Y-59120001I-218750J0D01*
G01*
X61628751Y-59120001D01*
G75*
G02*
X61410001Y-58901251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R49,2*%
%TO.N,Net-(D5-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235856250Y-141350000D02*
X235343750Y-141350000D01*
G75*
G02*
X235125000Y-141131250I0J218750D01*
G01*
X235125000Y-140693750D01*
G75*
G02*
X235343750Y-140475000I218750J0D01*
G01*
X235856250Y-140475000D01*
G75*
G02*
X236075000Y-140693750I0J-218750D01*
G01*
X236075000Y-141131250D01*
G75*
G02*
X235856250Y-141350000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R49,1*%
%TO.N,FPGA_TDI*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235856250Y-142925000D02*
X235343750Y-142925000D01*
G75*
G02*
X235125000Y-142706250I0J218750D01*
G01*
X235125000Y-142268750D01*
G75*
G02*
X235343750Y-142050000I218750J0D01*
G01*
X235856250Y-142050000D01*
G75*
G02*
X236075000Y-142268750I0J-218750D01*
G01*
X236075000Y-142706250D01*
G75*
G02*
X235856250Y-142925000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R50,1*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-11380001Y-120498749D02*
X-11380001Y-121011249D01*
G75*
G02*
X-11598751Y-121229999I-218750J0D01*
G01*
X-12036251Y-121229999D01*
G75*
G02*
X-12255001Y-121011249I0J218750D01*
G01*
X-12255001Y-120498749D01*
G75*
G02*
X-12036251Y-120279999I218750J0D01*
G01*
X-11598751Y-120279999D01*
G75*
G02*
X-11380001Y-120498749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R50,2*%
%TO.N,Net-(R50-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-12955001Y-120498749D02*
X-12955001Y-121011249D01*
G75*
G02*
X-13173751Y-121229999I-218750J0D01*
G01*
X-13611251Y-121229999D01*
G75*
G02*
X-13830001Y-121011249I0J218750D01*
G01*
X-13830001Y-120498749D01*
G75*
G02*
X-13611251Y-120279999I218750J0D01*
G01*
X-13173751Y-120279999D01*
G75*
G02*
X-12955001Y-120498749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R51,2*%
%TO.N,Net-(R51-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-17415001Y-123138749D02*
X-17415001Y-123651249D01*
G75*
G02*
X-17633751Y-123869999I-218750J0D01*
G01*
X-18071251Y-123869999D01*
G75*
G02*
X-18290001Y-123651249I0J218750D01*
G01*
X-18290001Y-123138749D01*
G75*
G02*
X-18071251Y-122919999I218750J0D01*
G01*
X-17633751Y-122919999D01*
G75*
G02*
X-17415001Y-123138749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R51,1*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-15840001Y-123138749D02*
X-15840001Y-123651249D01*
G75*
G02*
X-16058751Y-123869999I-218750J0D01*
G01*
X-16496251Y-123869999D01*
G75*
G02*
X-16715001Y-123651249I0J218750D01*
G01*
X-16715001Y-123138749D01*
G75*
G02*
X-16496251Y-122919999I218750J0D01*
G01*
X-16058751Y-122919999D01*
G75*
G02*
X-15840001Y-123138749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R52,2*%
%TO.N,Net-(R52-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-21425001Y-127688749D02*
X-21425001Y-128201249D01*
G75*
G02*
X-21643751Y-128419999I-218750J0D01*
G01*
X-22081251Y-128419999D01*
G75*
G02*
X-22300001Y-128201249I0J218750D01*
G01*
X-22300001Y-127688749D01*
G75*
G02*
X-22081251Y-127469999I218750J0D01*
G01*
X-21643751Y-127469999D01*
G75*
G02*
X-21425001Y-127688749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R52,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-19850001Y-127688749D02*
X-19850001Y-128201249D01*
G75*
G02*
X-20068751Y-128419999I-218750J0D01*
G01*
X-20506251Y-128419999D01*
G75*
G02*
X-20725001Y-128201249I0J218750D01*
G01*
X-20725001Y-127688749D01*
G75*
G02*
X-20506251Y-127469999I218750J0D01*
G01*
X-20068751Y-127469999D01*
G75*
G02*
X-19850001Y-127688749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R53,1*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-15390001Y-115608749D02*
X-15390001Y-116121249D01*
G75*
G02*
X-15608751Y-116339999I-218750J0D01*
G01*
X-16046251Y-116339999D01*
G75*
G02*
X-16265001Y-116121249I0J218750D01*
G01*
X-16265001Y-115608749D01*
G75*
G02*
X-16046251Y-115389999I218750J0D01*
G01*
X-15608751Y-115389999D01*
G75*
G02*
X-15390001Y-115608749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R53,2*%
%TO.N,Net-(R53-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-16965001Y-115608749D02*
X-16965001Y-116121249D01*
G75*
G02*
X-17183751Y-116339999I-218750J0D01*
G01*
X-17621251Y-116339999D01*
G75*
G02*
X-17840001Y-116121249I0J218750D01*
G01*
X-17840001Y-115608749D01*
G75*
G02*
X-17621251Y-115389999I218750J0D01*
G01*
X-17183751Y-115389999D01*
G75*
G02*
X-16965001Y-115608749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R54,1*%
%TO.N,FPGA_TDO*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234356250Y-142925000D02*
X233843750Y-142925000D01*
G75*
G02*
X233625000Y-142706250I0J218750D01*
G01*
X233625000Y-142268750D01*
G75*
G02*
X233843750Y-142050000I218750J0D01*
G01*
X234356250Y-142050000D01*
G75*
G02*
X234575000Y-142268750I0J-218750D01*
G01*
X234575000Y-142706250D01*
G75*
G02*
X234356250Y-142925000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R54,2*%
%TO.N,Net-(D6-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X234356250Y-141350000D02*
X233843750Y-141350000D01*
G75*
G02*
X233625000Y-141131250I0J218750D01*
G01*
X233625000Y-140693750D01*
G75*
G02*
X233843750Y-140475000I218750J0D01*
G01*
X234356250Y-140475000D01*
G75*
G02*
X234575000Y-140693750I0J-218750D01*
G01*
X234575000Y-141131250D01*
G75*
G02*
X234356250Y-141350000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R55,2*%
%TO.N,Net-(D7-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232856250Y-141350000D02*
X232343750Y-141350000D01*
G75*
G02*
X232125000Y-141131250I0J218750D01*
G01*
X232125000Y-140693750D01*
G75*
G02*
X232343750Y-140475000I218750J0D01*
G01*
X232856250Y-140475000D01*
G75*
G02*
X233075000Y-140693750I0J-218750D01*
G01*
X233075000Y-141131250D01*
G75*
G02*
X232856250Y-141350000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R55,1*%
%TO.N,FPGA_TMS*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X232856250Y-142925000D02*
X232343750Y-142925000D01*
G75*
G02*
X232125000Y-142706250I0J218750D01*
G01*
X232125000Y-142268750D01*
G75*
G02*
X232343750Y-142050000I218750J0D01*
G01*
X232856250Y-142050000D01*
G75*
G02*
X233075000Y-142268750I0J-218750D01*
G01*
X233075000Y-142706250D01*
G75*
G02*
X232856250Y-142925000I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R56,1*%
%TO.N,FPGA_TDCLK*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237356250Y-142912500D02*
X236843750Y-142912500D01*
G75*
G02*
X236625000Y-142693750I0J218750D01*
G01*
X236625000Y-142256250D01*
G75*
G02*
X236843750Y-142037500I218750J0D01*
G01*
X237356250Y-142037500D01*
G75*
G02*
X237575000Y-142256250I0J-218750D01*
G01*
X237575000Y-142693750D01*
G75*
G02*
X237356250Y-142912500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R56,2*%
%TO.N,Net-(D8-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X237356250Y-141337500D02*
X236843750Y-141337500D01*
G75*
G02*
X236625000Y-141118750I0J218750D01*
G01*
X236625000Y-140681250D01*
G75*
G02*
X236843750Y-140462500I218750J0D01*
G01*
X237356250Y-140462500D01*
G75*
G02*
X237575000Y-140681250I0J-218750D01*
G01*
X237575000Y-141118750D01*
G75*
G02*
X237356250Y-141337500I-218750J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R57,1*%
%TO.N,Net-(J33-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-19850001Y-125178749D02*
X-19850001Y-125691249D01*
G75*
G02*
X-20068751Y-125909999I-218750J0D01*
G01*
X-20506251Y-125909999D01*
G75*
G02*
X-20725001Y-125691249I0J218750D01*
G01*
X-20725001Y-125178749D01*
G75*
G02*
X-20506251Y-124959999I218750J0D01*
G01*
X-20068751Y-124959999D01*
G75*
G02*
X-19850001Y-125178749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R57,2*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-21425001Y-125178749D02*
X-21425001Y-125691249D01*
G75*
G02*
X-21643751Y-125909999I-218750J0D01*
G01*
X-22081251Y-125909999D01*
G75*
G02*
X-22300001Y-125691249I0J218750D01*
G01*
X-22300001Y-125178749D01*
G75*
G02*
X-22081251Y-124959999I218750J0D01*
G01*
X-21643751Y-124959999D01*
G75*
G02*
X-21425001Y-125178749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R58,2*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-16965001Y-120628749D02*
X-16965001Y-121141249D01*
G75*
G02*
X-17183751Y-121359999I-218750J0D01*
G01*
X-17621251Y-121359999D01*
G75*
G02*
X-17840001Y-121141249I0J218750D01*
G01*
X-17840001Y-120628749D01*
G75*
G02*
X-17621251Y-120409999I218750J0D01*
G01*
X-17183751Y-120409999D01*
G75*
G02*
X-16965001Y-120628749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R58,1*%
%TO.N,Net-(J33-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-15390001Y-120628749D02*
X-15390001Y-121141249D01*
G75*
G02*
X-15608751Y-121359999I-218750J0D01*
G01*
X-16046251Y-121359999D01*
G75*
G02*
X-16265001Y-121141249I0J218750D01*
G01*
X-16265001Y-120628749D01*
G75*
G02*
X-16046251Y-120409999I218750J0D01*
G01*
X-15608751Y-120409999D01*
G75*
G02*
X-15390001Y-120628749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R59,1*%
%TO.N,Net-(J33-Pad3)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-11380001Y-117988749D02*
X-11380001Y-118501249D01*
G75*
G02*
X-11598751Y-118719999I-218750J0D01*
G01*
X-12036251Y-118719999D01*
G75*
G02*
X-12255001Y-118501249I0J218750D01*
G01*
X-12255001Y-117988749D01*
G75*
G02*
X-12036251Y-117769999I218750J0D01*
G01*
X-11598751Y-117769999D01*
G75*
G02*
X-11380001Y-117988749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R59,2*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-12955001Y-117988749D02*
X-12955001Y-118501249D01*
G75*
G02*
X-13173751Y-118719999I-218750J0D01*
G01*
X-13611251Y-118719999D01*
G75*
G02*
X-13830001Y-118501249I0J218750D01*
G01*
X-13830001Y-117988749D01*
G75*
G02*
X-13611251Y-117769999I218750J0D01*
G01*
X-13173751Y-117769999D01*
G75*
G02*
X-12955001Y-117988749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R60,1*%
%TO.N,FLASH_CONFIG_CLK*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X16119999Y-112808749D02*
X16119999Y-113321249D01*
G75*
G02*
X15901249Y-113539999I-218750J0D01*
G01*
X15463749Y-113539999D01*
G75*
G02*
X15244999Y-113321249I0J218750D01*
G01*
X15244999Y-112808749D01*
G75*
G02*
X15463749Y-112589999I218750J0D01*
G01*
X15901249Y-112589999D01*
G75*
G02*
X16119999Y-112808749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R60,2*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X14544999Y-112808749D02*
X14544999Y-113321249D01*
G75*
G02*
X14326249Y-113539999I-218750J0D01*
G01*
X13888749Y-113539999D01*
G75*
G02*
X13669999Y-113321249I0J218750D01*
G01*
X13669999Y-112808749D01*
G75*
G02*
X13888749Y-112589999I218750J0D01*
G01*
X14326249Y-112589999D01*
G75*
G02*
X14544999Y-112808749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R61,2*%
%TO.N,Net-(R61-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-17415001Y-128158749D02*
X-17415001Y-128671249D01*
G75*
G02*
X-17633751Y-128889999I-218750J0D01*
G01*
X-18071251Y-128889999D01*
G75*
G02*
X-18290001Y-128671249I0J218750D01*
G01*
X-18290001Y-128158749D01*
G75*
G02*
X-18071251Y-127939999I218750J0D01*
G01*
X-17633751Y-127939999D01*
G75*
G02*
X-17415001Y-128158749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R61,1*%
%TO.N,Net-(D9-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-15840001Y-128158749D02*
X-15840001Y-128671249D01*
G75*
G02*
X-16058751Y-128889999I-218750J0D01*
G01*
X-16496251Y-128889999D01*
G75*
G02*
X-16715001Y-128671249I0J218750D01*
G01*
X-16715001Y-128158749D01*
G75*
G02*
X-16496251Y-127939999I218750J0D01*
G01*
X-16058751Y-127939999D01*
G75*
G02*
X-15840001Y-128158749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R62,1*%
%TO.N,Net-(R61-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-580001Y-113958749D02*
X-580001Y-114471249D01*
G75*
G02*
X-798751Y-114689999I-218750J0D01*
G01*
X-1236251Y-114689999D01*
G75*
G02*
X-1455001Y-114471249I0J218750D01*
G01*
X-1455001Y-113958749D01*
G75*
G02*
X-1236251Y-113739999I218750J0D01*
G01*
X-798751Y-113739999D01*
G75*
G02*
X-580001Y-113958749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R62,2*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-2155001Y-113958749D02*
X-2155001Y-114471249D01*
G75*
G02*
X-2373751Y-114689999I-218750J0D01*
G01*
X-2811251Y-114689999D01*
G75*
G02*
X-3030001Y-114471249I0J218750D01*
G01*
X-3030001Y-113958749D01*
G75*
G02*
X-2811251Y-113739999I218750J0D01*
G01*
X-2373751Y-113739999D01*
G75*
G02*
X-2155001Y-113958749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R63,1*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-15390001Y-118118749D02*
X-15390001Y-118631249D01*
G75*
G02*
X-15608751Y-118849999I-218750J0D01*
G01*
X-16046251Y-118849999D01*
G75*
G02*
X-16265001Y-118631249I0J218750D01*
G01*
X-16265001Y-118118749D01*
G75*
G02*
X-16046251Y-117899999I218750J0D01*
G01*
X-15608751Y-117899999D01*
G75*
G02*
X-15390001Y-118118749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R63,2*%
%TO.N,Net-(J34-Pad11)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-16965001Y-118118749D02*
X-16965001Y-118631249D01*
G75*
G02*
X-17183751Y-118849999I-218750J0D01*
G01*
X-17621251Y-118849999D01*
G75*
G02*
X-17840001Y-118631249I0J218750D01*
G01*
X-17840001Y-118118749D01*
G75*
G02*
X-17621251Y-117899999I218750J0D01*
G01*
X-17183751Y-117899999D01*
G75*
G02*
X-16965001Y-118118749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R64,2*%
%TO.N,Net-(J34-Pad12)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-12955001Y-123008749D02*
X-12955001Y-123521249D01*
G75*
G02*
X-13173751Y-123739999I-218750J0D01*
G01*
X-13611251Y-123739999D01*
G75*
G02*
X-13830001Y-123521249I0J218750D01*
G01*
X-13830001Y-123008749D01*
G75*
G02*
X-13611251Y-122789999I218750J0D01*
G01*
X-13173751Y-122789999D01*
G75*
G02*
X-12955001Y-123008749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R64,1*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-11380001Y-123008749D02*
X-11380001Y-123521249D01*
G75*
G02*
X-11598751Y-123739999I-218750J0D01*
G01*
X-12036251Y-123739999D01*
G75*
G02*
X-12255001Y-123521249I0J218750D01*
G01*
X-12255001Y-123008749D01*
G75*
G02*
X-12036251Y-122789999I218750J0D01*
G01*
X-11598751Y-122789999D01*
G75*
G02*
X-11380001Y-123008749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R65,1*%
%TO.N,Net-(R65-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-580001Y-111448749D02*
X-580001Y-111961249D01*
G75*
G02*
X-798751Y-112179999I-218750J0D01*
G01*
X-1236251Y-112179999D01*
G75*
G02*
X-1455001Y-111961249I0J218750D01*
G01*
X-1455001Y-111448749D01*
G75*
G02*
X-1236251Y-111229999I218750J0D01*
G01*
X-798751Y-111229999D01*
G75*
G02*
X-580001Y-111448749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R65,2*%
%TO.N,Net-(J34-Pad14)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-2155001Y-111448749D02*
X-2155001Y-111961249D01*
G75*
G02*
X-2373751Y-112179999I-218750J0D01*
G01*
X-2811251Y-112179999D01*
G75*
G02*
X-3030001Y-111961249I0J218750D01*
G01*
X-3030001Y-111448749D01*
G75*
G02*
X-2811251Y-111229999I218750J0D01*
G01*
X-2373751Y-111229999D01*
G75*
G02*
X-2155001Y-111448749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R66,2*%
%TO.N,Net-(J34-Pad12)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-17415001Y-125648749D02*
X-17415001Y-126161249D01*
G75*
G02*
X-17633751Y-126379999I-218750J0D01*
G01*
X-18071251Y-126379999D01*
G75*
G02*
X-18290001Y-126161249I0J218750D01*
G01*
X-18290001Y-125648749D01*
G75*
G02*
X-18071251Y-125429999I218750J0D01*
G01*
X-17633751Y-125429999D01*
G75*
G02*
X-17415001Y-125648749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R66,1*%
%TO.N,Net-(R66-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-15840001Y-125648749D02*
X-15840001Y-126161249D01*
G75*
G02*
X-16058751Y-126379999I-218750J0D01*
G01*
X-16496251Y-126379999D01*
G75*
G02*
X-16715001Y-126161249I0J218750D01*
G01*
X-16715001Y-125648749D01*
G75*
G02*
X-16496251Y-125429999I218750J0D01*
G01*
X-16058751Y-125429999D01*
G75*
G02*
X-15840001Y-125648749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R67,1*%
%TO.N,Net-(R67-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-20290001Y-130198749D02*
X-20290001Y-130711249D01*
G75*
G02*
X-20508751Y-130929999I-218750J0D01*
G01*
X-20946251Y-130929999D01*
G75*
G02*
X-21165001Y-130711249I0J218750D01*
G01*
X-21165001Y-130198749D01*
G75*
G02*
X-20946251Y-129979999I218750J0D01*
G01*
X-20508751Y-129979999D01*
G75*
G02*
X-20290001Y-130198749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R67,2*%
%TO.N,Net-(J34-Pad11)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-21865001Y-130198749D02*
X-21865001Y-130711249D01*
G75*
G02*
X-22083751Y-130929999I-218750J0D01*
G01*
X-22521251Y-130929999D01*
G75*
G02*
X-22740001Y-130711249I0J218750D01*
G01*
X-22740001Y-130198749D01*
G75*
G02*
X-22521251Y-129979999I218750J0D01*
G01*
X-22083751Y-129979999D01*
G75*
G02*
X-21865001Y-130198749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R68,2*%
%TO.N,Net-(R68-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-6165001Y-111758749D02*
X-6165001Y-112271249D01*
G75*
G02*
X-6383751Y-112489999I-218750J0D01*
G01*
X-6821251Y-112489999D01*
G75*
G02*
X-7040001Y-112271249I0J218750D01*
G01*
X-7040001Y-111758749D01*
G75*
G02*
X-6821251Y-111539999I218750J0D01*
G01*
X-6383751Y-111539999D01*
G75*
G02*
X-6165001Y-111758749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R68,1*%
%TO.N,Net-(J34-Pad13)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X-4590001Y-111758749D02*
X-4590001Y-112271249D01*
G75*
G02*
X-4808751Y-112489999I-218750J0D01*
G01*
X-5246251Y-112489999D01*
G75*
G02*
X-5465001Y-112271249I0J218750D01*
G01*
X-5465001Y-111758749D01*
G75*
G02*
X-5246251Y-111539999I218750J0D01*
G01*
X-4808751Y-111539999D01*
G75*
G02*
X-4590001Y-111758749I0J-218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R69,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X266562500Y-66256250D02*
X266562500Y-65743750D01*
G75*
G02*
X266781250Y-65525000I218750J0D01*
G01*
X267218750Y-65525000D01*
G75*
G02*
X267437500Y-65743750I0J-218750D01*
G01*
X267437500Y-66256250D01*
G75*
G02*
X267218750Y-66475000I-218750J0D01*
G01*
X266781250Y-66475000D01*
G75*
G02*
X266562500Y-66256250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R69,1*%
%TO.N,Net-(R69-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X264987500Y-66256250D02*
X264987500Y-65743750D01*
G75*
G02*
X265206250Y-65525000I218750J0D01*
G01*
X265643750Y-65525000D01*
G75*
G02*
X265862500Y-65743750I0J-218750D01*
G01*
X265862500Y-66256250D01*
G75*
G02*
X265643750Y-66475000I-218750J0D01*
G01*
X265206250Y-66475000D01*
G75*
G02*
X264987500Y-66256250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R70,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X265000001Y-76721251D02*
X265000001Y-76208751D01*
G75*
G02*
X265218751Y-75990001I218750J0D01*
G01*
X265656251Y-75990001D01*
G75*
G02*
X265875001Y-76208751I0J-218750D01*
G01*
X265875001Y-76721251D01*
G75*
G02*
X265656251Y-76940001I-218750J0D01*
G01*
X265218751Y-76940001D01*
G75*
G02*
X265000001Y-76721251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R70,2*%
%TO.N,DDR_NWE*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X266575001Y-76721251D02*
X266575001Y-76208751D01*
G75*
G02*
X266793751Y-75990001I218750J0D01*
G01*
X267231251Y-75990001D01*
G75*
G02*
X267450001Y-76208751I0J-218750D01*
G01*
X267450001Y-76721251D01*
G75*
G02*
X267231251Y-76940001I-218750J0D01*
G01*
X266793751Y-76940001D01*
G75*
G02*
X266575001Y-76721251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R71,2*%
%TO.N,DDR_NRAS*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X270562500Y-66256250D02*
X270562500Y-65743750D01*
G75*
G02*
X270781250Y-65525000I218750J0D01*
G01*
X271218750Y-65525000D01*
G75*
G02*
X271437500Y-65743750I0J-218750D01*
G01*
X271437500Y-66256250D01*
G75*
G02*
X271218750Y-66475000I-218750J0D01*
G01*
X270781250Y-66475000D01*
G75*
G02*
X270562500Y-66256250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R71,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X268987500Y-66256250D02*
X268987500Y-65743750D01*
G75*
G02*
X269206250Y-65525000I218750J0D01*
G01*
X269643750Y-65525000D01*
G75*
G02*
X269862500Y-65743750I0J-218750D01*
G01*
X269862500Y-66256250D01*
G75*
G02*
X269643750Y-66475000I-218750J0D01*
G01*
X269206250Y-66475000D01*
G75*
G02*
X268987500Y-66256250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R72,2*%
%TO.N,DDR_A0*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X281562500Y-67256250D02*
X281562500Y-66743750D01*
G75*
G02*
X281781250Y-66525000I218750J0D01*
G01*
X282218750Y-66525000D01*
G75*
G02*
X282437500Y-66743750I0J-218750D01*
G01*
X282437500Y-67256250D01*
G75*
G02*
X282218750Y-67475000I-218750J0D01*
G01*
X281781250Y-67475000D01*
G75*
G02*
X281562500Y-67256250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R72,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X279987500Y-67256250D02*
X279987500Y-66743750D01*
G75*
G02*
X280206250Y-66525000I218750J0D01*
G01*
X280643750Y-66525000D01*
G75*
G02*
X280862500Y-66743750I0J-218750D01*
G01*
X280862500Y-67256250D01*
G75*
G02*
X280643750Y-67475000I-218750J0D01*
G01*
X280206250Y-67475000D01*
G75*
G02*
X279987500Y-67256250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R73,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X257280001Y-100301251D02*
X257280001Y-99788751D01*
G75*
G02*
X257498751Y-99570001I218750J0D01*
G01*
X257936251Y-99570001D01*
G75*
G02*
X258155001Y-99788751I0J-218750D01*
G01*
X258155001Y-100301251D01*
G75*
G02*
X257936251Y-100520001I-218750J0D01*
G01*
X257498751Y-100520001D01*
G75*
G02*
X257280001Y-100301251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R73,2*%
%TO.N,DDR_A1*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X258855001Y-100301251D02*
X258855001Y-99788751D01*
G75*
G02*
X259073751Y-99570001I218750J0D01*
G01*
X259511251Y-99570001D01*
G75*
G02*
X259730001Y-99788751I0J-218750D01*
G01*
X259730001Y-100301251D01*
G75*
G02*
X259511251Y-100520001I-218750J0D01*
G01*
X259073751Y-100520001D01*
G75*
G02*
X258855001Y-100301251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R74,2*%
%TO.N,DDR_A2*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X258855001Y-102811251D02*
X258855001Y-102298751D01*
G75*
G02*
X259073751Y-102080001I218750J0D01*
G01*
X259511251Y-102080001D01*
G75*
G02*
X259730001Y-102298751I0J-218750D01*
G01*
X259730001Y-102811251D01*
G75*
G02*
X259511251Y-103030001I-218750J0D01*
G01*
X259073751Y-103030001D01*
G75*
G02*
X258855001Y-102811251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R74,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X257280001Y-102811251D02*
X257280001Y-102298751D01*
G75*
G02*
X257498751Y-102080001I218750J0D01*
G01*
X257936251Y-102080001D01*
G75*
G02*
X258155001Y-102298751I0J-218750D01*
G01*
X258155001Y-102811251D01*
G75*
G02*
X257936251Y-103030001I-218750J0D01*
G01*
X257498751Y-103030001D01*
G75*
G02*
X257280001Y-102811251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R75,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X260990001Y-71701251D02*
X260990001Y-71188751D01*
G75*
G02*
X261208751Y-70970001I218750J0D01*
G01*
X261646251Y-70970001D01*
G75*
G02*
X261865001Y-71188751I0J-218750D01*
G01*
X261865001Y-71701251D01*
G75*
G02*
X261646251Y-71920001I-218750J0D01*
G01*
X261208751Y-71920001D01*
G75*
G02*
X260990001Y-71701251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R75,2*%
%TO.N,DDR_A3*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X262565001Y-71701251D02*
X262565001Y-71188751D01*
G75*
G02*
X262783751Y-70970001I218750J0D01*
G01*
X263221251Y-70970001D01*
G75*
G02*
X263440001Y-71188751I0J-218750D01*
G01*
X263440001Y-71701251D01*
G75*
G02*
X263221251Y-71920001I-218750J0D01*
G01*
X262783751Y-71920001D01*
G75*
G02*
X262565001Y-71701251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R76,2*%
%TO.N,DDR_A4*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X258555001Y-74211251D02*
X258555001Y-73698751D01*
G75*
G02*
X258773751Y-73480001I218750J0D01*
G01*
X259211251Y-73480001D01*
G75*
G02*
X259430001Y-73698751I0J-218750D01*
G01*
X259430001Y-74211251D01*
G75*
G02*
X259211251Y-74430001I-218750J0D01*
G01*
X258773751Y-74430001D01*
G75*
G02*
X258555001Y-74211251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R76,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X256980001Y-74211251D02*
X256980001Y-73698751D01*
G75*
G02*
X257198751Y-73480001I218750J0D01*
G01*
X257636251Y-73480001D01*
G75*
G02*
X257855001Y-73698751I0J-218750D01*
G01*
X257855001Y-74211251D01*
G75*
G02*
X257636251Y-74430001I-218750J0D01*
G01*
X257198751Y-74430001D01*
G75*
G02*
X256980001Y-74211251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R77,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X261290001Y-100301251D02*
X261290001Y-99788751D01*
G75*
G02*
X261508751Y-99570001I218750J0D01*
G01*
X261946251Y-99570001D01*
G75*
G02*
X262165001Y-99788751I0J-218750D01*
G01*
X262165001Y-100301251D01*
G75*
G02*
X261946251Y-100520001I-218750J0D01*
G01*
X261508751Y-100520001D01*
G75*
G02*
X261290001Y-100301251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R77,2*%
%TO.N,DDR_A5*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X262865001Y-100301251D02*
X262865001Y-99788751D01*
G75*
G02*
X263083751Y-99570001I218750J0D01*
G01*
X263521251Y-99570001D01*
G75*
G02*
X263740001Y-99788751I0J-218750D01*
G01*
X263740001Y-100301251D01*
G75*
G02*
X263521251Y-100520001I-218750J0D01*
G01*
X263083751Y-100520001D01*
G75*
G02*
X262865001Y-100301251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R78,2*%
%TO.N,DDR_A6*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X270585001Y-74211251D02*
X270585001Y-73698751D01*
G75*
G02*
X270803751Y-73480001I218750J0D01*
G01*
X271241251Y-73480001D01*
G75*
G02*
X271460001Y-73698751I0J-218750D01*
G01*
X271460001Y-74211251D01*
G75*
G02*
X271241251Y-74430001I-218750J0D01*
G01*
X270803751Y-74430001D01*
G75*
G02*
X270585001Y-74211251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R78,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X269010001Y-74211251D02*
X269010001Y-73698751D01*
G75*
G02*
X269228751Y-73480001I218750J0D01*
G01*
X269666251Y-73480001D01*
G75*
G02*
X269885001Y-73698751I0J-218750D01*
G01*
X269885001Y-74211251D01*
G75*
G02*
X269666251Y-74430001I-218750J0D01*
G01*
X269228751Y-74430001D01*
G75*
G02*
X269010001Y-74211251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R79,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X260990001Y-74211251D02*
X260990001Y-73698751D01*
G75*
G02*
X261208751Y-73480001I218750J0D01*
G01*
X261646251Y-73480001D01*
G75*
G02*
X261865001Y-73698751I0J-218750D01*
G01*
X261865001Y-74211251D01*
G75*
G02*
X261646251Y-74430001I-218750J0D01*
G01*
X261208751Y-74430001D01*
G75*
G02*
X260990001Y-74211251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R79,2*%
%TO.N,DDR_A7*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X262565001Y-74211251D02*
X262565001Y-73698751D01*
G75*
G02*
X262783751Y-73480001I218750J0D01*
G01*
X263221251Y-73480001D01*
G75*
G02*
X263440001Y-73698751I0J-218750D01*
G01*
X263440001Y-74211251D01*
G75*
G02*
X263221251Y-74430001I-218750J0D01*
G01*
X262783751Y-74430001D01*
G75*
G02*
X262565001Y-74211251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R80,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X261290001Y-102811251D02*
X261290001Y-102298751D01*
G75*
G02*
X261508751Y-102080001I218750J0D01*
G01*
X261946251Y-102080001D01*
G75*
G02*
X262165001Y-102298751I0J-218750D01*
G01*
X262165001Y-102811251D01*
G75*
G02*
X261946251Y-103030001I-218750J0D01*
G01*
X261508751Y-103030001D01*
G75*
G02*
X261290001Y-102811251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R80,2*%
%TO.N,DDR_A8*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X262865001Y-102811251D02*
X262865001Y-102298751D01*
G75*
G02*
X263083751Y-102080001I218750J0D01*
G01*
X263521251Y-102080001D01*
G75*
G02*
X263740001Y-102298751I0J-218750D01*
G01*
X263740001Y-102811251D01*
G75*
G02*
X263521251Y-103030001I-218750J0D01*
G01*
X263083751Y-103030001D01*
G75*
G02*
X262865001Y-102811251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R81,2*%
%TO.N,DDR_A9*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X258555001Y-79231251D02*
X258555001Y-78718751D01*
G75*
G02*
X258773751Y-78500001I218750J0D01*
G01*
X259211251Y-78500001D01*
G75*
G02*
X259430001Y-78718751I0J-218750D01*
G01*
X259430001Y-79231251D01*
G75*
G02*
X259211251Y-79450001I-218750J0D01*
G01*
X258773751Y-79450001D01*
G75*
G02*
X258555001Y-79231251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R81,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X256980001Y-79231251D02*
X256980001Y-78718751D01*
G75*
G02*
X257198751Y-78500001I218750J0D01*
G01*
X257636251Y-78500001D01*
G75*
G02*
X257855001Y-78718751I0J-218750D01*
G01*
X257855001Y-79231251D01*
G75*
G02*
X257636251Y-79450001I-218750J0D01*
G01*
X257198751Y-79450001D01*
G75*
G02*
X256980001Y-79231251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R82,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X265000001Y-71701251D02*
X265000001Y-71188751D01*
G75*
G02*
X265218751Y-70970001I218750J0D01*
G01*
X265656251Y-70970001D01*
G75*
G02*
X265875001Y-71188751I0J-218750D01*
G01*
X265875001Y-71701251D01*
G75*
G02*
X265656251Y-71920001I-218750J0D01*
G01*
X265218751Y-71920001D01*
G75*
G02*
X265000001Y-71701251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R82,2*%
%TO.N,DDR_A10*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X266575001Y-71701251D02*
X266575001Y-71188751D01*
G75*
G02*
X266793751Y-70970001I218750J0D01*
G01*
X267231251Y-70970001D01*
G75*
G02*
X267450001Y-71188751I0J-218750D01*
G01*
X267450001Y-71701251D01*
G75*
G02*
X267231251Y-71920001I-218750J0D01*
G01*
X266793751Y-71920001D01*
G75*
G02*
X266575001Y-71701251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R83,2*%
%TO.N,DDR_A11*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X266875001Y-100301251D02*
X266875001Y-99788751D01*
G75*
G02*
X267093751Y-99570001I218750J0D01*
G01*
X267531251Y-99570001D01*
G75*
G02*
X267750001Y-99788751I0J-218750D01*
G01*
X267750001Y-100301251D01*
G75*
G02*
X267531251Y-100520001I-218750J0D01*
G01*
X267093751Y-100520001D01*
G75*
G02*
X266875001Y-100301251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R83,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X265300001Y-100301251D02*
X265300001Y-99788751D01*
G75*
G02*
X265518751Y-99570001I218750J0D01*
G01*
X265956251Y-99570001D01*
G75*
G02*
X266175001Y-99788751I0J-218750D01*
G01*
X266175001Y-100301251D01*
G75*
G02*
X265956251Y-100520001I-218750J0D01*
G01*
X265518751Y-100520001D01*
G75*
G02*
X265300001Y-100301251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R84,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X260990001Y-76721251D02*
X260990001Y-76208751D01*
G75*
G02*
X261208751Y-75990001I218750J0D01*
G01*
X261646251Y-75990001D01*
G75*
G02*
X261865001Y-76208751I0J-218750D01*
G01*
X261865001Y-76721251D01*
G75*
G02*
X261646251Y-76940001I-218750J0D01*
G01*
X261208751Y-76940001D01*
G75*
G02*
X260990001Y-76721251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R84,2*%
%TO.N,DDR_A12*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X262565001Y-76721251D02*
X262565001Y-76208751D01*
G75*
G02*
X262783751Y-75990001I218750J0D01*
G01*
X263221251Y-75990001D01*
G75*
G02*
X263440001Y-76208751I0J-218750D01*
G01*
X263440001Y-76721251D01*
G75*
G02*
X263221251Y-76940001I-218750J0D01*
G01*
X262783751Y-76940001D01*
G75*
G02*
X262565001Y-76721251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R85,2*%
%TO.N,DDR_A13*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X266575001Y-74211251D02*
X266575001Y-73698751D01*
G75*
G02*
X266793751Y-73480001I218750J0D01*
G01*
X267231251Y-73480001D01*
G75*
G02*
X267450001Y-73698751I0J-218750D01*
G01*
X267450001Y-74211251D01*
G75*
G02*
X267231251Y-74430001I-218750J0D01*
G01*
X266793751Y-74430001D01*
G75*
G02*
X266575001Y-74211251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R85,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X265000001Y-74211251D02*
X265000001Y-73698751D01*
G75*
G02*
X265218751Y-73480001I218750J0D01*
G01*
X265656251Y-73480001D01*
G75*
G02*
X265875001Y-73698751I0J-218750D01*
G01*
X265875001Y-74211251D01*
G75*
G02*
X265656251Y-74430001I-218750J0D01*
G01*
X265218751Y-74430001D01*
G75*
G02*
X265000001Y-74211251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R86,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X256980001Y-81741251D02*
X256980001Y-81228751D01*
G75*
G02*
X257198751Y-81010001I218750J0D01*
G01*
X257636251Y-81010001D01*
G75*
G02*
X257855001Y-81228751I0J-218750D01*
G01*
X257855001Y-81741251D01*
G75*
G02*
X257636251Y-81960001I-218750J0D01*
G01*
X257198751Y-81960001D01*
G75*
G02*
X256980001Y-81741251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R86,2*%
%TO.N,DDR_A14*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X258555001Y-81741251D02*
X258555001Y-81228751D01*
G75*
G02*
X258773751Y-81010001I218750J0D01*
G01*
X259211251Y-81010001D01*
G75*
G02*
X259430001Y-81228751I0J-218750D01*
G01*
X259430001Y-81741251D01*
G75*
G02*
X259211251Y-81960001I-218750J0D01*
G01*
X258773751Y-81960001D01*
G75*
G02*
X258555001Y-81741251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R87,2*%
%TO.N,DDR_A15*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X266875001Y-102811251D02*
X266875001Y-102298751D01*
G75*
G02*
X267093751Y-102080001I218750J0D01*
G01*
X267531251Y-102080001D01*
G75*
G02*
X267750001Y-102298751I0J-218750D01*
G01*
X267750001Y-102811251D01*
G75*
G02*
X267531251Y-103030001I-218750J0D01*
G01*
X267093751Y-103030001D01*
G75*
G02*
X266875001Y-102811251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R87,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X265300001Y-102811251D02*
X265300001Y-102298751D01*
G75*
G02*
X265518751Y-102080001I218750J0D01*
G01*
X265956251Y-102080001D01*
G75*
G02*
X266175001Y-102298751I0J-218750D01*
G01*
X266175001Y-102811251D01*
G75*
G02*
X265956251Y-103030001I-218750J0D01*
G01*
X265518751Y-103030001D01*
G75*
G02*
X265300001Y-102811251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R88,2*%
%TO.N,DDR_CK_P*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X262565001Y-79231251D02*
X262565001Y-78718751D01*
G75*
G02*
X262783751Y-78500001I218750J0D01*
G01*
X263221251Y-78500001D01*
G75*
G02*
X263440001Y-78718751I0J-218750D01*
G01*
X263440001Y-79231251D01*
G75*
G02*
X263221251Y-79450001I-218750J0D01*
G01*
X262783751Y-79450001D01*
G75*
G02*
X262565001Y-79231251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R88,1*%
%TO.N,DDR_CK_N*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X260990001Y-79231251D02*
X260990001Y-78718751D01*
G75*
G02*
X261208751Y-78500001I218750J0D01*
G01*
X261646251Y-78500001D01*
G75*
G02*
X261865001Y-78718751I0J-218750D01*
G01*
X261865001Y-79231251D01*
G75*
G02*
X261646251Y-79450001I-218750J0D01*
G01*
X261208751Y-79450001D01*
G75*
G02*
X260990001Y-79231251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R89,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X269010001Y-71701251D02*
X269010001Y-71188751D01*
G75*
G02*
X269228751Y-70970001I218750J0D01*
G01*
X269666251Y-70970001D01*
G75*
G02*
X269885001Y-71188751I0J-218750D01*
G01*
X269885001Y-71701251D01*
G75*
G02*
X269666251Y-71920001I-218750J0D01*
G01*
X269228751Y-71920001D01*
G75*
G02*
X269010001Y-71701251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R89,2*%
%TO.N,DDR_ODT*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X270585001Y-71701251D02*
X270585001Y-71188751D01*
G75*
G02*
X270803751Y-70970001I218750J0D01*
G01*
X271241251Y-70970001D01*
G75*
G02*
X271460001Y-71188751I0J-218750D01*
G01*
X271460001Y-71701251D01*
G75*
G02*
X271241251Y-71920001I-218750J0D01*
G01*
X270803751Y-71920001D01*
G75*
G02*
X270585001Y-71701251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R90,2*%
%TO.N,DDR_CKE*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X274562500Y-66256250D02*
X274562500Y-65743750D01*
G75*
G02*
X274781250Y-65525000I218750J0D01*
G01*
X275218750Y-65525000D01*
G75*
G02*
X275437500Y-65743750I0J-218750D01*
G01*
X275437500Y-66256250D01*
G75*
G02*
X275218750Y-66475000I-218750J0D01*
G01*
X274781250Y-66475000D01*
G75*
G02*
X274562500Y-66256250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R90,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X272987500Y-66256250D02*
X272987500Y-65743750D01*
G75*
G02*
X273206250Y-65525000I218750J0D01*
G01*
X273643750Y-65525000D01*
G75*
G02*
X273862500Y-65743750I0J-218750D01*
G01*
X273862500Y-66256250D01*
G75*
G02*
X273643750Y-66475000I-218750J0D01*
G01*
X273206250Y-66475000D01*
G75*
G02*
X272987500Y-66256250I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R91,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X256980001Y-71701251D02*
X256980001Y-71188751D01*
G75*
G02*
X257198751Y-70970001I218750J0D01*
G01*
X257636251Y-70970001D01*
G75*
G02*
X257855001Y-71188751I0J-218750D01*
G01*
X257855001Y-71701251D01*
G75*
G02*
X257636251Y-71920001I-218750J0D01*
G01*
X257198751Y-71920001D01*
G75*
G02*
X256980001Y-71701251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R91,2*%
%TO.N,DDR_NCS*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X258555001Y-71701251D02*
X258555001Y-71188751D01*
G75*
G02*
X258773751Y-70970001I218750J0D01*
G01*
X259211251Y-70970001D01*
G75*
G02*
X259430001Y-71188751I0J-218750D01*
G01*
X259430001Y-71701251D01*
G75*
G02*
X259211251Y-71920001I-218750J0D01*
G01*
X258773751Y-71920001D01*
G75*
G02*
X258555001Y-71701251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,R92,2*%
%TO.N,DDR_NCAS*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X258555001Y-76721251D02*
X258555001Y-76208751D01*
G75*
G02*
X258773751Y-75990001I218750J0D01*
G01*
X259211251Y-75990001D01*
G75*
G02*
X259430001Y-76208751I0J-218750D01*
G01*
X259430001Y-76721251D01*
G75*
G02*
X259211251Y-76940001I-218750J0D01*
G01*
X258773751Y-76940001D01*
G75*
G02*
X258555001Y-76721251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,R92,1*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X256980001Y-76721251D02*
X256980001Y-76208751D01*
G75*
G02*
X257198751Y-75990001I218750J0D01*
G01*
X257636251Y-75990001D01*
G75*
G02*
X257855001Y-76208751I0J-218750D01*
G01*
X257855001Y-76721251D01*
G75*
G02*
X257636251Y-76940001I-218750J0D01*
G01*
X257198751Y-76940001D01*
G75*
G02*
X256980001Y-76721251I0J218750D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
D27*
%TO.P,RN1,2*%
%TO.N,Net-(RN1-Pad2)*%
X215500000Y-57600000D03*
%TO.P,RN1,8*%
%TO.N,Net-(RN1-Pad8)*%
X215100000Y-58000000D03*
%TO.P,RN1,3*%
%TO.N,Net-(RN1-Pad3)*%
X215500000Y-57200000D03*
%TO.P,RN1,4*%
%TO.N,Net-(RN1-Pad4)*%
X215500000Y-56800000D03*
%TO.P,RN1,6*%
%TO.N,Net-(RN1-Pad6)*%
X215100000Y-57200000D03*
%TO.P,RN1,5*%
%TO.N,Net-(RN1-Pad5)*%
X215100000Y-56800000D03*
%TO.P,RN1,1*%
%TO.N,Net-(RN1-Pad1)*%
X215500000Y-58000000D03*
%TO.P,RN1,7*%
%TO.N,Net-(RN1-Pad7)*%
X215100000Y-57600000D03*
%TD*%
%TO.P,RN2,7*%
%TO.N,Net-(RN2-Pad7)*%
X215100000Y-54900000D03*
%TO.P,RN2,1*%
%TO.N,Net-(RN2-Pad1)*%
X215500000Y-55300000D03*
%TO.P,RN2,5*%
%TO.N,Net-(RN2-Pad5)*%
X215100000Y-54100000D03*
%TO.P,RN2,6*%
%TO.N,Net-(RN2-Pad6)*%
X215100000Y-54500000D03*
%TO.P,RN2,4*%
%TO.N,Net-(RN2-Pad4)*%
X215500000Y-54100000D03*
%TO.P,RN2,3*%
%TO.N,Net-(RN2-Pad3)*%
X215500000Y-54500000D03*
%TO.P,RN2,8*%
%TO.N,Net-(RN2-Pad8)*%
X215100000Y-55300000D03*
%TO.P,RN2,2*%
%TO.N,Net-(RN2-Pad2)*%
X215500000Y-54900000D03*
%TD*%
%TO.P,RN3,2*%
%TO.N,Net-(RN3-Pad2)*%
X240500000Y-54000000D03*
%TO.P,RN3,8*%
%TO.N,Net-(RN3-Pad8)*%
X240900000Y-53600000D03*
%TO.P,RN3,3*%
%TO.N,Net-(RN3-Pad3)*%
X240500000Y-54400000D03*
%TO.P,RN3,4*%
%TO.N,Net-(RN3-Pad4)*%
X240500000Y-54800000D03*
%TO.P,RN3,6*%
%TO.N,Net-(RN3-Pad6)*%
X240900000Y-54400000D03*
%TO.P,RN3,5*%
%TO.N,Net-(RN3-Pad5)*%
X240900000Y-54800000D03*
%TO.P,RN3,1*%
%TO.N,Net-(RN3-Pad1)*%
X240500000Y-53600000D03*
%TO.P,RN3,7*%
%TO.N,Net-(RN3-Pad7)*%
X240900000Y-54000000D03*
%TD*%
%TO.P,RN4,7*%
%TO.N,Net-(RN4-Pad7)*%
X240900000Y-56600000D03*
%TO.P,RN4,1*%
%TO.N,Net-(RN4-Pad1)*%
X240500000Y-56200000D03*
%TO.P,RN4,5*%
%TO.N,Net-(RN4-Pad5)*%
X240900000Y-57400000D03*
%TO.P,RN4,6*%
%TO.N,Net-(RN4-Pad6)*%
X240900000Y-57000000D03*
%TO.P,RN4,4*%
%TO.N,Net-(RN4-Pad4)*%
X240500000Y-57400000D03*
%TO.P,RN4,3*%
%TO.N,Net-(RN4-Pad3)*%
X240500000Y-57000000D03*
%TO.P,RN4,8*%
%TO.N,Net-(RN4-Pad8)*%
X240900000Y-56200000D03*
%TO.P,RN4,2*%
%TO.N,Net-(RN4-Pad2)*%
X240500000Y-56600000D03*
%TD*%
%TO.P,RN5,2*%
%TO.N,Net-(RN5-Pad2)*%
X240600000Y-34000000D03*
%TO.P,RN5,8*%
%TO.N,Net-(RN5-Pad8)*%
X241000000Y-33600000D03*
%TO.P,RN5,3*%
%TO.N,Net-(RN5-Pad3)*%
X240600000Y-34400000D03*
%TO.P,RN5,4*%
%TO.N,Net-(RN5-Pad4)*%
X240600000Y-34800000D03*
%TO.P,RN5,6*%
%TO.N,Net-(RN5-Pad6)*%
X241000000Y-34400000D03*
%TO.P,RN5,5*%
%TO.N,Net-(RN5-Pad5)*%
X241000000Y-34800000D03*
%TO.P,RN5,1*%
%TO.N,Net-(RN5-Pad1)*%
X240600000Y-33600000D03*
%TO.P,RN5,7*%
%TO.N,Net-(RN5-Pad7)*%
X241000000Y-34000000D03*
%TD*%
%TO.P,RN6,2*%
%TO.N,Net-(RN6-Pad2)*%
X240600000Y-36700000D03*
%TO.P,RN6,8*%
%TO.N,Net-(RN6-Pad8)*%
X241000000Y-36300000D03*
%TO.P,RN6,3*%
%TO.N,Net-(RN6-Pad3)*%
X240600000Y-37100000D03*
%TO.P,RN6,4*%
%TO.N,Net-(RN6-Pad4)*%
X240600000Y-37500000D03*
%TO.P,RN6,6*%
%TO.N,Net-(RN6-Pad6)*%
X241000000Y-37100000D03*
%TO.P,RN6,5*%
%TO.N,Net-(RN6-Pad5)*%
X241000000Y-37500000D03*
%TO.P,RN6,1*%
%TO.N,Net-(RN6-Pad1)*%
X240600000Y-36300000D03*
%TO.P,RN6,7*%
%TO.N,Net-(RN6-Pad7)*%
X241000000Y-36700000D03*
%TD*%
%TO.P,RN7,7*%
%TO.N,Net-(RN7-Pad7)*%
X214900000Y-37100000D03*
%TO.P,RN7,1*%
%TO.N,Net-(RN7-Pad1)*%
X215300000Y-37500000D03*
%TO.P,RN7,5*%
%TO.N,Net-(RN7-Pad5)*%
X214900000Y-36300000D03*
%TO.P,RN7,6*%
%TO.N,Net-(RN7-Pad6)*%
X214900000Y-36700000D03*
%TO.P,RN7,4*%
%TO.N,Net-(RN7-Pad4)*%
X215300000Y-36300000D03*
%TO.P,RN7,3*%
%TO.N,Net-(RN7-Pad3)*%
X215300000Y-36700000D03*
%TO.P,RN7,8*%
%TO.N,Net-(RN7-Pad8)*%
X214900000Y-37500000D03*
%TO.P,RN7,2*%
%TO.N,Net-(RN7-Pad2)*%
X215300000Y-37100000D03*
%TD*%
%TO.P,RN8,7*%
%TO.N,Net-(RN8-Pad7)*%
X214900000Y-34400000D03*
%TO.P,RN8,1*%
%TO.N,Net-(RN8-Pad1)*%
X215300000Y-34800000D03*
%TO.P,RN8,5*%
%TO.N,Net-(RN8-Pad5)*%
X214900000Y-33600000D03*
%TO.P,RN8,6*%
%TO.N,Net-(RN8-Pad6)*%
X214900000Y-34000000D03*
%TO.P,RN8,4*%
%TO.N,Net-(RN8-Pad4)*%
X215300000Y-33600000D03*
%TO.P,RN8,3*%
%TO.N,Net-(RN8-Pad3)*%
X215300000Y-34000000D03*
%TO.P,RN8,8*%
%TO.N,Net-(RN8-Pad8)*%
X214900000Y-34800000D03*
%TO.P,RN8,2*%
%TO.N,Net-(RN8-Pad2)*%
X215300000Y-34400000D03*
%TD*%
%TO.P,RN9,2*%
%TO.N,Net-(J31-Pad4)*%
X236400000Y-34000000D03*
%TO.P,RN9,8*%
%TO.N,Net-(RN9-Pad8)*%
X236800000Y-33600000D03*
%TO.P,RN9,3*%
%TO.N,Net-(J31-Pad6)*%
X236400000Y-34400000D03*
%TO.P,RN9,4*%
%TO.N,Net-(J31-Pad8)*%
X236400000Y-34800000D03*
%TO.P,RN9,6*%
%TO.N,Net-(RN9-Pad6)*%
X236800000Y-34400000D03*
%TO.P,RN9,5*%
%TO.N,Net-(RN9-Pad5)*%
X236800000Y-34800000D03*
%TO.P,RN9,1*%
%TO.N,Net-(J31-Pad2)*%
X236400000Y-33600000D03*
%TO.P,RN9,7*%
%TO.N,Net-(RN9-Pad7)*%
X236800000Y-34000000D03*
%TD*%
%TO.P,RN10,7*%
%TO.N,Net-(RN10-Pad7)*%
X236800000Y-36700000D03*
%TO.P,RN10,1*%
%TO.N,Net-(J31-Pad10)*%
X236400000Y-36300000D03*
%TO.P,RN10,5*%
%TO.N,Net-(RN10-Pad5)*%
X236800000Y-37500000D03*
%TO.P,RN10,6*%
%TO.N,Net-(RN10-Pad6)*%
X236800000Y-37100000D03*
%TO.P,RN10,4*%
%TO.N,Net-(J31-Pad16)*%
X236400000Y-37500000D03*
%TO.P,RN10,3*%
%TO.N,Net-(J31-Pad14)*%
X236400000Y-37100000D03*
%TO.P,RN10,8*%
%TO.N,Net-(RN10-Pad8)*%
X236800000Y-36300000D03*
%TO.P,RN10,2*%
%TO.N,Net-(J31-Pad12)*%
X236400000Y-36700000D03*
%TD*%
%TO.P,RN11,2*%
%TO.N,Net-(J31-Pad20)*%
X236500000Y-54000000D03*
%TO.P,RN11,8*%
%TO.N,Net-(RN11-Pad8)*%
X236900000Y-53600000D03*
%TO.P,RN11,3*%
%TO.N,Net-(J31-Pad22)*%
X236500000Y-54400000D03*
%TO.P,RN11,4*%
%TO.N,Net-(J31-Pad24)*%
X236500000Y-54800000D03*
%TO.P,RN11,6*%
%TO.N,Net-(RN11-Pad6)*%
X236900000Y-54400000D03*
%TO.P,RN11,5*%
%TO.N,Net-(RN11-Pad5)*%
X236900000Y-54800000D03*
%TO.P,RN11,1*%
%TO.N,Net-(J31-Pad18)*%
X236500000Y-53600000D03*
%TO.P,RN11,7*%
%TO.N,Net-(RN11-Pad7)*%
X236900000Y-54000000D03*
%TD*%
%TO.P,RN12,7*%
%TO.N,Net-(RN12-Pad7)*%
X236900000Y-56600000D03*
%TO.P,RN12,1*%
%TO.N,Net-(J31-Pad26)*%
X236500000Y-56200000D03*
%TO.P,RN12,5*%
%TO.N,Net-(RN12-Pad5)*%
X236900000Y-57400000D03*
%TO.P,RN12,6*%
%TO.N,Net-(RN12-Pad6)*%
X236900000Y-57000000D03*
%TO.P,RN12,4*%
%TO.N,Net-(J31-Pad32)*%
X236500000Y-57400000D03*
%TO.P,RN12,3*%
%TO.N,Net-(J31-Pad30)*%
X236500000Y-57000000D03*
%TO.P,RN12,8*%
%TO.N,Net-(RN12-Pad8)*%
X236900000Y-56200000D03*
%TO.P,RN12,2*%
%TO.N,Net-(J31-Pad28)*%
X236500000Y-56600000D03*
%TD*%
%TO.P,RN13,2*%
%TO.N,Net-(RN13-Pad2)*%
X219000000Y-34000000D03*
%TO.P,RN13,8*%
%TO.N,Net-(J31-Pad1)*%
X219400000Y-33600000D03*
%TO.P,RN13,3*%
%TO.N,Net-(RN13-Pad3)*%
X219000000Y-34400000D03*
%TO.P,RN13,4*%
%TO.N,Net-(RN13-Pad4)*%
X219000000Y-34800000D03*
%TO.P,RN13,6*%
%TO.N,Net-(J31-Pad5)*%
X219400000Y-34400000D03*
%TO.P,RN13,5*%
%TO.N,Net-(J31-Pad7)*%
X219400000Y-34800000D03*
%TO.P,RN13,1*%
%TO.N,Net-(RN13-Pad1)*%
X219000000Y-33600000D03*
%TO.P,RN13,7*%
%TO.N,Net-(J31-Pad3)*%
X219400000Y-34000000D03*
%TD*%
%TO.P,RN14,7*%
%TO.N,Net-(J31-Pad11)*%
X219400000Y-36700000D03*
%TO.P,RN14,1*%
%TO.N,Net-(RN14-Pad1)*%
X219000000Y-36300000D03*
%TO.P,RN14,5*%
%TO.N,Net-(J31-Pad15)*%
X219400000Y-37500000D03*
%TO.P,RN14,6*%
%TO.N,Net-(J31-Pad13)*%
X219400000Y-37100000D03*
%TO.P,RN14,4*%
%TO.N,Net-(RN14-Pad4)*%
X219000000Y-37500000D03*
%TO.P,RN14,3*%
%TO.N,Net-(RN14-Pad3)*%
X219000000Y-37100000D03*
%TO.P,RN14,8*%
%TO.N,Net-(J31-Pad9)*%
X219400000Y-36300000D03*
%TO.P,RN14,2*%
%TO.N,Net-(RN14-Pad2)*%
X219000000Y-36700000D03*
%TD*%
%TO.P,RN15,2*%
%TO.N,Net-(RN15-Pad2)*%
X219200000Y-54500000D03*
%TO.P,RN15,8*%
%TO.N,Net-(J31-Pad17)*%
X219600000Y-54100000D03*
%TO.P,RN15,3*%
%TO.N,Net-(RN15-Pad3)*%
X219200000Y-54900000D03*
%TO.P,RN15,4*%
%TO.N,Net-(RN15-Pad4)*%
X219200000Y-55300000D03*
%TO.P,RN15,6*%
%TO.N,Net-(J31-Pad21)*%
X219600000Y-54900000D03*
%TO.P,RN15,5*%
%TO.N,Net-(J31-Pad23)*%
X219600000Y-55300000D03*
%TO.P,RN15,1*%
%TO.N,Net-(RN15-Pad1)*%
X219200000Y-54100000D03*
%TO.P,RN15,7*%
%TO.N,Net-(J31-Pad19)*%
X219600000Y-54500000D03*
%TD*%
%TO.P,RN16,7*%
%TO.N,Net-(J31-Pad27)*%
X219600000Y-57200000D03*
%TO.P,RN16,1*%
%TO.N,Net-(RN16-Pad1)*%
X219200000Y-56800000D03*
%TO.P,RN16,5*%
%TO.N,Net-(J31-Pad31)*%
X219600000Y-58000000D03*
%TO.P,RN16,6*%
%TO.N,Net-(J31-Pad29)*%
X219600000Y-57600000D03*
%TO.P,RN16,4*%
%TO.N,Net-(RN16-Pad4)*%
X219200000Y-58000000D03*
%TO.P,RN16,3*%
%TO.N,Net-(RN16-Pad3)*%
X219200000Y-57600000D03*
%TO.P,RN16,8*%
%TO.N,Net-(J31-Pad25)*%
X219600000Y-56800000D03*
%TO.P,RN16,2*%
%TO.N,Net-(RN16-Pad2)*%
X219200000Y-57200000D03*
%TD*%
D28*
%TO.P,SW1,1*%
%TO.N,Net-(SW1-Pad1)*%
X146500000Y-164750000D03*
%TO.P,SW1,2*%
%TO.N,Net-(J2-Pad16)*%
X144000000Y-164750000D03*
%TO.P,SW1,3*%
%TO.N,GND*%
X141500000Y-164750000D03*
%TD*%
D29*
%TO.P,SW2,1*%
%TO.N,Net-(R51-Pad2)*%
X155950000Y-88500000D03*
X164050000Y-88500000D03*
%TO.P,SW2,2*%
%TO.N,GND*%
X164000000Y-93000000D03*
X155950000Y-93000000D03*
%TD*%
%TO.P,U1,1*%
%TO.N,Net-(R1-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X229455000Y-157150000D02*
X229755000Y-157150000D01*
G75*
G02*
X229905000Y-157300000I0J-150000D01*
G01*
X229905000Y-158950000D01*
G75*
G02*
X229755000Y-159100000I-150000J0D01*
G01*
X229455000Y-159100000D01*
G75*
G02*
X229305000Y-158950000I0J150000D01*
G01*
X229305000Y-157300000D01*
G75*
G02*
X229455000Y-157150000I150000J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U1,2*%
%TO.N,Net-(R2-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X228185000Y-157150000D02*
X228485000Y-157150000D01*
G75*
G02*
X228635000Y-157300000I0J-150000D01*
G01*
X228635000Y-158950000D01*
G75*
G02*
X228485000Y-159100000I-150000J0D01*
G01*
X228185000Y-159100000D01*
G75*
G02*
X228035000Y-158950000I0J150000D01*
G01*
X228035000Y-157300000D01*
G75*
G02*
X228185000Y-157150000I150000J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U1,3*%
%TO.N,Net-(R4-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X226915000Y-157150000D02*
X227215000Y-157150000D01*
G75*
G02*
X227365000Y-157300000I0J-150000D01*
G01*
X227365000Y-158950000D01*
G75*
G02*
X227215000Y-159100000I-150000J0D01*
G01*
X226915000Y-159100000D01*
G75*
G02*
X226765000Y-158950000I0J150000D01*
G01*
X226765000Y-157300000D01*
G75*
G02*
X226915000Y-157150000I150000J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U1,4*%
%TO.N,Net-(R3-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X225645000Y-157150000D02*
X225945000Y-157150000D01*
G75*
G02*
X226095000Y-157300000I0J-150000D01*
G01*
X226095000Y-158950000D01*
G75*
G02*
X225945000Y-159100000I-150000J0D01*
G01*
X225645000Y-159100000D01*
G75*
G02*
X225495000Y-158950000I0J150000D01*
G01*
X225495000Y-157300000D01*
G75*
G02*
X225645000Y-157150000I150000J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U1,5*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X225645000Y-162100000D02*
X225945000Y-162100000D01*
G75*
G02*
X226095000Y-162250000I0J-150000D01*
G01*
X226095000Y-163900000D01*
G75*
G02*
X225945000Y-164050000I-150000J0D01*
G01*
X225645000Y-164050000D01*
G75*
G02*
X225495000Y-163900000I0J150000D01*
G01*
X225495000Y-162250000D01*
G75*
G02*
X225645000Y-162100000I150000J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U1,6*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X226915000Y-162100000D02*
X227215000Y-162100000D01*
G75*
G02*
X227365000Y-162250000I0J-150000D01*
G01*
X227365000Y-163900000D01*
G75*
G02*
X227215000Y-164050000I-150000J0D01*
G01*
X226915000Y-164050000D01*
G75*
G02*
X226765000Y-163900000I0J150000D01*
G01*
X226765000Y-162250000D01*
G75*
G02*
X226915000Y-162100000I150000J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U1,7*%
%TO.N,Net-(U1-Pad7)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X228185000Y-162100000D02*
X228485000Y-162100000D01*
G75*
G02*
X228635000Y-162250000I0J-150000D01*
G01*
X228635000Y-163900000D01*
G75*
G02*
X228485000Y-164050000I-150000J0D01*
G01*
X228185000Y-164050000D01*
G75*
G02*
X228035000Y-163900000I0J150000D01*
G01*
X228035000Y-162250000D01*
G75*
G02*
X228185000Y-162100000I150000J0D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U1,8*%
%TO.N,+3.3V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X229455000Y-162100000D02*
X229755000Y-162100000D01*
G75*
G02*
X229905000Y-162250000I0J-150000D01*
G01*
X229905000Y-163900000D01*
G75*
G02*
X229755000Y-164050000I-150000J0D01*
G01*
X229455000Y-164050000D01*
G75*
G02*
X229305000Y-163900000I0J150000D01*
G01*
X229305000Y-162250000D01*
G75*
G02*
X229455000Y-162100000I150000J0D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
D30*
%TO.P,U2,45*%
%TO.N,GND*%
X226300000Y-150240000D03*
D31*
%TO.P,U2,56*%
%TO.N,Net-(R2-Pad2)*%
X229550000Y-154175000D03*
%TO.P,U2,55*%
%TO.N,Net-(R4-Pad1)*%
X229050000Y-154175000D03*
%TO.P,U2,54*%
%TO.N,Net-(U2-Pad54)*%
X228550000Y-154175000D03*
%TO.P,U2,53*%
%TO.N,Net-(U2-Pad53)*%
X228050000Y-154175000D03*
%TO.P,U2,52*%
%TO.N,Net-(U2-Pad52)*%
X227550000Y-154175000D03*
%TO.P,U2,51*%
%TO.N,Net-(U2-Pad51)*%
X227050000Y-154175000D03*
%TO.P,U2,50*%
%TO.N,+3.3V*%
X226550000Y-154175000D03*
%TO.P,U2,49*%
%TO.N,Net-(D2-Pad1)*%
X226050000Y-154175000D03*
%TO.P,U2,48*%
%TO.N,Net-(D1-Pad1)*%
X225550000Y-154175000D03*
%TO.P,U2,47*%
%TO.N,Net-(U2-Pad47)*%
X225050000Y-154175000D03*
%TO.P,U2,46*%
%TO.N,Net-(U2-Pad46)*%
X224550000Y-154175000D03*
%TO.P,U2,45*%
%TO.N,GND*%
X224050000Y-154175000D03*
%TO.P,U2,44*%
%TO.N,+3.3V*%
X223550000Y-154175000D03*
%TO.P,U2,43*%
%TO.N,Net-(C9-Pad1)*%
X223050000Y-154175000D03*
D32*
%TO.P,U2,42*%
%TO.N,Net-(U2-Pad42)*%
X222365000Y-153490000D03*
%TO.P,U2,41*%
%TO.N,GND*%
X222365000Y-152990000D03*
%TO.P,U2,40*%
%TO.N,Net-(U2-Pad40)*%
X222365000Y-152490000D03*
%TO.P,U2,39*%
%TO.N,Net-(U2-Pad39)*%
X222365000Y-151990000D03*
%TO.P,U2,38*%
%TO.N,Net-(U2-Pad38)*%
X222365000Y-151490000D03*
%TO.P,U2,37*%
%TO.N,Net-(U2-Pad37)*%
X222365000Y-150990000D03*
%TO.P,U2,36*%
%TO.N,+3.3V*%
X222365000Y-150490000D03*
%TO.P,U2,35*%
%TO.N,Net-(U2-Pad35)*%
X222365000Y-149990000D03*
%TO.P,U2,34*%
%TO.N,Net-(U2-Pad34)*%
X222365000Y-149490000D03*
%TO.P,U2,33*%
%TO.N,FPGA_SER_RX*%
X222365000Y-148990000D03*
%TO.P,U2,32*%
%TO.N,FPGA_SER_TX*%
X222365000Y-148490000D03*
%TO.P,U2,31*%
%TO.N,Net-(C9-Pad1)*%
X222365000Y-147990000D03*
%TO.P,U2,30*%
%TO.N,Net-(U2-Pad30)*%
X222365000Y-147490000D03*
%TO.P,U2,29*%
%TO.N,Net-(U2-Pad29)*%
X222365000Y-146990000D03*
D31*
%TO.P,U2,28*%
%TO.N,Net-(U2-Pad28)*%
X223050000Y-146305000D03*
%TO.P,U2,27*%
%TO.N,Net-(U2-Pad27)*%
X223550000Y-146305000D03*
%TO.P,U2,26*%
%TO.N,Net-(U2-Pad26)*%
X224050000Y-146305000D03*
%TO.P,U2,25*%
%TO.N,Net-(U2-Pad25)*%
X224550000Y-146305000D03*
%TO.P,U2,24*%
%TO.N,Net-(U2-Pad24)*%
X225050000Y-146305000D03*
%TO.P,U2,23*%
%TO.N,Net-(U2-Pad23)*%
X225550000Y-146305000D03*
%TO.P,U2,22*%
%TO.N,Net-(U2-Pad22)*%
X226050000Y-146305000D03*
%TO.P,U2,21*%
%TO.N,GND*%
X226550000Y-146305000D03*
%TO.P,U2,20*%
%TO.N,Net-(U2-Pad20)*%
X227050000Y-146305000D03*
%TO.P,U2,19*%
%TO.N,Net-(U2-Pad19)*%
X227550000Y-146305000D03*
%TO.P,U2,18*%
%TO.N,Net-(U2-Pad18)*%
X228050000Y-146305000D03*
%TO.P,U2,17*%
%TO.N,Net-(U2-Pad17)*%
X228550000Y-146305000D03*
%TO.P,U2,16*%
%TO.N,+3.3V*%
X229050000Y-146305000D03*
%TO.P,U2,15*%
%TO.N,FPGA_TMS*%
X229550000Y-146305000D03*
D32*
%TO.P,U2,14*%
%TO.N,FPGA_TDO*%
X230235000Y-146990000D03*
%TO.P,U2,13*%
%TO.N,FPGA_TDI*%
X230235000Y-147490000D03*
%TO.P,U2,12*%
%TO.N,FPGA_TDCLK*%
X230235000Y-147990000D03*
%TO.P,U2,11*%
%TO.N,Net-(R6-Pad1)*%
X230235000Y-148490000D03*
%TO.P,U2,10*%
%TO.N,GND*%
X230235000Y-148990000D03*
%TO.P,U2,9*%
%TO.N,Net-(C4-Pad1)*%
X230235000Y-149490000D03*
%TO.P,U2,8*%
%TO.N,/usb-interface/D+*%
X230235000Y-149990000D03*
%TO.P,U2,7*%
%TO.N,/usb-interface/D-*%
X230235000Y-150490000D03*
%TO.P,U2,6*%
%TO.N,Net-(R5-Pad1)*%
X230235000Y-150990000D03*
%TO.P,U2,5*%
%TO.N,Net-(C1-Pad1)*%
X230235000Y-151490000D03*
%TO.P,U2,4*%
%TO.N,Net-(C8-Pad1)*%
X230235000Y-151990000D03*
%TO.P,U2,3*%
%TO.N,Net-(C7-Pad1)*%
X230235000Y-152490000D03*
%TO.P,U2,2*%
%TO.N,Net-(C9-Pad1)*%
X230235000Y-152990000D03*
%TO.P,U2,1*%
%TO.N,Net-(R1-Pad2)*%
X230235000Y-153490000D03*
%TD*%
%TO.P,U3,1*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X191875000Y-124937500D02*
X191875000Y-125062500D01*
G75*
G02*
X191812500Y-125125000I-62500J0D01*
G01*
X191112500Y-125125000D01*
G75*
G02*
X191050000Y-125062500I0J62500D01*
G01*
X191050000Y-124937500D01*
G75*
G02*
X191112500Y-124875000I62500J0D01*
G01*
X191812500Y-124875000D01*
G75*
G02*
X191875000Y-124937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U3,2*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X191875000Y-124437500D02*
X191875000Y-124562500D01*
G75*
G02*
X191812500Y-124625000I-62500J0D01*
G01*
X191112500Y-124625000D01*
G75*
G02*
X191050000Y-124562500I0J62500D01*
G01*
X191050000Y-124437500D01*
G75*
G02*
X191112500Y-124375000I62500J0D01*
G01*
X191812500Y-124375000D01*
G75*
G02*
X191875000Y-124437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U3,3*%
%TO.N,Net-(R26-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X191875000Y-123937500D02*
X191875000Y-124062500D01*
G75*
G02*
X191812500Y-124125000I-62500J0D01*
G01*
X191112500Y-124125000D01*
G75*
G02*
X191050000Y-124062500I0J62500D01*
G01*
X191050000Y-123937500D01*
G75*
G02*
X191112500Y-123875000I62500J0D01*
G01*
X191812500Y-123875000D01*
G75*
G02*
X191875000Y-123937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U3,4*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X191875000Y-123437500D02*
X191875000Y-123562500D01*
G75*
G02*
X191812500Y-123625000I-62500J0D01*
G01*
X191112500Y-123625000D01*
G75*
G02*
X191050000Y-123562500I0J62500D01*
G01*
X191050000Y-123437500D01*
G75*
G02*
X191112500Y-123375000I62500J0D01*
G01*
X191812500Y-123375000D01*
G75*
G02*
X191875000Y-123437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U3,5*%
%TO.N,VCCFPGA_S0_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X191875000Y-122937500D02*
X191875000Y-123062500D01*
G75*
G02*
X191812500Y-123125000I-62500J0D01*
G01*
X191112500Y-123125000D01*
G75*
G02*
X191050000Y-123062500I0J62500D01*
G01*
X191050000Y-122937500D01*
G75*
G02*
X191112500Y-122875000I62500J0D01*
G01*
X191812500Y-122875000D01*
G75*
G02*
X191875000Y-122937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U3,6*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X188950000Y-122937500D02*
X188950000Y-123062500D01*
G75*
G02*
X188887500Y-123125000I-62500J0D01*
G01*
X188187500Y-123125000D01*
G75*
G02*
X188125000Y-123062500I0J62500D01*
G01*
X188125000Y-122937500D01*
G75*
G02*
X188187500Y-122875000I62500J0D01*
G01*
X188887500Y-122875000D01*
G75*
G02*
X188950000Y-122937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U3,7*%
%TO.N,Net-(C41-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X188950000Y-123437500D02*
X188950000Y-123562500D01*
G75*
G02*
X188887500Y-123625000I-62500J0D01*
G01*
X188187500Y-123625000D01*
G75*
G02*
X188125000Y-123562500I0J62500D01*
G01*
X188125000Y-123437500D01*
G75*
G02*
X188187500Y-123375000I62500J0D01*
G01*
X188887500Y-123375000D01*
G75*
G02*
X188950000Y-123437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U3,8*%
%TO.N,Net-(U3-Pad8)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X188950000Y-123937500D02*
X188950000Y-124062500D01*
G75*
G02*
X188887500Y-124125000I-62500J0D01*
G01*
X188187500Y-124125000D01*
G75*
G02*
X188125000Y-124062500I0J62500D01*
G01*
X188125000Y-123937500D01*
G75*
G02*
X188187500Y-123875000I62500J0D01*
G01*
X188887500Y-123875000D01*
G75*
G02*
X188950000Y-123937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U3,9*%
%TO.N,VCCFPGA_S1_MGT*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X188950000Y-124437500D02*
X188950000Y-124562500D01*
G75*
G02*
X188887500Y-124625000I-62500J0D01*
G01*
X188187500Y-124625000D01*
G75*
G02*
X188125000Y-124562500I0J62500D01*
G01*
X188125000Y-124437500D01*
G75*
G02*
X188187500Y-124375000I62500J0D01*
G01*
X188887500Y-124375000D01*
G75*
G02*
X188950000Y-124437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U3,10*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X188950000Y-124937500D02*
X188950000Y-125062500D01*
G75*
G02*
X188887500Y-125125000I-62500J0D01*
G01*
X188187500Y-125125000D01*
G75*
G02*
X188125000Y-125062500I0J62500D01*
G01*
X188125000Y-124937500D01*
G75*
G02*
X188187500Y-124875000I62500J0D01*
G01*
X188887500Y-124875000D01*
G75*
G02*
X188950000Y-124937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
D33*
%TO.P,U3,11*%
%TO.N,N/C*%
X190000000Y-124000000D03*
%TD*%
D34*
%TO.P,U4,1*%
%TO.N,Net-(R35-Pad1)*%
X82794999Y-88244999D03*
%TO.P,U4,2*%
%TO.N,Net-(R34-Pad1)*%
X82794999Y-87294999D03*
%TO.P,U4,3*%
%TO.N,GND*%
X82794999Y-86344999D03*
%TO.P,U4,4*%
%TO.N,VCCFPGA_S1_PG*%
X80594999Y-86344999D03*
%TO.P,U4,5*%
%TO.N,+5V*%
X80594999Y-88244999D03*
%TD*%
D35*
%TO.P,U5,1*%
%TO.N,Net-(R31-Pad2)*%
X238700000Y-175925000D03*
%TO.P,U5,2*%
%TO.N,Net-(R29-Pad2)*%
X240700000Y-175925000D03*
%TO.P,U5,3*%
%TO.N,Net-(U3-Pad8)*%
X245900000Y-175925000D03*
%TO.P,U5,4*%
%TO.N,Net-(R27-Pad2)*%
X247900000Y-175900000D03*
%TO.P,U5,7*%
%TO.N,Net-(U3-Pad8)*%
X245900000Y-170525000D03*
%TO.P,U5,5*%
%TO.N,Net-(R32-Pad1)*%
X238700000Y-170525000D03*
%TO.P,U5,8*%
%TO.N,Net-(R28-Pad1)*%
X247900000Y-170500000D03*
%TO.P,U5,6*%
%TO.N,Net-(R30-Pad1)*%
X240700000Y-170525000D03*
%TD*%
D33*
%TO.P,U7,11*%
%TO.N,N/C*%
X206000000Y-124000000D03*
%TO.P,U7,10*%
%TO.N,VCCFPGA_S1_1.2V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X204950000Y-124937500D02*
X204950000Y-125062500D01*
G75*
G02*
X204887500Y-125125000I-62500J0D01*
G01*
X204187500Y-125125000D01*
G75*
G02*
X204125000Y-125062500I0J62500D01*
G01*
X204125000Y-124937500D01*
G75*
G02*
X204187500Y-124875000I62500J0D01*
G01*
X204887500Y-124875000D01*
G75*
G02*
X204950000Y-124937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U7,9*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X204950000Y-124437500D02*
X204950000Y-124562500D01*
G75*
G02*
X204887500Y-124625000I-62500J0D01*
G01*
X204187500Y-124625000D01*
G75*
G02*
X204125000Y-124562500I0J62500D01*
G01*
X204125000Y-124437500D01*
G75*
G02*
X204187500Y-124375000I62500J0D01*
G01*
X204887500Y-124375000D01*
G75*
G02*
X204950000Y-124437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U7,8*%
%TO.N,Net-(R38-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X204950000Y-123937500D02*
X204950000Y-124062500D01*
G75*
G02*
X204887500Y-124125000I-62500J0D01*
G01*
X204187500Y-124125000D01*
G75*
G02*
X204125000Y-124062500I0J62500D01*
G01*
X204125000Y-123937500D01*
G75*
G02*
X204187500Y-123875000I62500J0D01*
G01*
X204887500Y-123875000D01*
G75*
G02*
X204950000Y-123937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U7,7*%
%TO.N,Net-(C46-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X204950000Y-123437500D02*
X204950000Y-123562500D01*
G75*
G02*
X204887500Y-123625000I-62500J0D01*
G01*
X204187500Y-123625000D01*
G75*
G02*
X204125000Y-123562500I0J62500D01*
G01*
X204125000Y-123437500D01*
G75*
G02*
X204187500Y-123375000I62500J0D01*
G01*
X204887500Y-123375000D01*
G75*
G02*
X204950000Y-123437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U7,6*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X204950000Y-122937500D02*
X204950000Y-123062500D01*
G75*
G02*
X204887500Y-123125000I-62500J0D01*
G01*
X204187500Y-123125000D01*
G75*
G02*
X204125000Y-123062500I0J62500D01*
G01*
X204125000Y-122937500D01*
G75*
G02*
X204187500Y-122875000I62500J0D01*
G01*
X204887500Y-122875000D01*
G75*
G02*
X204950000Y-122937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U7,5*%
%TO.N,VCCFPGA_S0_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X207875000Y-122937500D02*
X207875000Y-123062500D01*
G75*
G02*
X207812500Y-123125000I-62500J0D01*
G01*
X207112500Y-123125000D01*
G75*
G02*
X207050000Y-123062500I0J62500D01*
G01*
X207050000Y-122937500D01*
G75*
G02*
X207112500Y-122875000I62500J0D01*
G01*
X207812500Y-122875000D01*
G75*
G02*
X207875000Y-122937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U7,4*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X207875000Y-123437500D02*
X207875000Y-123562500D01*
G75*
G02*
X207812500Y-123625000I-62500J0D01*
G01*
X207112500Y-123625000D01*
G75*
G02*
X207050000Y-123562500I0J62500D01*
G01*
X207050000Y-123437500D01*
G75*
G02*
X207112500Y-123375000I62500J0D01*
G01*
X207812500Y-123375000D01*
G75*
G02*
X207875000Y-123437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U7,3*%
%TO.N,Net-(R34-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X207875000Y-123937500D02*
X207875000Y-124062500D01*
G75*
G02*
X207812500Y-124125000I-62500J0D01*
G01*
X207112500Y-124125000D01*
G75*
G02*
X207050000Y-124062500I0J62500D01*
G01*
X207050000Y-123937500D01*
G75*
G02*
X207112500Y-123875000I62500J0D01*
G01*
X207812500Y-123875000D01*
G75*
G02*
X207875000Y-123937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U7,2*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X207875000Y-124437500D02*
X207875000Y-124562500D01*
G75*
G02*
X207812500Y-124625000I-62500J0D01*
G01*
X207112500Y-124625000D01*
G75*
G02*
X207050000Y-124562500I0J62500D01*
G01*
X207050000Y-124437500D01*
G75*
G02*
X207112500Y-124375000I62500J0D01*
G01*
X207812500Y-124375000D01*
G75*
G02*
X207875000Y-124437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U7,1*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X207875000Y-124937500D02*
X207875000Y-125062500D01*
G75*
G02*
X207812500Y-125125000I-62500J0D01*
G01*
X207112500Y-125125000D01*
G75*
G02*
X207050000Y-125062500I0J62500D01*
G01*
X207050000Y-124937500D01*
G75*
G02*
X207112500Y-124875000I62500J0D01*
G01*
X207812500Y-124875000D01*
G75*
G02*
X207875000Y-124937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
%TO.P,U8,1*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X216875000Y-124937500D02*
X216875000Y-125062500D01*
G75*
G02*
X216812500Y-125125000I-62500J0D01*
G01*
X216112500Y-125125000D01*
G75*
G02*
X216050000Y-125062500I0J62500D01*
G01*
X216050000Y-124937500D01*
G75*
G02*
X216112500Y-124875000I62500J0D01*
G01*
X216812500Y-124875000D01*
G75*
G02*
X216875000Y-124937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,2*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X216875000Y-124437500D02*
X216875000Y-124562500D01*
G75*
G02*
X216812500Y-124625000I-62500J0D01*
G01*
X216112500Y-124625000D01*
G75*
G02*
X216050000Y-124562500I0J62500D01*
G01*
X216050000Y-124437500D01*
G75*
G02*
X216112500Y-124375000I62500J0D01*
G01*
X216812500Y-124375000D01*
G75*
G02*
X216875000Y-124437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,3*%
%TO.N,Net-(R35-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X216875000Y-123937500D02*
X216875000Y-124062500D01*
G75*
G02*
X216812500Y-124125000I-62500J0D01*
G01*
X216112500Y-124125000D01*
G75*
G02*
X216050000Y-124062500I0J62500D01*
G01*
X216050000Y-123937500D01*
G75*
G02*
X216112500Y-123875000I62500J0D01*
G01*
X216812500Y-123875000D01*
G75*
G02*
X216875000Y-123937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,4*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X216875000Y-123437500D02*
X216875000Y-123562500D01*
G75*
G02*
X216812500Y-123625000I-62500J0D01*
G01*
X216112500Y-123625000D01*
G75*
G02*
X216050000Y-123562500I0J62500D01*
G01*
X216050000Y-123437500D01*
G75*
G02*
X216112500Y-123375000I62500J0D01*
G01*
X216812500Y-123375000D01*
G75*
G02*
X216875000Y-123437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,5*%
%TO.N,VCCFPGA_S0_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X216875000Y-122937500D02*
X216875000Y-123062500D01*
G75*
G02*
X216812500Y-123125000I-62500J0D01*
G01*
X216112500Y-123125000D01*
G75*
G02*
X216050000Y-123062500I0J62500D01*
G01*
X216050000Y-122937500D01*
G75*
G02*
X216112500Y-122875000I62500J0D01*
G01*
X216812500Y-122875000D01*
G75*
G02*
X216875000Y-122937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,6*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X213950000Y-122937500D02*
X213950000Y-123062500D01*
G75*
G02*
X213887500Y-123125000I-62500J0D01*
G01*
X213187500Y-123125000D01*
G75*
G02*
X213125000Y-123062500I0J62500D01*
G01*
X213125000Y-122937500D01*
G75*
G02*
X213187500Y-122875000I62500J0D01*
G01*
X213887500Y-122875000D01*
G75*
G02*
X213950000Y-122937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,7*%
%TO.N,Net-(C47-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X213950000Y-123437500D02*
X213950000Y-123562500D01*
G75*
G02*
X213887500Y-123625000I-62500J0D01*
G01*
X213187500Y-123625000D01*
G75*
G02*
X213125000Y-123562500I0J62500D01*
G01*
X213125000Y-123437500D01*
G75*
G02*
X213187500Y-123375000I62500J0D01*
G01*
X213887500Y-123375000D01*
G75*
G02*
X213950000Y-123437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,8*%
%TO.N,Net-(R40-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X213950000Y-123937500D02*
X213950000Y-124062500D01*
G75*
G02*
X213887500Y-124125000I-62500J0D01*
G01*
X213187500Y-124125000D01*
G75*
G02*
X213125000Y-124062500I0J62500D01*
G01*
X213125000Y-123937500D01*
G75*
G02*
X213187500Y-123875000I62500J0D01*
G01*
X213887500Y-123875000D01*
G75*
G02*
X213950000Y-123937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,9*%
%TO.N,VCCAUX*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X213950000Y-124437500D02*
X213950000Y-124562500D01*
G75*
G02*
X213887500Y-124625000I-62500J0D01*
G01*
X213187500Y-124625000D01*
G75*
G02*
X213125000Y-124562500I0J62500D01*
G01*
X213125000Y-124437500D01*
G75*
G02*
X213187500Y-124375000I62500J0D01*
G01*
X213887500Y-124375000D01*
G75*
G02*
X213950000Y-124437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,10*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X213950000Y-124937500D02*
X213950000Y-125062500D01*
G75*
G02*
X213887500Y-125125000I-62500J0D01*
G01*
X213187500Y-125125000D01*
G75*
G02*
X213125000Y-125062500I0J62500D01*
G01*
X213125000Y-124937500D01*
G75*
G02*
X213187500Y-124875000I62500J0D01*
G01*
X213887500Y-124875000D01*
G75*
G02*
X213950000Y-124937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U8,11*%
%TO.N,N/C*%
X215000000Y-124000000D03*
%TD*%
%TO.P,U9,1*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233412500Y-112437500D02*
X233412500Y-112562500D01*
G75*
G02*
X233350000Y-112625000I-62500J0D01*
G01*
X232650000Y-112625000D01*
G75*
G02*
X232587500Y-112562500I0J62500D01*
G01*
X232587500Y-112437500D01*
G75*
G02*
X232650000Y-112375000I62500J0D01*
G01*
X233350000Y-112375000D01*
G75*
G02*
X233412500Y-112437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,2*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233412500Y-111937500D02*
X233412500Y-112062500D01*
G75*
G02*
X233350000Y-112125000I-62500J0D01*
G01*
X232650000Y-112125000D01*
G75*
G02*
X232587500Y-112062500I0J62500D01*
G01*
X232587500Y-111937500D01*
G75*
G02*
X232650000Y-111875000I62500J0D01*
G01*
X233350000Y-111875000D01*
G75*
G02*
X233412500Y-111937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,3*%
%TO.N,Net-(R42-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233412500Y-111437500D02*
X233412500Y-111562500D01*
G75*
G02*
X233350000Y-111625000I-62500J0D01*
G01*
X232650000Y-111625000D01*
G75*
G02*
X232587500Y-111562500I0J62500D01*
G01*
X232587500Y-111437500D01*
G75*
G02*
X232650000Y-111375000I62500J0D01*
G01*
X233350000Y-111375000D01*
G75*
G02*
X233412500Y-111437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,4*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233412500Y-110937500D02*
X233412500Y-111062500D01*
G75*
G02*
X233350000Y-111125000I-62500J0D01*
G01*
X232650000Y-111125000D01*
G75*
G02*
X232587500Y-111062500I0J62500D01*
G01*
X232587500Y-110937500D01*
G75*
G02*
X232650000Y-110875000I62500J0D01*
G01*
X233350000Y-110875000D01*
G75*
G02*
X233412500Y-110937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,5*%
%TO.N,VCCFPGA_S0_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X233412500Y-110437500D02*
X233412500Y-110562500D01*
G75*
G02*
X233350000Y-110625000I-62500J0D01*
G01*
X232650000Y-110625000D01*
G75*
G02*
X232587500Y-110562500I0J62500D01*
G01*
X232587500Y-110437500D01*
G75*
G02*
X232650000Y-110375000I62500J0D01*
G01*
X233350000Y-110375000D01*
G75*
G02*
X233412500Y-110437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,6*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230487500Y-110437500D02*
X230487500Y-110562500D01*
G75*
G02*
X230425000Y-110625000I-62500J0D01*
G01*
X229725000Y-110625000D01*
G75*
G02*
X229662500Y-110562500I0J62500D01*
G01*
X229662500Y-110437500D01*
G75*
G02*
X229725000Y-110375000I62500J0D01*
G01*
X230425000Y-110375000D01*
G75*
G02*
X230487500Y-110437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,7*%
%TO.N,Net-(C51-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230487500Y-110937500D02*
X230487500Y-111062500D01*
G75*
G02*
X230425000Y-111125000I-62500J0D01*
G01*
X229725000Y-111125000D01*
G75*
G02*
X229662500Y-111062500I0J62500D01*
G01*
X229662500Y-110937500D01*
G75*
G02*
X229725000Y-110875000I62500J0D01*
G01*
X230425000Y-110875000D01*
G75*
G02*
X230487500Y-110937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,8*%
%TO.N,Net-(R44-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230487500Y-111437500D02*
X230487500Y-111562500D01*
G75*
G02*
X230425000Y-111625000I-62500J0D01*
G01*
X229725000Y-111625000D01*
G75*
G02*
X229662500Y-111562500I0J62500D01*
G01*
X229662500Y-111437500D01*
G75*
G02*
X229725000Y-111375000I62500J0D01*
G01*
X230425000Y-111375000D01*
G75*
G02*
X230487500Y-111437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,9*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230487500Y-111937500D02*
X230487500Y-112062500D01*
G75*
G02*
X230425000Y-112125000I-62500J0D01*
G01*
X229725000Y-112125000D01*
G75*
G02*
X229662500Y-112062500I0J62500D01*
G01*
X229662500Y-111937500D01*
G75*
G02*
X229725000Y-111875000I62500J0D01*
G01*
X230425000Y-111875000D01*
G75*
G02*
X230487500Y-111937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,10*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230487500Y-112437500D02*
X230487500Y-112562500D01*
G75*
G02*
X230425000Y-112625000I-62500J0D01*
G01*
X229725000Y-112625000D01*
G75*
G02*
X229662500Y-112562500I0J62500D01*
G01*
X229662500Y-112437500D01*
G75*
G02*
X229725000Y-112375000I62500J0D01*
G01*
X230425000Y-112375000D01*
G75*
G02*
X230487500Y-112437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U9,11*%
%TO.N,N/C*%
X231537500Y-111500000D03*
%TD*%
%TO.P,U10,1*%
%TO.N,VCCDDR_1.35V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235450000Y-105755000D02*
X235450000Y-106055000D01*
G75*
G02*
X235300000Y-106205000I-150000J0D01*
G01*
X233650000Y-106205000D01*
G75*
G02*
X233500000Y-106055000I0J150000D01*
G01*
X233500000Y-105755000D01*
G75*
G02*
X233650000Y-105605000I150000J0D01*
G01*
X235300000Y-105605000D01*
G75*
G02*
X235450000Y-105755000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U10,2*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235450000Y-104485000D02*
X235450000Y-104785000D01*
G75*
G02*
X235300000Y-104935000I-150000J0D01*
G01*
X233650000Y-104935000D01*
G75*
G02*
X233500000Y-104785000I0J150000D01*
G01*
X233500000Y-104485000D01*
G75*
G02*
X233650000Y-104335000I150000J0D01*
G01*
X235300000Y-104335000D01*
G75*
G02*
X235450000Y-104485000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U10,3*%
%TO.N,Net-(R42-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235450000Y-103215000D02*
X235450000Y-103515000D01*
G75*
G02*
X235300000Y-103665000I-150000J0D01*
G01*
X233650000Y-103665000D01*
G75*
G02*
X233500000Y-103515000I0J150000D01*
G01*
X233500000Y-103215000D01*
G75*
G02*
X233650000Y-103065000I150000J0D01*
G01*
X235300000Y-103065000D01*
G75*
G02*
X235450000Y-103215000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U10,4*%
%TO.N,VCCDDR_1.35V_VREF*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X235450000Y-101945000D02*
X235450000Y-102245000D01*
G75*
G02*
X235300000Y-102395000I-150000J0D01*
G01*
X233650000Y-102395000D01*
G75*
G02*
X233500000Y-102245000I0J150000D01*
G01*
X233500000Y-101945000D01*
G75*
G02*
X233650000Y-101795000I150000J0D01*
G01*
X235300000Y-101795000D01*
G75*
G02*
X235450000Y-101945000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U10,5*%
%TO.N,Net-(U10-Pad5)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230500000Y-101945000D02*
X230500000Y-102245000D01*
G75*
G02*
X230350000Y-102395000I-150000J0D01*
G01*
X228700000Y-102395000D01*
G75*
G02*
X228550000Y-102245000I0J150000D01*
G01*
X228550000Y-101945000D01*
G75*
G02*
X228700000Y-101795000I150000J0D01*
G01*
X230350000Y-101795000D01*
G75*
G02*
X230500000Y-101945000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U10,6*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230500000Y-103215000D02*
X230500000Y-103515000D01*
G75*
G02*
X230350000Y-103665000I-150000J0D01*
G01*
X228700000Y-103665000D01*
G75*
G02*
X228550000Y-103515000I0J150000D01*
G01*
X228550000Y-103215000D01*
G75*
G02*
X228700000Y-103065000I150000J0D01*
G01*
X230350000Y-103065000D01*
G75*
G02*
X230500000Y-103215000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U10,7*%
%TO.N,Net-(U10-Pad7)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230500000Y-104485000D02*
X230500000Y-104785000D01*
G75*
G02*
X230350000Y-104935000I-150000J0D01*
G01*
X228700000Y-104935000D01*
G75*
G02*
X228550000Y-104785000I0J150000D01*
G01*
X228550000Y-104485000D01*
G75*
G02*
X228700000Y-104335000I150000J0D01*
G01*
X230350000Y-104335000D01*
G75*
G02*
X230500000Y-104485000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U10,8*%
%TO.N,Net-(U10-Pad8)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X230500000Y-105755000D02*
X230500000Y-106055000D01*
G75*
G02*
X230350000Y-106205000I-150000J0D01*
G01*
X228700000Y-106205000D01*
G75*
G02*
X228550000Y-106055000I0J150000D01*
G01*
X228550000Y-105755000D01*
G75*
G02*
X228700000Y-105605000I150000J0D01*
G01*
X230350000Y-105605000D01*
G75*
G02*
X230500000Y-105755000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
D36*
%TO.P,U10,9*%
%TO.N,GND*%
X232000000Y-104000000D03*
D37*
%TD*%
%TO.N,GND*%
%TO.C,U10*%
X232650000Y-105000000D03*
%TO.N,GND*%
%TO.C,U10*%
X231350000Y-105000000D03*
X232650000Y-104000000D03*
X231350000Y-104000000D03*
X232650000Y-103000000D03*
X231350000Y-103000000D03*
%TD*%
D38*
%TO.P,U12,20*%
%TO.N,Net-(RN15-Pad1)*%
X218100000Y-54200000D03*
%TO.P,U12,19*%
%TO.N,Net-(RN15-Pad2)*%
X218100000Y-54600000D03*
%TO.P,U12,18*%
%TO.N,Net-(RN15-Pad3)*%
X218100000Y-55000000D03*
%TO.P,U12,17*%
%TO.N,Net-(RN15-Pad4)*%
X218100000Y-55400000D03*
%TO.P,U12,16*%
%TO.N,Net-(J30-Pad1)*%
X218100000Y-55800000D03*
%TO.P,U12,15*%
%TO.N,GND*%
X218100000Y-56200000D03*
%TO.P,U12,14*%
%TO.N,Net-(RN16-Pad1)*%
X218100000Y-56600000D03*
%TO.P,U12,13*%
%TO.N,Net-(RN16-Pad2)*%
X218100000Y-57000000D03*
%TO.P,U12,12*%
%TO.N,Net-(RN16-Pad3)*%
X218100000Y-57400000D03*
%TO.P,U12,11*%
%TO.N,Net-(RN16-Pad4)*%
X218100000Y-57800000D03*
%TO.P,U12,10*%
%TO.N,Net-(RN1-Pad1)*%
X216580001Y-57800000D03*
%TO.P,U12,9*%
%TO.N,Net-(RN1-Pad2)*%
X216580001Y-57400000D03*
%TO.P,U12,8*%
%TO.N,Net-(RN1-Pad3)*%
X216580001Y-57000000D03*
%TO.P,U12,7*%
%TO.N,Net-(RN1-Pad4)*%
X216580001Y-56600000D03*
%TO.P,U12,6*%
%TO.N,VTRANS_OE*%
X216580001Y-56200000D03*
%TO.P,U12,5*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X216580001Y-55800000D03*
%TO.P,U12,4*%
%TO.N,Net-(RN2-Pad1)*%
X216580001Y-55400000D03*
%TO.P,U12,3*%
%TO.N,Net-(RN2-Pad2)*%
X216580001Y-55000000D03*
%TO.P,U12,2*%
%TO.N,Net-(RN2-Pad3)*%
X216580001Y-54600000D03*
D39*
%TO.P,U12,1*%
%TO.N,Net-(RN2-Pad4)*%
X216630001Y-54200000D03*
%TD*%
D38*
%TO.P,U13,20*%
%TO.N,Net-(RN12-Pad5)*%
X237940000Y-57300000D03*
%TO.P,U13,19*%
%TO.N,Net-(RN12-Pad6)*%
X237940000Y-56900000D03*
%TO.P,U13,18*%
%TO.N,Net-(RN12-Pad7)*%
X237940000Y-56500000D03*
%TO.P,U13,17*%
%TO.N,Net-(RN12-Pad8)*%
X237940000Y-56100000D03*
%TO.P,U13,16*%
%TO.N,Net-(J30-Pad1)*%
X237940000Y-55700000D03*
%TO.P,U13,15*%
%TO.N,GND*%
X237940000Y-55300000D03*
%TO.P,U13,14*%
%TO.N,Net-(RN11-Pad5)*%
X237940000Y-54900000D03*
%TO.P,U13,13*%
%TO.N,Net-(RN11-Pad6)*%
X237940000Y-54500000D03*
%TO.P,U13,12*%
%TO.N,Net-(RN11-Pad7)*%
X237940000Y-54100000D03*
%TO.P,U13,11*%
%TO.N,Net-(RN11-Pad8)*%
X237940000Y-53700000D03*
%TO.P,U13,10*%
%TO.N,Net-(RN3-Pad1)*%
X239459999Y-53700000D03*
%TO.P,U13,9*%
%TO.N,Net-(RN3-Pad2)*%
X239459999Y-54100000D03*
%TO.P,U13,8*%
%TO.N,Net-(RN3-Pad3)*%
X239459999Y-54500000D03*
%TO.P,U13,7*%
%TO.N,Net-(RN3-Pad4)*%
X239459999Y-54900000D03*
%TO.P,U13,6*%
%TO.N,VTRANS_OE*%
X239459999Y-55300000D03*
%TO.P,U13,5*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X239459999Y-55700000D03*
%TO.P,U13,4*%
%TO.N,Net-(RN4-Pad1)*%
X239459999Y-56100000D03*
%TO.P,U13,3*%
%TO.N,Net-(RN4-Pad2)*%
X239459999Y-56500000D03*
%TO.P,U13,2*%
%TO.N,Net-(RN4-Pad3)*%
X239459999Y-56900000D03*
D39*
%TO.P,U13,1*%
%TO.N,Net-(RN4-Pad4)*%
X239409999Y-57300000D03*
%TD*%
%TO.P,U14,1*%
%TO.N,Net-(RN6-Pad4)*%
X239404998Y-37299999D03*
D38*
%TO.P,U14,2*%
%TO.N,Net-(RN6-Pad3)*%
X239454998Y-36899999D03*
%TO.P,U14,3*%
%TO.N,Net-(RN6-Pad2)*%
X239454998Y-36499999D03*
%TO.P,U14,4*%
%TO.N,Net-(RN6-Pad1)*%
X239454998Y-36099999D03*
%TO.P,U14,5*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X239454998Y-35699999D03*
%TO.P,U14,6*%
%TO.N,VTRANS_OE*%
X239454998Y-35299999D03*
%TO.P,U14,7*%
%TO.N,Net-(RN5-Pad4)*%
X239454998Y-34899999D03*
%TO.P,U14,8*%
%TO.N,Net-(RN5-Pad3)*%
X239454998Y-34499999D03*
%TO.P,U14,9*%
%TO.N,Net-(RN5-Pad2)*%
X239454998Y-34099999D03*
%TO.P,U14,10*%
%TO.N,Net-(RN5-Pad1)*%
X239454998Y-33699999D03*
%TO.P,U14,11*%
%TO.N,Net-(RN9-Pad8)*%
X237934999Y-33699999D03*
%TO.P,U14,12*%
%TO.N,Net-(RN9-Pad7)*%
X237934999Y-34099999D03*
%TO.P,U14,13*%
%TO.N,Net-(RN9-Pad6)*%
X237934999Y-34499999D03*
%TO.P,U14,14*%
%TO.N,Net-(RN9-Pad5)*%
X237934999Y-34899999D03*
%TO.P,U14,15*%
%TO.N,GND*%
X237934999Y-35299999D03*
%TO.P,U14,16*%
%TO.N,Net-(J30-Pad1)*%
X237934999Y-35699999D03*
%TO.P,U14,17*%
%TO.N,Net-(RN10-Pad8)*%
X237934999Y-36099999D03*
%TO.P,U14,18*%
%TO.N,Net-(RN10-Pad7)*%
X237934999Y-36499999D03*
%TO.P,U14,19*%
%TO.N,Net-(RN10-Pad6)*%
X237934999Y-36899999D03*
%TO.P,U14,20*%
%TO.N,Net-(RN10-Pad5)*%
X237934999Y-37299999D03*
%TD*%
D39*
%TO.P,U15,1*%
%TO.N,Net-(RN8-Pad4)*%
X216450000Y-33700000D03*
D38*
%TO.P,U15,2*%
%TO.N,Net-(RN8-Pad3)*%
X216400000Y-34100000D03*
%TO.P,U15,3*%
%TO.N,Net-(RN8-Pad2)*%
X216400000Y-34500000D03*
%TO.P,U15,4*%
%TO.N,Net-(RN8-Pad1)*%
X216400000Y-34900000D03*
%TO.P,U15,5*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X216400000Y-35300000D03*
%TO.P,U15,6*%
%TO.N,VTRANS_OE*%
X216400000Y-35700000D03*
%TO.P,U15,7*%
%TO.N,Net-(RN7-Pad4)*%
X216400000Y-36100000D03*
%TO.P,U15,8*%
%TO.N,Net-(RN7-Pad3)*%
X216400000Y-36500000D03*
%TO.P,U15,9*%
%TO.N,Net-(RN7-Pad2)*%
X216400000Y-36900000D03*
%TO.P,U15,10*%
%TO.N,Net-(RN7-Pad1)*%
X216400000Y-37300000D03*
%TO.P,U15,11*%
%TO.N,Net-(RN14-Pad4)*%
X217919999Y-37300000D03*
%TO.P,U15,12*%
%TO.N,Net-(RN14-Pad3)*%
X217919999Y-36900000D03*
%TO.P,U15,13*%
%TO.N,Net-(RN14-Pad2)*%
X217919999Y-36500000D03*
%TO.P,U15,14*%
%TO.N,Net-(RN14-Pad1)*%
X217919999Y-36100000D03*
%TO.P,U15,15*%
%TO.N,GND*%
X217919999Y-35700000D03*
%TO.P,U15,16*%
%TO.N,Net-(J30-Pad1)*%
X217919999Y-35300000D03*
%TO.P,U15,17*%
%TO.N,Net-(RN13-Pad4)*%
X217919999Y-34900000D03*
%TO.P,U15,18*%
%TO.N,Net-(RN13-Pad3)*%
X217919999Y-34500000D03*
%TO.P,U15,19*%
%TO.N,Net-(RN13-Pad2)*%
X217919999Y-34100000D03*
%TO.P,U15,20*%
%TO.N,Net-(RN13-Pad1)*%
X217919999Y-33700000D03*
%TD*%
%TO.P,U16,1*%
%TO.N,Net-(R67-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X150675000Y-93295000D02*
X150675000Y-93595000D01*
G75*
G02*
X150525000Y-93745000I-150000J0D01*
G01*
X148775000Y-93745000D01*
G75*
G02*
X148625000Y-93595000I0J150000D01*
G01*
X148625000Y-93295000D01*
G75*
G02*
X148775000Y-93145000I150000J0D01*
G01*
X150525000Y-93145000D01*
G75*
G02*
X150675000Y-93295000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,2*%
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X150675000Y-92025000D02*
X150675000Y-92325000D01*
G75*
G02*
X150525000Y-92475000I-150000J0D01*
G01*
X148775000Y-92475000D01*
G75*
G02*
X148625000Y-92325000I0J150000D01*
G01*
X148625000Y-92025000D01*
G75*
G02*
X148775000Y-91875000I150000J0D01*
G01*
X150525000Y-91875000D01*
G75*
G02*
X150675000Y-92025000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,3*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X150675000Y-90755000D02*
X150675000Y-91055000D01*
G75*
G02*
X150525000Y-91205000I-150000J0D01*
G01*
X148775000Y-91205000D01*
G75*
G02*
X148625000Y-91055000I0J150000D01*
G01*
X148625000Y-90755000D01*
G75*
G02*
X148775000Y-90605000I150000J0D01*
G01*
X150525000Y-90605000D01*
G75*
G02*
X150675000Y-90755000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,4*%
%TO.N,N/C*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X150675000Y-89485000D02*
X150675000Y-89785000D01*
G75*
G02*
X150525000Y-89935000I-150000J0D01*
G01*
X148775000Y-89935000D01*
G75*
G02*
X148625000Y-89785000I0J150000D01*
G01*
X148625000Y-89485000D01*
G75*
G02*
X148775000Y-89335000I150000J0D01*
G01*
X150525000Y-89335000D01*
G75*
G02*
X150675000Y-89485000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,5*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X150675000Y-88215000D02*
X150675000Y-88515000D01*
G75*
G02*
X150525000Y-88665000I-150000J0D01*
G01*
X148775000Y-88665000D01*
G75*
G02*
X148625000Y-88515000I0J150000D01*
G01*
X148625000Y-88215000D01*
G75*
G02*
X148775000Y-88065000I150000J0D01*
G01*
X150525000Y-88065000D01*
G75*
G02*
X150675000Y-88215000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,6*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X150675000Y-86945000D02*
X150675000Y-87245000D01*
G75*
G02*
X150525000Y-87395000I-150000J0D01*
G01*
X148775000Y-87395000D01*
G75*
G02*
X148625000Y-87245000I0J150000D01*
G01*
X148625000Y-86945000D01*
G75*
G02*
X148775000Y-86795000I150000J0D01*
G01*
X150525000Y-86795000D01*
G75*
G02*
X150675000Y-86945000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,7*%
%TO.N,Net-(J34-Pad9)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X150675000Y-85675000D02*
X150675000Y-85975000D01*
G75*
G02*
X150525000Y-86125000I-150000J0D01*
G01*
X148775000Y-86125000D01*
G75*
G02*
X148625000Y-85975000I0J150000D01*
G01*
X148625000Y-85675000D01*
G75*
G02*
X148775000Y-85525000I150000J0D01*
G01*
X150525000Y-85525000D01*
G75*
G02*
X150675000Y-85675000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,8*%
%TO.N,Net-(R68-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X150675000Y-84405000D02*
X150675000Y-84705000D01*
G75*
G02*
X150525000Y-84855000I-150000J0D01*
G01*
X148775000Y-84855000D01*
G75*
G02*
X148625000Y-84705000I0J150000D01*
G01*
X148625000Y-84405000D01*
G75*
G02*
X148775000Y-84255000I150000J0D01*
G01*
X150525000Y-84255000D01*
G75*
G02*
X150675000Y-84405000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,9*%
%TO.N,Net-(R66-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X141375000Y-84405000D02*
X141375000Y-84705000D01*
G75*
G02*
X141225000Y-84855000I-150000J0D01*
G01*
X139475000Y-84855000D01*
G75*
G02*
X139325000Y-84705000I0J150000D01*
G01*
X139325000Y-84405000D01*
G75*
G02*
X139475000Y-84255000I150000J0D01*
G01*
X141225000Y-84255000D01*
G75*
G02*
X141375000Y-84405000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,10*%
%TO.N,Net-(J34-Pad8)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X141375000Y-85675000D02*
X141375000Y-85975000D01*
G75*
G02*
X141225000Y-86125000I-150000J0D01*
G01*
X139475000Y-86125000D01*
G75*
G02*
X139325000Y-85975000I0J150000D01*
G01*
X139325000Y-85675000D01*
G75*
G02*
X139475000Y-85525000I150000J0D01*
G01*
X141225000Y-85525000D01*
G75*
G02*
X141375000Y-85675000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,11*%
%TO.N,N/C*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X141375000Y-86945000D02*
X141375000Y-87245000D01*
G75*
G02*
X141225000Y-87395000I-150000J0D01*
G01*
X139475000Y-87395000D01*
G75*
G02*
X139325000Y-87245000I0J150000D01*
G01*
X139325000Y-86945000D01*
G75*
G02*
X139475000Y-86795000I150000J0D01*
G01*
X141225000Y-86795000D01*
G75*
G02*
X141375000Y-86945000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,12*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X141375000Y-88215000D02*
X141375000Y-88515000D01*
G75*
G02*
X141225000Y-88665000I-150000J0D01*
G01*
X139475000Y-88665000D01*
G75*
G02*
X139325000Y-88515000I0J150000D01*
G01*
X139325000Y-88215000D01*
G75*
G02*
X139475000Y-88065000I150000J0D01*
G01*
X141225000Y-88065000D01*
G75*
G02*
X141375000Y-88215000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,13*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X141375000Y-89485000D02*
X141375000Y-89785000D01*
G75*
G02*
X141225000Y-89935000I-150000J0D01*
G01*
X139475000Y-89935000D01*
G75*
G02*
X139325000Y-89785000I0J150000D01*
G01*
X139325000Y-89485000D01*
G75*
G02*
X139475000Y-89335000I150000J0D01*
G01*
X141225000Y-89335000D01*
G75*
G02*
X141375000Y-89485000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,14*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X141375000Y-90755000D02*
X141375000Y-91055000D01*
G75*
G02*
X141225000Y-91205000I-150000J0D01*
G01*
X139475000Y-91205000D01*
G75*
G02*
X139325000Y-91055000I0J150000D01*
G01*
X139325000Y-90755000D01*
G75*
G02*
X139475000Y-90605000I150000J0D01*
G01*
X141225000Y-90605000D01*
G75*
G02*
X141375000Y-90755000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,15*%
%TO.N,Net-(R65-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X141375000Y-92025000D02*
X141375000Y-92325000D01*
G75*
G02*
X141225000Y-92475000I-150000J0D01*
G01*
X139475000Y-92475000D01*
G75*
G02*
X139325000Y-92325000I0J150000D01*
G01*
X139325000Y-92025000D01*
G75*
G02*
X139475000Y-91875000I150000J0D01*
G01*
X141225000Y-91875000D01*
G75*
G02*
X141375000Y-92025000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U16,16*%
%TO.N,Net-(J34-Pad10)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X141375000Y-93295000D02*
X141375000Y-93595000D01*
G75*
G02*
X141225000Y-93745000I-150000J0D01*
G01*
X139475000Y-93745000D01*
G75*
G02*
X139325000Y-93595000I0J150000D01*
G01*
X139325000Y-93295000D01*
G75*
G02*
X139475000Y-93145000I150000J0D01*
G01*
X141225000Y-93145000D01*
G75*
G02*
X141375000Y-93295000I0J-150000D01*
G01*
G37*
%TD.AperFunction*%
%TD*%
D40*
%TO.P,X1,1*%
%TO.N,VCCAUX*%
X8224999Y-112419999D03*
%TO.P,X1,2*%
%TO.N,GND*%
X6124999Y-112419999D03*
%TO.P,X1,3*%
%TO.N,FPGA-CLK-100*%
X6124999Y-114069999D03*
%TO.P,X1,4*%
%TO.N,VCCAUX*%
X8224999Y-114069999D03*
%TD*%
D41*
%TO.P,Y1,1*%
%TO.N,Net-(C7-Pad1)*%
X228550000Y-141700000D03*
%TO.P,Y1,2*%
%TO.N,Net-(C8-Pad1)*%
X220050000Y-141700000D03*
%TD*%
%TO.P,U6,1*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X199875000Y-124937500D02*
X199875000Y-125062500D01*
G75*
G02*
X199812500Y-125125000I-62500J0D01*
G01*
X199112500Y-125125000D01*
G75*
G02*
X199050000Y-125062500I0J62500D01*
G01*
X199050000Y-124937500D01*
G75*
G02*
X199112500Y-124875000I62500J0D01*
G01*
X199812500Y-124875000D01*
G75*
G02*
X199875000Y-124937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U6,2*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X199875000Y-124437500D02*
X199875000Y-124562500D01*
G75*
G02*
X199812500Y-124625000I-62500J0D01*
G01*
X199112500Y-124625000D01*
G75*
G02*
X199050000Y-124562500I0J62500D01*
G01*
X199050000Y-124437500D01*
G75*
G02*
X199112500Y-124375000I62500J0D01*
G01*
X199812500Y-124375000D01*
G75*
G02*
X199875000Y-124437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U6,3*%
%TO.N,VCCFPGA_S0_PG*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X199875000Y-123937500D02*
X199875000Y-124062500D01*
G75*
G02*
X199812500Y-124125000I-62500J0D01*
G01*
X199112500Y-124125000D01*
G75*
G02*
X199050000Y-124062500I0J62500D01*
G01*
X199050000Y-123937500D01*
G75*
G02*
X199112500Y-123875000I62500J0D01*
G01*
X199812500Y-123875000D01*
G75*
G02*
X199875000Y-123937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U6,4*%
%TO.N,+5V*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X199875000Y-123437500D02*
X199875000Y-123562500D01*
G75*
G02*
X199812500Y-123625000I-62500J0D01*
G01*
X199112500Y-123625000D01*
G75*
G02*
X199050000Y-123562500I0J62500D01*
G01*
X199050000Y-123437500D01*
G75*
G02*
X199112500Y-123375000I62500J0D01*
G01*
X199812500Y-123375000D01*
G75*
G02*
X199875000Y-123437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U6,5*%
%TO.N,ATX_POWEROK*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X199875000Y-122937500D02*
X199875000Y-123062500D01*
G75*
G02*
X199812500Y-123125000I-62500J0D01*
G01*
X199112500Y-123125000D01*
G75*
G02*
X199050000Y-123062500I0J62500D01*
G01*
X199050000Y-122937500D01*
G75*
G02*
X199112500Y-122875000I62500J0D01*
G01*
X199812500Y-122875000D01*
G75*
G02*
X199875000Y-122937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U6,6*%
%TO.N,GND*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X196950000Y-122937500D02*
X196950000Y-123062500D01*
G75*
G02*
X196887500Y-123125000I-62500J0D01*
G01*
X196187500Y-123125000D01*
G75*
G02*
X196125000Y-123062500I0J62500D01*
G01*
X196125000Y-122937500D01*
G75*
G02*
X196187500Y-122875000I62500J0D01*
G01*
X196887500Y-122875000D01*
G75*
G02*
X196950000Y-122937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U6,7*%
%TO.N,Net-(C45-Pad1)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X196950000Y-123437500D02*
X196950000Y-123562500D01*
G75*
G02*
X196887500Y-123625000I-62500J0D01*
G01*
X196187500Y-123625000D01*
G75*
G02*
X196125000Y-123562500I0J62500D01*
G01*
X196125000Y-123437500D01*
G75*
G02*
X196187500Y-123375000I62500J0D01*
G01*
X196887500Y-123375000D01*
G75*
G02*
X196950000Y-123437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U6,8*%
%TO.N,Net-(R36-Pad2)*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X196950000Y-123937500D02*
X196950000Y-124062500D01*
G75*
G02*
X196887500Y-124125000I-62500J0D01*
G01*
X196187500Y-124125000D01*
G75*
G02*
X196125000Y-124062500I0J62500D01*
G01*
X196125000Y-123937500D01*
G75*
G02*
X196187500Y-123875000I62500J0D01*
G01*
X196887500Y-123875000D01*
G75*
G02*
X196950000Y-123937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U6,9*%
%TO.N,VCCBRAM*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X196950000Y-124437500D02*
X196950000Y-124562500D01*
G75*
G02*
X196887500Y-124625000I-62500J0D01*
G01*
X196187500Y-124625000D01*
G75*
G02*
X196125000Y-124562500I0J62500D01*
G01*
X196125000Y-124437500D01*
G75*
G02*
X196187500Y-124375000I62500J0D01*
G01*
X196887500Y-124375000D01*
G75*
G02*
X196950000Y-124437500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
%TO.P,U6,10*%
%TA.AperFunction,SMDPad,CuDef*%
G36*
G01*
X196950000Y-124937500D02*
X196950000Y-125062500D01*
G75*
G02*
X196887500Y-125125000I-62500J0D01*
G01*
X196187500Y-125125000D01*
G75*
G02*
X196125000Y-125062500I0J62500D01*
G01*
X196125000Y-124937500D01*
G75*
G02*
X196187500Y-124875000I62500J0D01*
G01*
X196887500Y-124875000D01*
G75*
G02*
X196950000Y-124937500I0J-62500D01*
G01*
G37*
%TD.AperFunction*%
D33*
%TO.P,U6,11*%
%TO.N,N/C*%
X198000000Y-124000000D03*
%TD*%
D42*
%TO.N,GND*%
X199930000Y-60680000D03*
D43*
X234200000Y-145000000D03*
X220700000Y-35854990D03*
X220500000Y-56354990D03*
X234000000Y-34945010D03*
X235400000Y-55300000D03*
X224000000Y-137200000D03*
X237300000Y-145100000D03*
D42*
%TO.N,Net-(C1-Pad1)*%
X238700000Y-151100000D03*
X238700000Y-149600000D03*
%TO.N,Net-(C4-Pad1)*%
X232800000Y-151850000D03*
X232790000Y-149490000D03*
%TO.N,Net-(C7-Pad1)*%
X231500000Y-152500000D03*
X225304566Y-141695434D03*
%TO.N,Net-(C8-Pad1)*%
X231200000Y-152000000D03*
X222900000Y-141900000D03*
%TO.N,Net-(C9-Pad1)*%
X231000000Y-154100000D03*
X223100000Y-155300000D03*
D43*
%TO.N,+3.3V*%
X229100000Y-144900000D03*
X226420000Y-156548245D03*
X221000000Y-150500000D03*
D42*
%TO.N,VCCDDR_1.35V_VREF*%
X229490000Y-89659984D03*
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X215500000Y-55800000D03*
D43*
%TO.N,Net-(D1-Pad1)*%
X234900000Y-157000000D03*
X224551989Y-155369998D03*
%TO.N,Net-(D2-Pad1)*%
X235300000Y-160000000D03*
X225500000Y-155800000D03*
D42*
%TO.N,/fpga-io/b35_15_P*%
X179330000Y-72240000D03*
%TO.N,/fpga-io/b35_15_N*%
X178790012Y-72244900D03*
%TO.N,/fpga-io/b35_7_N*%
X176740000Y-72237838D03*
%TO.N,/fpga-io/b35_7_P*%
X177280000Y-72237838D03*
%TO.N,Net-(J30-Pad1)*%
X236700000Y-55800000D03*
X221600000Y-35800000D03*
X236399996Y-35799996D03*
%TO.N,Net-(R5-Pad1)*%
X237300000Y-149500000D03*
X237300000Y-151000000D03*
%TD*%
D44*
%TO.N,GND*%
X224100000Y-154225000D02*
X224050000Y-154175000D01*
X232800000Y-154487500D02*
X240300000Y-154487500D01*
X241475000Y-154487500D02*
X243425000Y-152537500D01*
X240300000Y-154487500D02*
X241475000Y-154487500D01*
X223550000Y-152990000D02*
X226300000Y-150240000D01*
X222365000Y-152990000D02*
X223550000Y-152990000D01*
X224050000Y-152490000D02*
X226300000Y-150240000D01*
X224050000Y-154175000D02*
X224050000Y-152490000D01*
X227510001Y-149029999D02*
X226300000Y-150240000D01*
X229970001Y-149029999D02*
X227510001Y-149029999D01*
X230010000Y-148990000D02*
X229970001Y-149029999D01*
X230235000Y-148990000D02*
X230010000Y-148990000D01*
X226550000Y-149990000D02*
X226300000Y-150240000D01*
X226550000Y-146305000D02*
X226550000Y-149990000D01*
X245112500Y-147562500D02*
X246000000Y-146675000D01*
X243425000Y-147562500D02*
X245112500Y-147562500D01*
X246000000Y-148500000D02*
X246000000Y-146675000D01*
X246000000Y-151200000D02*
X246000000Y-148500000D01*
X246000000Y-153425000D02*
X246000000Y-151200000D01*
X245112500Y-152537500D02*
X246000000Y-153425000D01*
X243425000Y-152537500D02*
X245112500Y-152537500D01*
X243340000Y-147647500D02*
X243425000Y-147562500D01*
X243340000Y-148750000D02*
X243340000Y-147647500D01*
X234300000Y-145100000D02*
X234200000Y-145000000D01*
X234300000Y-146412500D02*
X234300000Y-145100000D01*
X221800000Y-137200000D02*
X226512500Y-137200000D01*
X237174999Y-130324999D02*
X237950000Y-131100000D01*
X235125001Y-130324999D02*
X237174999Y-130324999D01*
X234350000Y-131100000D02*
X235125001Y-130324999D01*
X240774999Y-130324999D02*
X241550000Y-131100000D01*
X238725001Y-130324999D02*
X240774999Y-130324999D01*
X237950000Y-131100000D02*
X238725001Y-130324999D01*
X244374999Y-130324999D02*
X245150000Y-131100000D01*
X242325001Y-130324999D02*
X244374999Y-130324999D01*
X241550000Y-131100000D02*
X242325001Y-130324999D01*
X245150000Y-135410000D02*
X246140000Y-136400000D01*
X245150000Y-131100000D02*
X245150000Y-135410000D01*
X217919999Y-35700000D02*
X220545010Y-35700000D01*
X220545010Y-35700000D02*
X220700000Y-35854990D01*
X220345010Y-56200000D02*
X220500000Y-56354990D01*
X218100000Y-56200000D02*
X220345010Y-56200000D01*
X232740000Y-89910000D02*
X231240000Y-89910000D01*
X232740000Y-89910000D02*
X234240000Y-89910000D01*
X237934999Y-35299999D02*
X234354989Y-35299999D01*
X234354989Y-35299999D02*
X234000000Y-34945010D01*
X235400000Y-55300000D02*
X237940000Y-55300000D01*
X237300000Y-145100000D02*
X237300000Y-146412500D01*
D45*
X203700000Y-60680000D02*
X205030000Y-62010000D01*
X199930000Y-60680000D02*
X203700000Y-60680000D01*
D44*
%TO.N,Net-(C1-Pad1)*%
X240300000Y-152912500D02*
X237300000Y-152912500D01*
X235877500Y-151490000D02*
X237300000Y-152912500D01*
X230235000Y-151490000D02*
X235877500Y-151490000D01*
X238310000Y-151490000D02*
X238700000Y-151100000D01*
X235877500Y-151490000D02*
X238310000Y-151490000D01*
X238700000Y-148087500D02*
X238800000Y-147987500D01*
X238700000Y-149600000D02*
X238700000Y-148087500D01*
%TO.N,Net-(C4-Pad1)*%
X232797500Y-149490000D02*
X234300000Y-147987500D01*
X234300000Y-147987500D02*
X235800000Y-147987500D01*
X232800000Y-152912500D02*
X234300000Y-152912500D01*
X232800000Y-152912500D02*
X232800000Y-151850000D01*
X232790000Y-149490000D02*
X232797500Y-149490000D01*
X232565001Y-149714999D02*
X232790000Y-149490000D01*
X230235000Y-149490000D02*
X230459999Y-149714999D01*
X230459999Y-149714999D02*
X232565001Y-149714999D01*
%TO.N,Net-(C7-Pad1)*%
X231490000Y-152490000D02*
X231500000Y-152500000D01*
X230235000Y-152490000D02*
X231490000Y-152490000D01*
X225309132Y-141700000D02*
X225304566Y-141695434D01*
X228550000Y-141700000D02*
X225309132Y-141700000D01*
%TO.N,Net-(C8-Pad1)*%
X231190000Y-151990000D02*
X231200000Y-152000000D01*
X230235000Y-151990000D02*
X231190000Y-151990000D01*
X220250000Y-141900000D02*
X220050000Y-141700000D01*
X222900000Y-141900000D02*
X220250000Y-141900000D01*
%TO.N,Net-(C9-Pad1)*%
X230525000Y-152990000D02*
X230235000Y-152990000D01*
X231020010Y-153485010D02*
X230525000Y-152990000D01*
X235800000Y-152912500D02*
X235227490Y-153485010D01*
X231614990Y-153485010D02*
X231000000Y-154100000D01*
X235227490Y-153485010D02*
X231614990Y-153485010D01*
X231614990Y-153485010D02*
X231020010Y-153485010D01*
X223100000Y-154225000D02*
X223050000Y-154175000D01*
X223100000Y-155300000D02*
X223100000Y-154225000D01*
D46*
%TO.N,+3.3V*%
X227390010Y-161774990D02*
X229279990Y-161774990D01*
X227065000Y-162100000D02*
X227390010Y-161774990D01*
X229605000Y-162100000D02*
X229605000Y-163075000D01*
X229279990Y-161774990D02*
X229605000Y-162100000D01*
X227065000Y-163075000D02*
X227065000Y-162100000D01*
X233087490Y-163800010D02*
X233887500Y-163000000D01*
X230330010Y-163800010D02*
X233087490Y-163800010D01*
X229605000Y-163075000D02*
X230330010Y-163800010D01*
X234637510Y-160750010D02*
X233887500Y-160000000D01*
X234637510Y-162249990D02*
X234637510Y-160750010D01*
X233887500Y-163000000D02*
X234637510Y-162249990D01*
X233887500Y-160000000D02*
X233887500Y-158500000D01*
X235700000Y-159100000D02*
X236825000Y-159100000D01*
X235100000Y-158500000D02*
X235700000Y-159100000D01*
X233887500Y-158500000D02*
X235100000Y-158500000D01*
X229050000Y-144950000D02*
X229100000Y-144900000D01*
X229050000Y-146305000D02*
X229050000Y-144950000D01*
X226550000Y-156418245D02*
X226420000Y-156548245D01*
X226550000Y-154175000D02*
X226550000Y-156418245D01*
X222355000Y-150500000D02*
X222365000Y-150490000D01*
X236951999Y-144374999D02*
X235800000Y-145526998D01*
X237648001Y-144374999D02*
X236951999Y-144374999D01*
X238800000Y-145526998D02*
X237648001Y-144374999D01*
X238800000Y-146412500D02*
X238800000Y-145526998D01*
X232800000Y-145326998D02*
X232800000Y-146412500D01*
X233851999Y-144274999D02*
X232800000Y-145326998D01*
X234548001Y-144274999D02*
X233851999Y-144274999D01*
X235800000Y-145526998D02*
X234548001Y-144274999D01*
X235800000Y-146412500D02*
X235800000Y-145526998D01*
X221000000Y-150500000D02*
X222355000Y-150500000D01*
X235700000Y-163100000D02*
X236825000Y-163100000D01*
D47*
%TO.N,VCCDDR_1.35V_VREF*%
X231240000Y-88335000D02*
X232740000Y-88335000D01*
X234240000Y-88335000D02*
X232740000Y-88335000D01*
X231240000Y-88335000D02*
X230814984Y-88335000D01*
X230814984Y-88335000D02*
X229490000Y-89659984D01*
D44*
%TO.N,VCCFPGA_S1_VCCO_CONFIG*%
X216580001Y-55800000D02*
X215500000Y-55800000D01*
D46*
%TO.N,Net-(D1-Pad1)*%
X235000000Y-157100000D02*
X234900000Y-157000000D01*
X236825000Y-157100000D02*
X235000000Y-157100000D01*
X225325002Y-155074998D02*
X224846989Y-155074998D01*
X225550000Y-154175000D02*
X225550000Y-154850000D01*
X224846989Y-155074998D02*
X224551989Y-155369998D01*
X225550000Y-154850000D02*
X225325002Y-155074998D01*
%TO.N,Net-(D1-Pad2)*%
X238400000Y-159100000D02*
X238400000Y-157100000D01*
%TO.N,Net-(D2-Pad2)*%
X238400000Y-163100000D02*
X238400000Y-161100000D01*
%TO.N,Net-(D2-Pad1)*%
X236300000Y-161100000D02*
X235300000Y-160100000D01*
X236825000Y-161100000D02*
X236300000Y-161100000D01*
X235300000Y-160100000D02*
X235300000Y-160000000D01*
X226050000Y-155250000D02*
X225500000Y-155800000D01*
X226050000Y-154175000D02*
X226050000Y-155250000D01*
D44*
%TO.N,Net-(D5-Pad1)*%
X240112500Y-136400000D02*
X241060000Y-136400000D01*
X235600000Y-140912500D02*
X240112500Y-136400000D01*
X244200000Y-133260000D02*
X241060000Y-136400000D01*
X244200000Y-133100000D02*
X244200000Y-133260000D01*
%TO.N,Net-(D6-Pad1)*%
X234100000Y-140820000D02*
X238520000Y-136400000D01*
X234100000Y-140912500D02*
X234100000Y-140820000D01*
X240600000Y-134320000D02*
X238520000Y-136400000D01*
X240600000Y-133100000D02*
X240600000Y-134320000D01*
%TO.N,Net-(D7-Pad1)*%
X232600000Y-139780000D02*
X235980000Y-136400000D01*
X232600000Y-140912500D02*
X232600000Y-139780000D01*
X237000000Y-135380000D02*
X235980000Y-136400000D01*
X237000000Y-133100000D02*
X237000000Y-135380000D01*
%TO.N,Net-(D8-Pad1)*%
X233440000Y-133140000D02*
X233400000Y-133100000D01*
X233440000Y-136400000D02*
X233440000Y-133140000D01*
X233985001Y-132514999D02*
X233400000Y-133100000D01*
X244708001Y-132514999D02*
X233985001Y-132514999D01*
X244735001Y-132541999D02*
X244708001Y-132514999D01*
X244735001Y-139425601D02*
X244735001Y-132541999D01*
X243260602Y-140900000D02*
X244735001Y-139425601D01*
X237100000Y-140900000D02*
X243260602Y-140900000D01*
%TO.N,/usb-interface/D-*%
X243140000Y-150500000D02*
X243340000Y-150700000D01*
X230245000Y-150500000D02*
X243140000Y-150500000D01*
X230235000Y-150490000D02*
X230245000Y-150500000D01*
%TO.N,/usb-interface/D+*%
X242944559Y-150050000D02*
X243340000Y-150050000D01*
X242884559Y-149990000D02*
X242944559Y-150050000D01*
X230235000Y-149990000D02*
X242884559Y-149990000D01*
%TO.N,/fpga-io/b35_15_P*%
X179510000Y-72060000D02*
X179330000Y-72240000D01*
X179510000Y-71520000D02*
X179510000Y-72060000D01*
%TO.N,/fpga-io/b35_15_N*%
X178510000Y-71520000D02*
X178510000Y-71964888D01*
X178510000Y-71964888D02*
X178790012Y-72244900D01*
%TO.N,/fpga-io/b35_7_N*%
X176920000Y-72057838D02*
X176740000Y-72237838D01*
X176510000Y-71520000D02*
X176920000Y-71930000D01*
X176920000Y-71930000D02*
X176920000Y-72057838D01*
%TO.N,/fpga-io/b35_7_P*%
X177100000Y-72057838D02*
X177280000Y-72237838D01*
X177100000Y-71930000D02*
X177100000Y-72057838D01*
X177510000Y-71520000D02*
X177100000Y-71930000D01*
%TO.N,Net-(J30-Pad1)*%
X236800000Y-55700000D02*
X236700000Y-55800000D01*
X237940000Y-55700000D02*
X236800000Y-55700000D01*
X236381802Y-55800000D02*
X236700000Y-55800000D01*
X236236801Y-55945001D02*
X236381802Y-55800000D01*
X220190398Y-55709988D02*
X220809602Y-55709988D01*
X235090399Y-55945001D02*
X236236801Y-55945001D01*
X220809602Y-55709988D02*
X220899614Y-55800000D01*
X234945398Y-55800000D02*
X235090399Y-55945001D01*
X220899614Y-55800000D02*
X234945398Y-55800000D01*
X220100386Y-55800000D02*
X220190398Y-55709988D01*
X218100000Y-55800000D02*
X220100386Y-55800000D01*
X221599614Y-35800000D02*
X221600000Y-35800000D01*
X220999614Y-35200000D02*
X221599614Y-35800000D01*
X218019999Y-35200000D02*
X220999614Y-35200000D01*
X217919999Y-35300000D02*
X218019999Y-35200000D01*
X237934999Y-35699999D02*
X236499993Y-35699999D01*
X236499993Y-35699999D02*
X236399996Y-35799996D01*
X243700000Y-38800000D02*
X243700000Y-48960000D01*
%TO.N,Net-(J31-Pad1)*%
X226320000Y-26680000D02*
X219400000Y-33600000D01*
X226700000Y-26680000D02*
X226320000Y-26680000D01*
%TO.N,Net-(J31-Pad2)*%
X236160000Y-33600000D02*
X229240000Y-26680000D01*
X236400000Y-33600000D02*
X236160000Y-33600000D01*
%TO.N,Net-(J31-Pad3)*%
X224180000Y-29220000D02*
X226700000Y-29220000D01*
X219400000Y-34000000D02*
X224180000Y-29220000D01*
%TO.N,Net-(J31-Pad4)*%
X236210000Y-34000000D02*
X231430000Y-29220000D01*
X231430000Y-29220000D02*
X230442081Y-29220000D01*
X236400000Y-34000000D02*
X236210000Y-34000000D01*
X230442081Y-29220000D02*
X229240000Y-29220000D01*
%TO.N,Net-(J31-Pad5)*%
X222040000Y-31760000D02*
X226700000Y-31760000D01*
X219400000Y-34400000D02*
X222040000Y-31760000D01*
%TO.N,Net-(J31-Pad6)*%
X236309177Y-34400000D02*
X233669177Y-31760000D01*
X233669177Y-31760000D02*
X230442081Y-31760000D01*
X236400000Y-34400000D02*
X236309177Y-34400000D01*
X230442081Y-31760000D02*
X229240000Y-31760000D01*
%TO.N,Net-(J31-Pad7)*%
X219900000Y-34300000D02*
X226700000Y-34300000D01*
X219400000Y-34800000D02*
X219900000Y-34300000D01*
%TO.N,Net-(J31-Pad8)*%
X229240000Y-34300000D02*
X229740000Y-34800000D01*
X235900000Y-34300000D02*
X229240000Y-34300000D01*
X236400000Y-34800000D02*
X235900000Y-34300000D01*
%TO.N,Net-(J31-Pad9)*%
X225497919Y-36840000D02*
X226700000Y-36840000D01*
X219600000Y-36500000D02*
X225157919Y-36500000D01*
X225157919Y-36500000D02*
X225497919Y-36840000D01*
X219400000Y-36300000D02*
X219600000Y-36500000D01*
%TO.N,Net-(J31-Pad10)*%
X229240000Y-36840000D02*
X229780000Y-36300000D01*
X236100000Y-36600000D02*
X236400000Y-36300000D01*
X229480000Y-36600000D02*
X236100000Y-36600000D01*
X229240000Y-36840000D02*
X229480000Y-36600000D01*
%TO.N,Net-(J31-Pad11)*%
X219470023Y-36770023D02*
X224090023Y-36770023D01*
X225850001Y-38530001D02*
X226700000Y-39380000D01*
X219400000Y-36700000D02*
X219470023Y-36770023D01*
X224090023Y-36770023D02*
X225850001Y-38530001D01*
%TO.N,Net-(J31-Pad12)*%
X236400000Y-36700000D02*
X236254572Y-36700000D01*
X231720000Y-36900000D02*
X229240000Y-39380000D01*
X236054572Y-36900000D02*
X231720000Y-36900000D01*
X236254572Y-36700000D02*
X236054572Y-36900000D01*
%TO.N,Net-(J31-Pad13)*%
X221880000Y-37100000D02*
X226700000Y-41920000D01*
X219400000Y-37100000D02*
X221880000Y-37100000D01*
%TO.N,Net-(J31-Pad14)*%
X229240000Y-41920000D02*
X229240000Y-41760000D01*
X229280000Y-41920000D02*
X229240000Y-41920000D01*
X234100000Y-37100000D02*
X229280000Y-41920000D01*
X236400000Y-37100000D02*
X234100000Y-37100000D01*
%TO.N,Net-(J31-Pad15)*%
X219740000Y-37500000D02*
X226700000Y-44460000D01*
X219400000Y-37500000D02*
X219740000Y-37500000D01*
%TO.N,Net-(J31-Pad16)*%
X229240000Y-44460000D02*
X229340000Y-44460000D01*
X236200000Y-37500000D02*
X229240000Y-44460000D01*
X236400000Y-37500000D02*
X236200000Y-37500000D01*
%TO.N,Net-(J31-Pad17)*%
X219600000Y-54100000D02*
X226700000Y-47000000D01*
%TO.N,Net-(J31-Pad18)*%
X235840000Y-53600000D02*
X229240000Y-47000000D01*
X236500000Y-53600000D02*
X235840000Y-53600000D01*
%TO.N,Net-(J31-Pad19)*%
X221740000Y-54500000D02*
X226700000Y-49540000D01*
X219600000Y-54500000D02*
X221740000Y-54500000D01*
%TO.N,Net-(J31-Pad20)*%
X233700000Y-54000000D02*
X229240000Y-49540000D01*
X236500000Y-54000000D02*
X233700000Y-54000000D01*
%TO.N,Net-(J31-Pad21)*%
X223880000Y-54900000D02*
X226700000Y-52080000D01*
X219600000Y-54900000D02*
X223880000Y-54900000D01*
%TO.N,Net-(J31-Pad22)*%
X229260000Y-52080000D02*
X229240000Y-52080000D01*
X231580000Y-54400000D02*
X229260000Y-52080000D01*
X236500000Y-54400000D02*
X231580000Y-54400000D01*
%TO.N,Net-(J31-Pad23)*%
X226020000Y-55300000D02*
X226700000Y-54620000D01*
X219600000Y-55300000D02*
X226020000Y-55300000D01*
%TO.N,Net-(J31-Pad24)*%
X229320000Y-54700000D02*
X229240000Y-54620000D01*
X235045398Y-54700000D02*
X229320000Y-54700000D01*
X235709601Y-54654999D02*
X235090399Y-54654999D01*
X235754602Y-54700000D02*
X235709601Y-54654999D01*
X236400000Y-54700000D02*
X235754602Y-54700000D01*
X235090399Y-54654999D02*
X235045398Y-54700000D01*
X236500000Y-54800000D02*
X236400000Y-54700000D01*
%TO.N,Net-(J31-Pad25)*%
X219800000Y-57000000D02*
X226540000Y-57000000D01*
X226540000Y-57000000D02*
X226700000Y-57160000D01*
X219600000Y-56800000D02*
X219800000Y-57000000D01*
%TO.N,Net-(J31-Pad26)*%
X235700000Y-56200000D02*
X236500000Y-56200000D01*
X234740000Y-57160000D02*
X235700000Y-56200000D01*
X229240000Y-57160000D02*
X234740000Y-57160000D01*
%TO.N,Net-(J31-Pad27)*%
X220970023Y-57270023D02*
X223400000Y-59700000D01*
X219670023Y-57270023D02*
X220970023Y-57270023D01*
X223400000Y-59700000D02*
X226700000Y-59700000D01*
X219600000Y-57200000D02*
X219670023Y-57270023D01*
%TO.N,Net-(J31-Pad28)*%
X236400000Y-56700000D02*
X236500000Y-56600000D01*
X236000000Y-56700000D02*
X236400000Y-56700000D01*
X233000000Y-59700000D02*
X236000000Y-56700000D01*
X229240000Y-59700000D02*
X233000000Y-59700000D01*
%TO.N,Net-(J31-Pad29)*%
X225140000Y-62240000D02*
X226700000Y-62240000D01*
X220500000Y-57600000D02*
X225140000Y-62240000D01*
X219600000Y-57600000D02*
X220500000Y-57600000D01*
%TO.N,Net-(J31-Pad30)*%
X236200000Y-57000000D02*
X236500000Y-57000000D01*
X230960000Y-62240000D02*
X236200000Y-57000000D01*
X229240000Y-62240000D02*
X230960000Y-62240000D01*
%TO.N,Net-(J31-Pad31)*%
X219920000Y-58000000D02*
X226700000Y-64780000D01*
X219600000Y-58000000D02*
X219920000Y-58000000D01*
%TO.N,Net-(J31-Pad32)*%
X236500000Y-57520000D02*
X236500000Y-57400000D01*
X229240000Y-64780000D02*
X236500000Y-57520000D01*
%TO.N,Net-(R1-Pad2)*%
X230235000Y-157495000D02*
X230235000Y-153490000D01*
X229605000Y-158125000D02*
X230235000Y-157495000D01*
X229980000Y-158500000D02*
X229605000Y-158125000D01*
X232312500Y-158500000D02*
X229980000Y-158500000D01*
%TO.N,Net-(R2-Pad2)*%
X229550000Y-154465000D02*
X229550000Y-154175000D01*
X228335000Y-155680000D02*
X229550000Y-154465000D01*
X228335000Y-158125000D02*
X228335000Y-155680000D01*
X228335000Y-159100000D02*
X228335000Y-158125000D01*
X228535000Y-159300000D02*
X228335000Y-159100000D01*
X231612500Y-159300000D02*
X228535000Y-159300000D01*
X232312500Y-160000000D02*
X231612500Y-159300000D01*
%TO.N,Net-(R3-Pad2)*%
X225795000Y-159100000D02*
X225930010Y-159235010D01*
X225795000Y-159100000D02*
X225795000Y-158125000D01*
X232375000Y-163000000D02*
X233875000Y-161500000D01*
X232312500Y-163000000D02*
X232375000Y-163000000D01*
X226595000Y-159900000D02*
X225795000Y-159100000D01*
X229212500Y-159900000D02*
X226595000Y-159900000D01*
X232312500Y-163000000D02*
X229212500Y-159900000D01*
%TO.N,Net-(R4-Pad1)*%
X232300000Y-161500000D02*
X232375000Y-161500000D01*
X229050000Y-154478002D02*
X229050000Y-154175000D01*
X227065000Y-156463002D02*
X229050000Y-154478002D01*
X227065000Y-158125000D02*
X227065000Y-156463002D01*
X227065000Y-159100000D02*
X227065000Y-158125000D01*
X227565000Y-159600000D02*
X227065000Y-159100000D01*
X230400000Y-159600000D02*
X227565000Y-159600000D01*
X232300000Y-161500000D02*
X230400000Y-159600000D01*
%TO.N,Net-(R5-Pad1)*%
X237300000Y-149500000D02*
X237300000Y-147987500D01*
X237290000Y-150990000D02*
X237300000Y-151000000D01*
X230235000Y-150990000D02*
X237290000Y-150990000D01*
%TO.N,Net-(R6-Pad1)*%
X232297500Y-148490000D02*
X232800000Y-147987500D01*
X230235000Y-148490000D02*
X232297500Y-148490000D01*
%TO.N,VTRANS_OE*%
X217200000Y-46800000D02*
X218100000Y-45900000D01*
X217200000Y-53954999D02*
X217200000Y-46800000D01*
X217205002Y-54418001D02*
X217205002Y-53981999D01*
X217178002Y-54445001D02*
X217205002Y-54418001D01*
X217178002Y-53954999D02*
X217200000Y-53954999D01*
X217105002Y-54445001D02*
X217178002Y-54445001D01*
X217105002Y-56018001D02*
X217105002Y-54445001D01*
X217205002Y-53981999D02*
X217178002Y-53954999D01*
X217060001Y-56200000D02*
X217100000Y-56160001D01*
X217100000Y-56023003D02*
X217105002Y-56018001D01*
X217100000Y-56160001D02*
X217100000Y-56023003D01*
X216580001Y-56200000D02*
X217060001Y-56200000D01*
X217000000Y-44800000D02*
X218100000Y-45900000D01*
X216880000Y-35700000D02*
X217000000Y-35820000D01*
X217000000Y-35820000D02*
X217000000Y-44800000D01*
X216400000Y-35700000D02*
X216880000Y-35700000D01*
X218100000Y-45900000D02*
X235300000Y-45900000D01*
X239354997Y-35400000D02*
X239454998Y-35299999D01*
X239011995Y-35400000D02*
X239354997Y-35400000D01*
X238800000Y-35611995D02*
X239011995Y-35400000D01*
X238800000Y-37400000D02*
X238800000Y-35611995D01*
X235300000Y-40900000D02*
X238800000Y-37400000D01*
X235300000Y-45900000D02*
X235300000Y-40900000D01*
X238834998Y-55018001D02*
X239116997Y-55300000D01*
X238834998Y-53534998D02*
X238834998Y-55018001D01*
X239116997Y-55300000D02*
X239459999Y-55300000D01*
X235300000Y-50000000D02*
X238834998Y-53534998D01*
X235300000Y-45900000D02*
X235300000Y-50000000D01*
%TO.N,FPGA_TDI*%
X231000000Y-143500000D02*
X234062794Y-143500000D01*
X231000000Y-147240000D02*
X231000000Y-143500000D01*
X230235000Y-147490000D02*
X230750000Y-147490000D01*
X235075294Y-142487500D02*
X235600000Y-142487500D01*
X234062794Y-143500000D02*
X235075294Y-142487500D01*
X230750000Y-147490000D02*
X231000000Y-147240000D01*
%TO.N,FPGA_TDO*%
X230819989Y-146920011D02*
X230819989Y-143425438D01*
X230819989Y-143425438D02*
X230925438Y-143319989D01*
X230750000Y-146990000D02*
X230819989Y-146920011D01*
X230925438Y-143319989D02*
X233267511Y-143319989D01*
X230235000Y-146990000D02*
X230750000Y-146990000D01*
X233267511Y-143319989D02*
X234100000Y-142487500D01*
%TO.N,FPGA_TMS*%
X229775000Y-146305000D02*
X229550000Y-146305000D01*
X231503354Y-142487500D02*
X230639978Y-143350876D01*
X232600000Y-142487500D02*
X231503354Y-142487500D01*
X230639978Y-143350876D02*
X230639978Y-145440022D01*
X230639978Y-145440022D02*
X229775000Y-146305000D01*
%TO.N,FPGA_TDCLK*%
X231180010Y-143680010D02*
X235894990Y-143680010D01*
X230795001Y-147670010D02*
X230824563Y-147670009D01*
X230795001Y-147733001D02*
X230795001Y-147670010D01*
X230768001Y-147760001D02*
X230795001Y-147733001D01*
X230824563Y-147670009D02*
X231180010Y-147314562D01*
X230235000Y-147760001D02*
X230768001Y-147760001D01*
X235894990Y-143680010D02*
X237100000Y-142475000D01*
X231180010Y-147314562D02*
X231180010Y-143680010D01*
X230235000Y-147990000D02*
X230235000Y-147760001D01*
%TO.N,Net-(RN1-Pad2)*%
X215700000Y-57400000D02*
X216580001Y-57400000D01*
X215500000Y-57600000D02*
X215700000Y-57400000D01*
%TO.N,Net-(RN1-Pad3)*%
X215700000Y-57000000D02*
X216580001Y-57000000D01*
X215500000Y-57200000D02*
X215700000Y-57000000D01*
%TO.N,Net-(RN1-Pad4)*%
X215700000Y-56600000D02*
X216580001Y-56600000D01*
X215500000Y-56800000D02*
X215700000Y-56600000D01*
%TO.N,Net-(RN1-Pad1)*%
X216380001Y-58000000D02*
X216580001Y-57800000D01*
X215500000Y-58000000D02*
X216380001Y-58000000D01*
%TO.N,Net-(RN2-Pad1)*%
X216480001Y-55300000D02*
X216580001Y-55400000D01*
X215500000Y-55300000D02*
X216480001Y-55300000D01*
%TO.N,Net-(RN2-Pad4)*%
X216530001Y-54100000D02*
X216630001Y-54200000D01*
X215500000Y-54100000D02*
X216530001Y-54100000D01*
%TO.N,Net-(RN2-Pad3)*%
X216480001Y-54500000D02*
X216580001Y-54600000D01*
X215500000Y-54500000D02*
X216480001Y-54500000D01*
%TO.N,Net-(RN2-Pad2)*%
X215600000Y-55000000D02*
X215500000Y-54900000D01*
X216580001Y-55000000D02*
X215600000Y-55000000D01*
%TO.N,Net-(RN3-Pad2)*%
X240400000Y-54100000D02*
X240500000Y-54000000D01*
X239459999Y-54100000D02*
X240400000Y-54100000D01*
%TO.N,Net-(RN3-Pad3)*%
X240400000Y-54500000D02*
X240500000Y-54400000D01*
X239459999Y-54500000D02*
X240400000Y-54500000D01*
%TO.N,Net-(RN3-Pad4)*%
X240400000Y-54900000D02*
X240500000Y-54800000D01*
X239459999Y-54900000D02*
X240400000Y-54900000D01*
%TO.N,Net-(RN3-Pad1)*%
X240400000Y-53700000D02*
X240500000Y-53600000D01*
X239459999Y-53700000D02*
X240400000Y-53700000D01*
%TO.N,Net-(RN4-Pad1)*%
X240400000Y-56100000D02*
X240500000Y-56200000D01*
X239459999Y-56100000D02*
X240400000Y-56100000D01*
%TO.N,Net-(RN4-Pad4)*%
X240400000Y-57300000D02*
X240500000Y-57400000D01*
X239409999Y-57300000D02*
X240400000Y-57300000D01*
%TO.N,Net-(RN4-Pad3)*%
X240400000Y-56900000D02*
X240500000Y-57000000D01*
X239459999Y-56900000D02*
X240400000Y-56900000D01*
%TO.N,Net-(RN4-Pad2)*%
X240400000Y-56500000D02*
X240500000Y-56600000D01*
X239459999Y-56500000D02*
X240400000Y-56500000D01*
%TO.N,Net-(RN5-Pad2)*%
X240500001Y-34099999D02*
X240600000Y-34000000D01*
X239454998Y-34099999D02*
X240500001Y-34099999D01*
%TO.N,Net-(RN5-Pad3)*%
X240500001Y-34499999D02*
X240600000Y-34400000D01*
X239454998Y-34499999D02*
X240500001Y-34499999D01*
%TO.N,Net-(RN5-Pad4)*%
X240500001Y-34899999D02*
X240600000Y-34800000D01*
X239454998Y-34899999D02*
X240500001Y-34899999D01*
%TO.N,Net-(RN5-Pad1)*%
X240500001Y-33699999D02*
X240600000Y-33600000D01*
X239454998Y-33699999D02*
X240500001Y-33699999D01*
%TO.N,Net-(RN6-Pad2)*%
X240399999Y-36499999D02*
X239454998Y-36499999D01*
X240600000Y-36700000D02*
X240399999Y-36499999D01*
%TO.N,Net-(RN6-Pad3)*%
X240399999Y-36899999D02*
X239454998Y-36899999D01*
X240600000Y-37100000D02*
X240399999Y-36899999D01*
%TO.N,Net-(RN6-Pad4)*%
X239404999Y-37300000D02*
X239404998Y-37299999D01*
X240400000Y-37300000D02*
X239404999Y-37300000D01*
X240600000Y-37500000D02*
X240400000Y-37300000D01*
%TO.N,Net-(RN6-Pad1)*%
X240399999Y-36099999D02*
X239454998Y-36099999D01*
X240600000Y-36300000D02*
X240399999Y-36099999D01*
%TO.N,Net-(RN9-Pad8)*%
X237835000Y-33600000D02*
X237934999Y-33699999D01*
X236800000Y-33600000D02*
X237835000Y-33600000D01*
%TO.N,Net-(RN9-Pad6)*%
X237835000Y-34400000D02*
X237934999Y-34499999D01*
X236800000Y-34400000D02*
X237835000Y-34400000D01*
%TO.N,Net-(RN9-Pad5)*%
X237835000Y-34800000D02*
X237934999Y-34899999D01*
X236800000Y-34800000D02*
X237835000Y-34800000D01*
%TO.N,Net-(RN9-Pad7)*%
X237835000Y-34000000D02*
X237934999Y-34099999D01*
X236800000Y-34000000D02*
X237835000Y-34000000D01*
%TO.N,Net-(RN10-Pad7)*%
X237000001Y-36499999D02*
X237934999Y-36499999D01*
X236800000Y-36700000D02*
X237000001Y-36499999D01*
%TO.N,Net-(RN10-Pad5)*%
X237934998Y-37300000D02*
X237934999Y-37299999D01*
X237000000Y-37300000D02*
X237934998Y-37300000D01*
X236800000Y-37500000D02*
X237000000Y-37300000D01*
%TO.N,Net-(RN10-Pad6)*%
X237000001Y-36899999D02*
X237934999Y-36899999D01*
X236800000Y-37100000D02*
X237000001Y-36899999D01*
%TO.N,Net-(RN10-Pad8)*%
X237000001Y-36099999D02*
X237934999Y-36099999D01*
X236800000Y-36300000D02*
X237000001Y-36099999D01*
%TO.N,Net-(RN11-Pad8)*%
X237840000Y-53600000D02*
X237940000Y-53700000D01*
X236900000Y-53600000D02*
X237840000Y-53600000D01*
%TO.N,Net-(RN11-Pad6)*%
X237840000Y-54400000D02*
X237940000Y-54500000D01*
X236900000Y-54400000D02*
X237840000Y-54400000D01*
%TO.N,Net-(RN11-Pad5)*%
X237840000Y-54800000D02*
X237940000Y-54900000D01*
X236900000Y-54800000D02*
X237840000Y-54800000D01*
%TO.N,Net-(RN11-Pad7)*%
X237840000Y-54000000D02*
X237940000Y-54100000D01*
X236900000Y-54000000D02*
X237840000Y-54000000D01*
%TO.N,Net-(RN12-Pad7)*%
X237840000Y-56600000D02*
X237940000Y-56500000D01*
X236900000Y-56600000D02*
X237840000Y-56600000D01*
%TO.N,Net-(RN12-Pad5)*%
X237840000Y-57400000D02*
X237940000Y-57300000D01*
X236900000Y-57400000D02*
X237840000Y-57400000D01*
%TO.N,Net-(RN12-Pad6)*%
X237840000Y-57000000D02*
X237940000Y-56900000D01*
X236900000Y-57000000D02*
X237840000Y-57000000D01*
%TO.N,Net-(RN12-Pad8)*%
X237840000Y-56200000D02*
X237940000Y-56100000D01*
X236900000Y-56200000D02*
X237840000Y-56200000D01*
%TO.N,Net-(RN13-Pad2)*%
X218900000Y-34100000D02*
X219000000Y-34000000D01*
X217919999Y-34100000D02*
X218900000Y-34100000D01*
%TO.N,Net-(RN13-Pad3)*%
X218900000Y-34500000D02*
X219000000Y-34400000D01*
X217919999Y-34500000D02*
X218900000Y-34500000D01*
%TO.N,Net-(RN13-Pad4)*%
X218900000Y-34900000D02*
X219000000Y-34800000D01*
X217919999Y-34900000D02*
X218900000Y-34900000D01*
%TO.N,Net-(RN13-Pad1)*%
X218900000Y-33700000D02*
X219000000Y-33600000D01*
X217919999Y-33700000D02*
X218900000Y-33700000D01*
%TO.N,Net-(RN14-Pad1)*%
X218800000Y-36100000D02*
X217919999Y-36100000D01*
X219000000Y-36300000D02*
X218800000Y-36100000D01*
%TO.N,Net-(RN14-Pad4)*%
X217919999Y-37300000D02*
X218200000Y-37300000D01*
X218400000Y-37500000D02*
X219000000Y-37500000D01*
X218200000Y-37300000D02*
X218400000Y-37500000D01*
%TO.N,Net-(RN14-Pad3)*%
X218800000Y-36900000D02*
X219000000Y-37100000D01*
X217919999Y-36900000D02*
X218800000Y-36900000D01*
%TO.N,Net-(RN14-Pad2)*%
X218800000Y-36500000D02*
X217919999Y-36500000D01*
X219000000Y-36700000D02*
X218800000Y-36500000D01*
%TO.N,Net-(RN15-Pad2)*%
X219100000Y-54600000D02*
X219200000Y-54500000D01*
X218100000Y-54600000D02*
X219100000Y-54600000D01*
%TO.N,Net-(RN15-Pad3)*%
X219100000Y-55000000D02*
X219200000Y-54900000D01*
X218100000Y-55000000D02*
X219100000Y-55000000D01*
%TO.N,Net-(RN15-Pad4)*%
X219100000Y-55400000D02*
X219200000Y-55300000D01*
X218100000Y-55400000D02*
X219100000Y-55400000D01*
%TO.N,Net-(RN15-Pad1)*%
X219100000Y-54200000D02*
X219200000Y-54100000D01*
X218100000Y-54200000D02*
X219100000Y-54200000D01*
%TO.N,Net-(RN16-Pad1)*%
X219000000Y-56600000D02*
X219200000Y-56800000D01*
X218100000Y-56600000D02*
X219000000Y-56600000D01*
%TO.N,Net-(RN16-Pad4)*%
X219000000Y-57800000D02*
X219200000Y-58000000D01*
X218100000Y-57800000D02*
X219000000Y-57800000D01*
%TO.N,Net-(RN16-Pad3)*%
X219000000Y-57400000D02*
X219200000Y-57600000D01*
X218100000Y-57400000D02*
X219000000Y-57400000D01*
%TO.N,Net-(RN16-Pad2)*%
X219000000Y-57000000D02*
X219200000Y-57200000D01*
X218100000Y-57000000D02*
X219000000Y-57000000D01*
%TD*%
M02*
