name: GpTimer
description: General-purpose timers
groupName: TIM
registers:
  - name: CR1
    displayName: CR1
    description: TIM12 control register 1
    addressOffset: 0
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CEN
        description: Counter enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: Counter enabled
            value: 1
      - name: UDIS
        description: Update disable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'UEV enabled. The Update (UEV) event is generated by one of the following events:'
            value: 0
          - name: B_0x1
            description: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.
            value: 1
      - name: URS
        description: Update request source
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'Any of the following events generate an update interrupt or DMA request if enabled. These events can be:'
            value: 0
          - name: B_0x1
            description: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.
            value: 1
      - name: OPM
        description: One-pulse mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter is not stopped at update event
            value: 0
          - name: B_0x1
            description: Counter stops counting at the next update event (clearing the bit CEN)
            value: 1
      - name: ARPE
        description: Auto-reload preload enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_ARR register is not buffered
            value: 0
          - name: B_0x1
            description: TIMx_ARR register is buffered
            value: 1
      - name: CKD
        description: Clock division
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: tDTS = ttim_ker_ck
            value: 0
          - name: B_0x1
            description: tDTS = 2   ttim_ker_ck
            value: 1
          - name: B_0x2
            description: tDTS = 4   ttim_ker_ck
            value: 2
      - name: UIFREMAP
        description: UIF status bit remapping
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.
            value: 0
          - name: B_0x1
            description: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.
            value: 1
      - name: DITHEN
        description: Dithering Enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Dithering disabled
            value: 0
          - name: B_0x1
            description: Dithering enabled
            value: 1
  - name: CR2
    displayName: CR2
    description: TIM12 control register 2
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MMS1
        description: Master mode selection
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset - the UG bit from the TIMx_EGR register is used as trigger output (tim_trgo). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on tim_trgo is delayed compared to the actual reset.
            value: 0
          - name: B_0x1
            description: Enable - the Counter enable signal, CNT_EN, is used as trigger output (tim_trgo). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode.When the Counter Enable signal is controlled by the trigger input, there is a delay on
            value: 1
          - name: B_0x2
            description: Update - The update event is selected as trigger output (tim_trgo). For instance a master timer can then be used as a prescaler for a slave timer.
            value: 2
          - name: B_0x3
            description: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred (tim_trgo).
            value: 3
          - name: B_0x4
            description: Compare - tim_oc1refc signal is used as trigger output (tim_trgo)
            value: 4
          - name: B_0x5
            description: Compare - tim_oc2refc signal is used as trigger output (tim_trgo)
            value: 5
          - name: B_0x6
            description: Compare - tim_oc3refc signal is used as trigger output (tim_trgo)
            value: 6
          - name: B_0x7
            description: Compare - tim_oc4refc signal is used as trigger output (tim_trgo)
            value: 7
      - name: TI1S
        description: tim_ti1 selection
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The tim_ti1_in[15..0] multiplexer output is to tim_ti1 input
            value: 0
          - name: B_0x1
            description: The tim_ti1_in[15..0], tim_ti2_in[15..0] and tim_ti3_in[15..0] multiplexers outputs are XORed and connected to the tim_ti1 input. See also sensors on page 1494.
            value: 1
  - name: SMCR
    displayName: SMCR
    description: TIM12 slave mode control register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SMS
        description: Slave mode selection
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Slave mode disabled - if CEN =  1 then the prescaler is clocked directly by the internal clock.
            value: 0
          - name: B_0x1
            description: Encoder mode 1 - Counter counts up/down on tim_ti1fp1 edge depending on tim_ti2fp2 level.
            value: 1
          - name: B_0x2
            description: Encoder mode 2 - Counter counts up/down on tim_ti2fp2 edge depending on tim_ti1fp1 level.
            value: 2
          - name: B_0x3
            description: Encoder mode 3 - Counter counts up/down on both tim_ti1fp1 and tim_ti2fp2 edges depending on the level of the other input.
            value: 3
          - name: B_0x4
            description: Reset Mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter and generates an update of the registers.
            value: 4
          - name: B_0x5
            description: Gated Mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.
            value: 5
          - name: B_0x6
            description: Trigger Mode - The counter starts at a rising edge of the trigger tim_trgi (but it is not reset). Only the start of the counter is controlled.
            value: 6
          - name: B_0x7
            description: External Clock Mode 1 - Rising edges of the selected trigger (tim_trgi) clock the counter.
            value: 7
      - name: TS
        description: Trigger selection (see bits 21:20 for TS[4:3])
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal trigger 0 (tim_itr0)
            value: 0
          - name: B_0x1
            description: Internal trigger 1 (tim_itr1)
            value: 1
          - name: B_0x2
            description: Internal trigger 2 (tim_itr2)
            value: 2
          - name: B_0x3
            description: Internal trigger 3 (tim_itr3)
            value: 3
          - name: B_0x4
            description: tim_ti1 edge detector (tim_ti1f_ed)
            value: 4
          - name: B_0x5
            description: Filtered timer input 1 (tim_ti1fp1)
            value: 5
          - name: B_0x6
            description: Filtered timer input 2 (tim_ti2fp2)
            value: 6
          - name: B_0x7
            description: External trigger input (tim_etrf)
            value: 7
      - name: MSM
        description: Master/Slave mode
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: The effect of an event on the trigger input (tim_trgi) is delayed to allow a perfect synchronization between the current timer and its slaves (through tim_trgo). It is useful if we want to synchronize several timers on a single external event.
            value: 1
      - name: SMS_2
        description: Slave mode selection
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Slave mode disabled - if CEN =  1 then the prescaler is clocked directly by the internal clock.
            value: 0
          - name: B_0x1
            description: Encoder mode 1 - Counter counts up/down on tim_ti1fp1 edge depending on tim_ti2fp2 level.
            value: 1
      - name: TS_2
        description: Trigger selection (see bits 21:20 for TS[4:3])
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal trigger 0 (tim_itr0)
            value: 0
          - name: B_0x1
            description: Internal trigger 1 (tim_itr1)
            value: 1
          - name: B_0x2
            description: Internal trigger 2 (tim_itr2)
            value: 2
          - name: B_0x3
            description: Internal trigger 3 (tim_itr3)
            value: 3
  - name: DIER
    displayName: DIER
    description: TIM12 DMA/Interrupt enable register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UIE
        description: Update interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update interrupt disabled.
            value: 0
          - name: B_0x1
            description: Update interrupt enabled.
            value: 1
      - name: CC1IE
        description: Capture/Compare 1 interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC1 interrupt enabled.
            value: 1
      - name: CC2IE
        description: Capture/Compare 2 interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC2 interrupt enabled.
            value: 1
      - name: TIE
        description: Trigger interrupt enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Trigger interrupt disabled.
            value: 0
          - name: B_0x1
            description: Trigger interrupt enabled.
            value: 1
  - name: SR
    displayName: SR
    description: TIM12 status register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UIF
        description: Update interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No update occurred
            value: 0
          - name: B_0x1
            description: 'Update interrupt pending. This bit is set by hardware when the registers are updated:'
            value: 1
      - name: CC1IF
        description: Capture/compare 1 interrupt flag
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No compare match / No input capture occurred
            value: 0
          - name: B_0x1
            description: A compare match or an input capture occurred
            value: 1
      - name: CC2IF
        description: Capture/Compare 2 interrupt flag
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: TIF
        description: Trigger interrupt flag
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No trigger event occurred.
            value: 0
          - name: B_0x1
            description: Trigger interrupt pending.
            value: 1
      - name: CC1OF
        description: Capture/Compare 1 overcapture flag
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No overcapture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
            value: 1
      - name: CC2OF
        description: Capture/compare 2 overcapture flag
        bitOffset: 10
        bitWidth: 1
        access: read-write
  - name: EGR
    displayName: EGR
    description: TIM12 event generation register
    addressOffset: 20
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: UG
        description: Update generation
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting).
            value: 1
      - name: CC1G
        description: Capture/compare 1 generation
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: 'A capture/compare event is generated on channel 1:'
            value: 1
      - name: CC2G
        description: Capture/compare 2 generation
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: TG
        description: Trigger generation
        bitOffset: 6
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.
            value: 1
  - name: CCMR1_Input
    displayName: CCMR1_Input
    description: TIM12 capture/compare mode register 1 [alternate]
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1S
        description: Capture/Compare 1 selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1
            value: 1
          - name: B_0x2
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti2
            value: 2
          - name: B_0x3
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: IC1PSC
        description: Input capture 1 prescaler
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no prescaler, capture is done each time an edge is detected on the capture input
            value: 0
          - name: B_0x1
            description: capture is done once every 2 events
            value: 1
          - name: B_0x2
            description: capture is done once every 4 events
            value: 2
          - name: B_0x3
            description: capture is done once every 8 events
            value: 3
      - name: IC1F
        description: Input capture 1 filter
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No filter, sampling is done at fDTS
            value: 0
          - name: B_0x1
            description: fSAMPLING=ftim_ker_ck, N=2
            value: 1
          - name: B_0x2
            description: fSAMPLING=ftim_ker_ck, N=4
            value: 2
          - name: B_0x3
            description: fSAMPLING=ftim_ker_ck, N=8
            value: 3
          - name: B_0x4
            description: fSAMPLING=fDTS/2, N=6
            value: 4
          - name: B_0x5
            description: fSAMPLING=fDTS/2, N=8
            value: 5
          - name: B_0x6
            description: fSAMPLING=fDTS/4, N=6
            value: 6
          - name: B_0x7
            description: fSAMPLING=fDTS/4, N=8
            value: 7
          - name: B_0x8
            description: fSAMPLING=fDTS/8, N=6
            value: 8
          - name: B_0x9
            description: fSAMPLING=fDTS/8, N=8
            value: 9
          - name: B_0xA
            description: fSAMPLING=fDTS/16, N=5
            value: 10
          - name: B_0xB
            description: fSAMPLING=fDTS/16, N=6
            value: 11
          - name: B_0xC
            description: fSAMPLING=fDTS/16, N=8
            value: 12
          - name: B_0xD
            description: fSAMPLING=fDTS/32, N=5
            value: 13
          - name: B_0xE
            description: fSAMPLING=fDTS/32, N=6
            value: 14
          - name: B_0xF
            description: fSAMPLING=fDTS/32, N=8
            value: 15
      - name: CC2S
        description: Capture/compare 2 selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 channel is configured as output.
            value: 0
          - name: B_0x1
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2.
            value: 1
          - name: B_0x2
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti1.
            value: 2
          - name: B_0x3
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: IC2PSC
        description: Input capture 2 prescaler
        bitOffset: 10
        bitWidth: 2
        access: read-write
      - name: IC2F
        description: Input capture 2 filter
        bitOffset: 12
        bitWidth: 4
        access: read-write
  - name: CCMR1_Output
    displayName: CCMR1_Output
    description: TIM12 capture/compare mode register 1 [alternate]
    alternateRegister: TIM12_CCMR1_Input
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1S
        description: Capture/Compare 1 selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured as output.
            value: 0
          - name: B_0x1
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1.
            value: 1
          - name: B_0x2
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_ti2.
            value: 2
          - name: B_0x3
            description: CC1 channel is configured as input, tim_ic1 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: OC1FE
        description: Output compare 1 fast enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 behaves normally depending on counter and CCR1 values even when the trigger is ON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is 5 clock cycles.
            value: 0
          - name: B_0x1
            description: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC is set to the compare level independently from the result of the comparison. Delay to sample the trigger input and to activate CC1 output is reduced to 3 clock cycles. OCFE acts only if the channel is configured in PWM1 or PWM2 mode.
            value: 1
      - name: OC1PE
        description: Output compare 1 preload enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.
            value: 0
          - name: B_0x1
            description: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.
            value: 1
      - name: OC1M1
        description: Output compare 1 mode
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.(this mode is used to generate a timing base).
            value: 0
          - name: B_0x1
            description: Set channel 1 to active level on match. tim_oc1ref signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
            value: 1
          - name: B_0x2
            description: Set channel 1 to inactive level on match. tim_oc1ref signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
            value: 2
          - name: B_0x3
            description: Toggle - tim_oc1ref toggles when TIMx_CNT=TIMx_CCR1.
            value: 3
          - name: B_0x4
            description: Force inactive level - tim_oc1ref is forced low.
            value: 4
          - name: B_0x5
            description: Force active level - tim_oc1ref is forced high.
            value: 5
          - name: B_0x6
            description: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNTless thanTIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (tim_oc1ref=0) as long as TIMx_CNT>TIMx_CCR1 else active (tim_oc1ref=1).
            value: 6
          - name: B_0x7
            description: PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNTless thanTIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNT>TIMx_CCR1 else inactive.
            value: 7
      - name: CC2S
        description: Capture/Compare 2 selection
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2
            value: 1
          - name: B_0x2
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_ti1
            value: 2
          - name: B_0x3
            description: CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)
            value: 3
      - name: OC2FE
        description: Output compare 2 fast enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: OC2PE
        description: Output compare 2 preload enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: OC2M1
        description: Output compare 2 mode
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: OC1M2
        description: Output compare 1 mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.(this mode is used to generate a timing base).
            value: 0
          - name: B_0x1
            description: Set channel 1 to active level on match. tim_oc1ref signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
            value: 1
      - name: OC2M2
        description: Output compare 2 mode
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: CCER
    displayName: CCER
    description: TIM12 capture/compare enable register
    addressOffset: 32
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: CC1E
        description: Capture/Compare 1 output enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture mode disabled / OC1 is not active
            value: 0
          - name: B_0x1
            description: Capture mode enabled / OC1 signal is output on the corresponding output pin
            value: 1
      - name: CC1P
        description: Capture/Compare 1 output Polarity.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)
            value: 0
          - name: B_0x1
            description: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)
            value: 1
      - name: CC1NP
        description: Capture/Compare 1 output Polarity.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CC2E
        description: Capture/Compare 2 output enable.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: CC2P
        description: Capture/Compare 2 output Polarity.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: CC2NP
        description: Capture/Compare 2 output Polarity.
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: CNT
    displayName: CNT
    description: TIM12 counter
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNT
        description: 'or UIFCPY: Value depends on IUFREMAP in TIMx_CR1.'
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: UIFCPY
        description: UIF Copy
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: PSC
    displayName: PSC
    description: TIM12 prescaler
    addressOffset: 40
    size: 16
    resetValue: 0
    resetMask: 65535
    fields:
      - name: PSC
        description: Prescaler value
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: ARR
    displayName: ARR
    description: TIM12 auto-reload register
    addressOffset: 44
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: ARR
        description: Auto-reload value
        bitOffset: 0
        bitWidth: 20
        access: read-write
  - name: CCR1
    displayName: CCR1
    description: TIM12 capture/compare register 1
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR1
        description: Capture/compare 1 value
        bitOffset: 0
        bitWidth: 20
        access: read-write
  - name: CCR2
    displayName: CCR2
    description: TIM12 capture/compare register 2
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CCR2
        description: Capture/compare 2 value
        bitOffset: 0
        bitWidth: 20
        access: read-write
  - name: TISEL
    displayName: TISEL
    description: TIM12 timer input selection register
    addressOffset: 92
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TI1SEL
        description: Selects tim_ti1[0..15] input
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'tim_ti1_in0: TIMx_CH1'
            value: 0
          - name: B_0x1
            description: tim_ti1_in1
            value: 1
          - name: B_0xF
            description: tim_ti1_in15
            value: 15
      - name: TI2SEL
        description: Selects tim_ti2[0..15] input
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'tim_ti2_in0: TIMx_CH2'
            value: 0
          - name: B_0x1
            description: tim_ti2_in1
            value: 1
          - name: B_0xF
            description: tim_ti2_in15
            value: 15
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: TIM12 global interrupt
