Classic Timing Analyzer report for projetoHardware
Mon May 08 18:00:43 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                              ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 37.385 ns                        ; unidadeControle:unidadeControle|state.WriteRegAlu ; WriteDataReg[8]            ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 33.41 MHz ( period = 29.927 ns ) ; unidadeControle:unidadeControle|state.WriteRegAlu ; Banco_reg:BancoReg|Reg3[6] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                   ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.41 MHz ( period = 29.927 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.677 ns               ;
; N/A                                     ; 33.49 MHz ( period = 29.861 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.613 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.827 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.610 ns               ;
; N/A                                     ; 33.53 MHz ( period = 29.826 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.609 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.773 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.523 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.761 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.546 ns               ;
; N/A                                     ; 33.60 MHz ( period = 29.760 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.545 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.748 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.498 ns               ;
; N/A                                     ; 33.62 MHz ( period = 29.746 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg1[6]   ; clock      ; clock    ; None                        ; None                      ; 29.543 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.738 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg25[6]  ; clock      ; clock    ; None                        ; None                      ; 29.558 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.737 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg29[6]  ; clock      ; clock    ; None                        ; None                      ; 29.557 ns               ;
; N/A                                     ; 33.63 MHz ( period = 29.732 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.482 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.719 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg6[6]   ; clock      ; clock    ; None                        ; None                      ; 29.490 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.719 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg4[6]   ; clock      ; clock    ; None                        ; None                      ; 29.490 ns               ;
; N/A                                     ; 33.65 MHz ( period = 29.715 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg12[6]  ; clock      ; clock    ; None                        ; None                      ; 29.486 ns               ;
; N/A                                     ; 33.69 MHz ( period = 29.680 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg1[6]   ; clock      ; clock    ; None                        ; None                      ; 29.479 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.673 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.456 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.672 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg25[6]  ; clock      ; clock    ; None                        ; None                      ; 29.494 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.672 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.455 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.671 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg29[6]  ; clock      ; clock    ; None                        ; None                      ; 29.493 ns               ;
; N/A                                     ; 33.71 MHz ( period = 29.667 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg17[6]  ; clock      ; clock    ; None                        ; None                      ; 29.469 ns               ;
; N/A                                     ; 33.71 MHz ( period = 29.663 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg19[6]  ; clock      ; clock    ; None                        ; None                      ; 29.465 ns               ;
; N/A                                     ; 33.72 MHz ( period = 29.659 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.411 ns               ;
; N/A                                     ; 33.72 MHz ( period = 29.656 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.403 ns               ;
; N/A                                     ; 33.72 MHz ( period = 29.653 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg6[6]   ; clock      ; clock    ; None                        ; None                      ; 29.426 ns               ;
; N/A                                     ; 33.72 MHz ( period = 29.653 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg4[6]   ; clock      ; clock    ; None                        ; None                      ; 29.426 ns               ;
; N/A                                     ; 33.73 MHz ( period = 29.649 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg12[6]  ; clock      ; clock    ; None                        ; None                      ; 29.422 ns               ;
; N/A                                     ; 33.73 MHz ( period = 29.648 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.431 ns               ;
; N/A                                     ; 33.73 MHz ( period = 29.647 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.430 ns               ;
; N/A                                     ; 33.73 MHz ( period = 29.645 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg16[3]  ; clock      ; clock    ; None                        ; None                      ; 29.458 ns               ;
; N/A                                     ; 33.73 MHz ( period = 29.645 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg0[3]   ; clock      ; clock    ; None                        ; None                      ; 29.458 ns               ;
; N/A                                     ; 33.74 MHz ( period = 29.638 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 29.435 ns               ;
; N/A                                     ; 33.75 MHz ( period = 29.634 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg20[0]  ; clock      ; clock    ; None                        ; None                      ; 29.431 ns               ;
; N/A                                     ; 33.75 MHz ( period = 29.634 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.380 ns               ;
; N/A                                     ; 33.75 MHz ( period = 29.632 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.415 ns               ;
; N/A                                     ; 33.75 MHz ( period = 29.631 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.414 ns               ;
; N/A                                     ; 33.75 MHz ( period = 29.627 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg3[22]  ; clock      ; clock    ; None                        ; None                      ; 29.449 ns               ;
; N/A                                     ; 33.76 MHz ( period = 29.624 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg5[22]  ; clock      ; clock    ; None                        ; None                      ; 29.446 ns               ;
; N/A                                     ; 33.77 MHz ( period = 29.614 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg21[8]  ; clock      ; clock    ; None                        ; None                      ; 29.419 ns               ;
; N/A                                     ; 33.78 MHz ( period = 29.601 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg17[6]  ; clock      ; clock    ; None                        ; None                      ; 29.405 ns               ;
; N/A                                     ; 33.79 MHz ( period = 29.597 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg19[6]  ; clock      ; clock    ; None                        ; None                      ; 29.401 ns               ;
; N/A                                     ; 33.79 MHz ( period = 29.592 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg1[6]   ; clock      ; clock    ; None                        ; None                      ; 29.389 ns               ;
; N/A                                     ; 33.80 MHz ( period = 29.584 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg25[6]  ; clock      ; clock    ; None                        ; None                      ; 29.404 ns               ;
; N/A                                     ; 33.80 MHz ( period = 29.583 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg29[6]  ; clock      ; clock    ; None                        ; None                      ; 29.403 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.579 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg16[3]  ; clock      ; clock    ; None                        ; None                      ; 29.394 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.579 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg0[3]   ; clock      ; clock    ; None                        ; None                      ; 29.394 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.572 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 29.371 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.568 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg20[0]  ; clock      ; clock    ; None                        ; None                      ; 29.367 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.567 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg1[6]   ; clock      ; clock    ; None                        ; None                      ; 29.364 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.565 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg22[8]  ; clock      ; clock    ; None                        ; None                      ; 29.342 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.565 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg6[6]   ; clock      ; clock    ; None                        ; None                      ; 29.336 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.565 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.315 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.565 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg4[6]   ; clock      ; clock    ; None                        ; None                      ; 29.336 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.564 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg30[8]  ; clock      ; clock    ; None                        ; None                      ; 29.341 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.561 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg3[22]  ; clock      ; clock    ; None                        ; None                      ; 29.385 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.561 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg12[6]  ; clock      ; clock    ; None                        ; None                      ; 29.332 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.559 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.344 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.559 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg25[6]  ; clock      ; clock    ; None                        ; None                      ; 29.379 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.558 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg5[22]  ; clock      ; clock    ; None                        ; None                      ; 29.382 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.558 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg29[6]  ; clock      ; clock    ; None                        ; None                      ; 29.378 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.558 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.343 ns               ;
; N/A                                     ; 33.83 MHz ( period = 29.556 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.336 ns               ;
; N/A                                     ; 33.84 MHz ( period = 29.555 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.335 ns               ;
; N/A                                     ; 33.84 MHz ( period = 29.551 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg1[6]   ; clock      ; clock    ; None                        ; None                      ; 29.348 ns               ;
; N/A                                     ; 33.84 MHz ( period = 29.548 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg21[8]  ; clock      ; clock    ; None                        ; None                      ; 29.355 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.543 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg25[6]  ; clock      ; clock    ; None                        ; None                      ; 29.363 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.542 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg29[6]  ; clock      ; clock    ; None                        ; None                      ; 29.362 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.540 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg6[6]   ; clock      ; clock    ; None                        ; None                      ; 29.311 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.540 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg4[6]   ; clock      ; clock    ; None                        ; None                      ; 29.311 ns               ;
; N/A                                     ; 33.86 MHz ( period = 29.536 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg12[6]  ; clock      ; clock    ; None                        ; None                      ; 29.307 ns               ;
; N/A                                     ; 33.86 MHz ( period = 29.534 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.313 ns               ;
; N/A                                     ; 33.86 MHz ( period = 29.533 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.312 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.526 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg27[6]  ; clock      ; clock    ; None                        ; None                      ; 29.313 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.524 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg6[6]   ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.524 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg4[6]   ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.523 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg31[6]  ; clock      ; clock    ; None                        ; None                      ; 29.310 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.520 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg12[6]  ; clock      ; clock    ; None                        ; None                      ; 29.291 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.514 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.266 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.513 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg17[6]  ; clock      ; clock    ; None                        ; None                      ; 29.315 ns               ;
; N/A                                     ; 33.89 MHz ( period = 29.509 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg19[6]  ; clock      ; clock    ; None                        ; None                      ; 29.311 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.501 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg3[6]   ; clock      ; clock    ; None                        ; None                      ; 29.251 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.499 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg22[8]  ; clock      ; clock    ; None                        ; None                      ; 29.278 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.498 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg30[8]  ; clock      ; clock    ; None                        ; None                      ; 29.277 ns               ;
; N/A                                     ; 33.91 MHz ( period = 29.491 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg16[3]  ; clock      ; clock    ; None                        ; None                      ; 29.304 ns               ;
; N/A                                     ; 33.91 MHz ( period = 29.491 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg0[3]   ; clock      ; clock    ; None                        ; None                      ; 29.304 ns               ;
; N/A                                     ; 33.91 MHz ( period = 29.488 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg17[6]  ; clock      ; clock    ; None                        ; None                      ; 29.290 ns               ;
; N/A                                     ; 33.92 MHz ( period = 29.484 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg19[6]  ; clock      ; clock    ; None                        ; None                      ; 29.286 ns               ;
; N/A                                     ; 33.92 MHz ( period = 29.484 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 29.281 ns               ;
; N/A                                     ; 33.92 MHz ( period = 29.480 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg20[0]  ; clock      ; clock    ; None                        ; None                      ; 29.277 ns               ;
; N/A                                     ; 33.92 MHz ( period = 29.478 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg1[6]   ; clock      ; clock    ; None                        ; None                      ; 29.277 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.475 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg1[6]   ; clock      ; clock    ; None                        ; None                      ; 29.269 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.473 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg3[22]  ; clock      ; clock    ; None                        ; None                      ; 29.295 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.472 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg17[6]  ; clock      ; clock    ; None                        ; None                      ; 29.274 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.470 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg5[22]  ; clock      ; clock    ; None                        ; None                      ; 29.292 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.470 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg25[6]  ; clock      ; clock    ; None                        ; None                      ; 29.292 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.469 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg29[6]  ; clock      ; clock    ; None                        ; None                      ; 29.291 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.469 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg21[0]  ; clock      ; clock    ; None                        ; None                      ; 29.219 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.468 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg19[6]  ; clock      ; clock    ; None                        ; None                      ; 29.270 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.467 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg19[14] ; clock      ; clock    ; None                        ; None                      ; 29.286 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.467 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg25[6]  ; clock      ; clock    ; None                        ; None                      ; 29.284 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.466 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg16[3]  ; clock      ; clock    ; None                        ; None                      ; 29.279 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.466 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg29[6]  ; clock      ; clock    ; None                        ; None                      ; 29.283 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.466 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg0[3]   ; clock      ; clock    ; None                        ; None                      ; 29.279 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.465 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.248 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.464 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.247 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.464 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 29.243 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.461 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg16[7]  ; clock      ; clock    ; None                        ; None                      ; 29.240 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.460 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg27[6]  ; clock      ; clock    ; None                        ; None                      ; 29.249 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.460 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg21[8]  ; clock      ; clock    ; None                        ; None                      ; 29.265 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.459 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 29.256 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.457 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg31[6]  ; clock      ; clock    ; None                        ; None                      ; 29.246 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.455 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg20[0]  ; clock      ; clock    ; None                        ; None                      ; 29.252 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.453 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg1[6]   ; clock      ; clock    ; None                        ; None                      ; 29.246 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.451 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg6[6]   ; clock      ; clock    ; None                        ; None                      ; 29.224 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.451 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg4[6]   ; clock      ; clock    ; None                        ; None                      ; 29.224 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.450 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg16[3]  ; clock      ; clock    ; None                        ; None                      ; 29.263 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.450 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg0[3]   ; clock      ; clock    ; None                        ; None                      ; 29.263 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.219 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 29.219 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg3[22]  ; clock      ; clock    ; None                        ; None                      ; 29.270 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg6[6]   ; clock      ; clock    ; None                        ; None                      ; 29.216 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg4[6]   ; clock      ; clock    ; None                        ; None                      ; 29.216 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.447 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg12[6]  ; clock      ; clock    ; None                        ; None                      ; 29.220 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.446 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.233 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.445 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg5[22]  ; clock      ; clock    ; None                        ; None                      ; 29.267 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.445 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg25[6]  ; clock      ; clock    ; None                        ; None                      ; 29.261 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.444 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg29[6]  ; clock      ; clock    ; None                        ; None                      ; 29.260 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.444 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg27[7]  ; clock      ; clock    ; None                        ; None                      ; 29.231 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.444 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg12[6]  ; clock      ; clock    ; None                        ; None                      ; 29.212 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.443 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 29.240 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.440 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg15[8]  ; clock      ; clock    ; None                        ; None                      ; 29.271 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.439 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg13[8]  ; clock      ; clock    ; None                        ; None                      ; 29.270 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.439 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg20[0]  ; clock      ; clock    ; None                        ; None                      ; 29.236 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.435 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg21[8]  ; clock      ; clock    ; None                        ; None                      ; 29.240 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.434 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg16[6]  ; clock      ; clock    ; None                        ; None                      ; 29.238 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.433 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg0[6]   ; clock      ; clock    ; None                        ; None                      ; 29.237 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.432 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg3[22]  ; clock      ; clock    ; None                        ; None                      ; 29.254 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.430 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.250 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.429 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg5[22]  ; clock      ; clock    ; None                        ; None                      ; 29.251 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.426 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg14[8]  ; clock      ; clock    ; None                        ; None                      ; 29.220 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.426 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg5[6]   ; clock      ; clock    ; None                        ; None                      ; 29.209 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.426 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg6[6]   ; clock      ; clock    ; None                        ; None                      ; 29.193 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.426 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg4[6]   ; clock      ; clock    ; None                        ; None                      ; 29.193 ns               ;
; N/A                                     ; 33.98 MHz ( period = 29.425 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg25[7]  ; clock      ; clock    ; None                        ; None                      ; 29.245 ns               ;
; N/A                                     ; 33.99 MHz ( period = 29.423 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg7[6]   ; clock      ; clock    ; None                        ; None                      ; 29.206 ns               ;
; N/A                                     ; 33.99 MHz ( period = 29.422 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg1[0]   ; clock      ; clock    ; None                        ; None                      ; 29.226 ns               ;
; N/A                                     ; 33.99 MHz ( period = 29.422 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg12[6]  ; clock      ; clock    ; None                        ; None                      ; 29.189 ns               ;
; N/A                                     ; 33.99 MHz ( period = 29.419 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg21[8]  ; clock      ; clock    ; None                        ; None                      ; 29.224 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.414 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.199 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.413 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.198 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.411 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg22[8]  ; clock      ; clock    ; None                        ; None                      ; 29.188 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.410 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg30[8]  ; clock      ; clock    ; None                        ; None                      ; 29.187 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.407 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg31[0]  ; clock      ; clock    ; None                        ; None                      ; 29.243 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.405 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg23[0]  ; clock      ; clock    ; None                        ; None                      ; 29.241 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.404 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg24[0]  ; clock      ; clock    ; None                        ; None                      ; 29.198 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.403 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg21[0]  ; clock      ; clock    ; None                        ; None                      ; 29.155 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.402 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg7[28]  ; clock      ; clock    ; None                        ; None                      ; 29.233 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.401 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg19[14] ; clock      ; clock    ; None                        ; None                      ; 29.222 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.401 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg13[0]  ; clock      ; clock    ; None                        ; None                      ; 29.194 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.401 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg8[0]   ; clock      ; clock    ; None                        ; None                      ; 29.195 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.401 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg7[3]   ; clock      ; clock    ; None                        ; None                      ; 29.184 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.400 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg5[3]   ; clock      ; clock    ; None                        ; None                      ; 29.183 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.399 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg17[6]  ; clock      ; clock    ; None                        ; None                      ; 29.203 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.398 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.191 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.398 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg0[7]   ; clock      ; clock    ; None                        ; None                      ; 29.179 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.396 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg17[6]  ; clock      ; clock    ; None                        ; None                      ; 29.195 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.395 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg19[6]  ; clock      ; clock    ; None                        ; None                      ; 29.199 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.395 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg16[7]  ; clock      ; clock    ; None                        ; None                      ; 29.176 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.392 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg19[6]  ; clock      ; clock    ; None                        ; None                      ; 29.191 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.390 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg30[7]  ; clock      ; clock    ; None                        ; None                      ; 29.167 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.390 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg22[7]  ; clock      ; clock    ; None                        ; None                      ; 29.167 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.386 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg22[8]  ; clock      ; clock    ; None                        ; None                      ; 29.163 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.385 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg30[8]  ; clock      ; clock    ; None                        ; None                      ; 29.162 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.384 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg1[6]   ; clock      ; clock    ; None                        ; None                      ; 29.181 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.382 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg14[7]  ; clock      ; clock    ; None                        ; None                      ; 29.155 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.382 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg12[7]  ; clock      ; clock    ; None                        ; None                      ; 29.155 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.380 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg31[7]  ; clock      ; clock    ; None                        ; None                      ; 29.169 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.378 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg27[7]  ; clock      ; clock    ; None                        ; None                      ; 29.167 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.377 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg16[3]  ; clock      ; clock    ; None                        ; None                      ; 29.192 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.377 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg0[3]   ; clock      ; clock    ; None                        ; None                      ; 29.192 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.376 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg25[6]  ; clock      ; clock    ; None                        ; None                      ; 29.196 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.375 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg2[0]   ; clock      ; clock    ; None                        ; None                      ; 29.194 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.375 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg29[6]  ; clock      ; clock    ; None                        ; None                      ; 29.195 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.374 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg15[8]  ; clock      ; clock    ; None                        ; None                      ; 29.207 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.374 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg16[3]  ; clock      ; clock    ; None                        ; None                      ; 29.184 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.374 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg0[3]   ; clock      ; clock    ; None                        ; None                      ; 29.184 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.374 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg17[6]  ; clock      ; clock    ; None                        ; None                      ; 29.172 ns               ;
; N/A                                     ; 34.04 MHz ( period = 29.373 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg13[8]  ; clock      ; clock    ; None                        ; None                      ; 29.206 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.372 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg27[6]  ; clock      ; clock    ; None                        ; None                      ; 29.159 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.370 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg22[8]  ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.370 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm ; Banco_reg:BancoReg|Reg19[6]  ; clock      ; clock    ; None                        ; None                      ; 29.168 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.370 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 29.169 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.369 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg30[8]  ; clock      ; clock    ; None                        ; None                      ; 29.146 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.369 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg31[6]  ; clock      ; clock    ; None                        ; None                      ; 29.156 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.368 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg16[6]  ; clock      ; clock    ; None                        ; None                      ; 29.174 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.367 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg4[0]   ; clock      ; clock    ; None                        ; None                      ; 29.161 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.367 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg0[6]   ; clock      ; clock    ; None                        ; None                      ; 29.173 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.366 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg20[0]  ; clock      ; clock    ; None                        ; None                      ; 29.165 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.365 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg19[8]  ; clock      ; clock    ; None                        ; None                      ; 29.167 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.364 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg29[7]  ; clock      ; clock    ; None                        ; None                      ; 29.186 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 37.385 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 37.319 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 37.231 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 37.206 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 37.190 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 37.117 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 37.114 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 37.092 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 37.023 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.972 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.959 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.787 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.747 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.697 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.673 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.654 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.643 ns  ; unidadeControle:unidadeControle|state.Addiu          ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.631 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.590 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.581 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.580 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.543 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.542 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.539 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.518 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.515 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.513 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.512 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.502 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.489 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.447 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.444 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.430 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.429 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.427 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.426 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.423 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.415 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 36.410 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.404 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.402 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.386 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.359 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.349 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 36.348 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 36.335 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.335 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.334 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.320 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.318 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.313 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.311 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 36.310 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.310 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.294 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.288 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.287 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.284 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.282 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 36.271 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.269 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.261 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 36.245 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 36.245 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.242 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.236 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 36.221 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.220 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 36.220 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.219 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.218 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.196 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.194 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 36.193 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.169 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 36.168 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.164 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.160 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.157 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 36.155 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 36.153 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 36.151 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.147 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 36.144 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 36.132 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 36.127 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.122 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 36.116 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 36.100 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.099 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.095 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.087 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 36.080 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 36.077 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 36.076 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.063 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 36.062 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 36.059 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.055 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 36.053 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 36.043 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 36.040 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 36.032 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 36.018 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 36.007 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 36.002 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.996 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.989 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.987 ns  ; Registrador:A|Saida[0]                               ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.986 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.985 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.983 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.966 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.955 ns  ; unidadeControle:unidadeControle|state.Addiu          ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.949 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.943 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.941 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.935 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.922 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.915 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.908 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.902 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.902 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.898 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.892 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.891 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.885 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.883 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.875 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.869 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.867 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.854 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.854 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.853 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.851 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.851 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.850 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.839 ns  ; unidadeControle:unidadeControle|state.Addiu          ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.836 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.828 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.824 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.817 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.812 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.806 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.801 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.794 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.791 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.786 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.782 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.777 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.777 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.776 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.771 ns  ; unidadeControle:unidadeControle|state.Addiu          ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.769 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.766 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 35.763 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.758 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.756 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.750 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.748 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.747 ns  ; unidadeControle:unidadeControle|state.Addiu          ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.742 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.739 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.738 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.736 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.735 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.730 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.723 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.722 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.718 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.714 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.713 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.710 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.708 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.708 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.707 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.703 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.700 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 35.700 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.697 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.694 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.684 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.684 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.673 ns  ; unidadeControle:unidadeControle|state.Addiu          ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.673 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.670 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.667 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.660 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 35.649 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.647 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[3]  ; clock      ;
; N/A                                     ; None                                                ; 35.646 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.645 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.643 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.640 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.640 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[2]  ; clock      ;
; N/A                                     ; None                                                ; 35.636 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.636 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 35.634 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.632 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.631 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[28] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 08 18:00:42 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 33.41 MHz between source register "unidadeControle:unidadeControle|state.WriteRegAlu" and destination register "Banco_reg:BancoReg|Reg3[6]" (period= 29.927 ns)
    Info: + Longest register to register delay is 29.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y34_N19; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.WriteRegAlu'
        Info: 2: + IC(0.537 ns) + CELL(0.398 ns) = 0.935 ns; Loc. = LCCOMB_X34_Y34_N30; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle|WideOr56~3'
        Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.603 ns; Loc. = LCCOMB_X34_Y34_N28; Fanout = 34; COMB Node = 'unidadeControle:unidadeControle|WideOr56~4'
        Info: 4: + IC(0.771 ns) + CELL(0.419 ns) = 2.793 ns; Loc. = LCCOMB_X35_Y35_N20; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(1.254 ns) + CELL(0.150 ns) = 4.197 ns; Loc. = LCCOMB_X41_Y34_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~14'
        Info: 6: + IC(0.945 ns) + CELL(0.275 ns) = 5.417 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~16'
        Info: 7: + IC(0.735 ns) + CELL(0.150 ns) = 6.302 ns; Loc. = LCCOMB_X35_Y35_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~17'
        Info: 8: + IC(0.253 ns) + CELL(0.150 ns) = 6.705 ns; Loc. = LCCOMB_X35_Y35_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~45'
        Info: 9: + IC(0.262 ns) + CELL(0.150 ns) = 7.117 ns; Loc. = LCCOMB_X35_Y35_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~18'
        Info: 10: + IC(0.251 ns) + CELL(0.150 ns) = 7.518 ns; Loc. = LCCOMB_X35_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~46'
        Info: 11: + IC(0.255 ns) + CELL(0.275 ns) = 8.048 ns; Loc. = LCCOMB_X35_Y35_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~19'
        Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 8.441 ns; Loc. = LCCOMB_X35_Y35_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~47'
        Info: 13: + IC(0.261 ns) + CELL(0.150 ns) = 8.852 ns; Loc. = LCCOMB_X35_Y35_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~20'
        Info: 14: + IC(0.251 ns) + CELL(0.150 ns) = 9.253 ns; Loc. = LCCOMB_X35_Y35_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~48'
        Info: 15: + IC(1.454 ns) + CELL(0.150 ns) = 10.857 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~21'
        Info: 16: + IC(0.260 ns) + CELL(0.150 ns) = 11.267 ns; Loc. = LCCOMB_X44_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~49'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 11.674 ns; Loc. = LCCOMB_X44_Y34_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~22'
        Info: 18: + IC(0.243 ns) + CELL(0.150 ns) = 12.067 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~50'
        Info: 19: + IC(0.758 ns) + CELL(0.150 ns) = 12.975 ns; Loc. = LCCOMB_X44_Y32_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~23'
        Info: 20: + IC(0.261 ns) + CELL(0.150 ns) = 13.386 ns; Loc. = LCCOMB_X44_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~51'
        Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 13.787 ns; Loc. = LCCOMB_X44_Y32_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~24'
        Info: 22: + IC(0.240 ns) + CELL(0.150 ns) = 14.177 ns; Loc. = LCCOMB_X44_Y32_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~25'
        Info: 23: + IC(0.981 ns) + CELL(0.150 ns) = 15.308 ns; Loc. = LCCOMB_X39_Y36_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~26'
        Info: 24: + IC(0.259 ns) + CELL(0.275 ns) = 15.842 ns; Loc. = LCCOMB_X39_Y36_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~27'
        Info: 25: + IC(0.259 ns) + CELL(0.150 ns) = 16.251 ns; Loc. = LCCOMB_X39_Y36_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~28'
        Info: 26: + IC(0.449 ns) + CELL(0.275 ns) = 16.975 ns; Loc. = LCCOMB_X39_Y36_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~30'
        Info: 27: + IC(0.269 ns) + CELL(0.150 ns) = 17.394 ns; Loc. = LCCOMB_X39_Y36_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~32'
        Info: 28: + IC(0.265 ns) + CELL(0.275 ns) = 17.934 ns; Loc. = LCCOMB_X39_Y36_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~33'
        Info: 29: + IC(0.256 ns) + CELL(0.150 ns) = 18.340 ns; Loc. = LCCOMB_X39_Y36_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~34'
        Info: 30: + IC(0.265 ns) + CELL(0.275 ns) = 18.880 ns; Loc. = LCCOMB_X39_Y36_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~36'
        Info: 31: + IC(0.264 ns) + CELL(0.150 ns) = 19.294 ns; Loc. = LCCOMB_X39_Y36_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~38'
        Info: 32: + IC(0.257 ns) + CELL(0.275 ns) = 19.826 ns; Loc. = LCCOMB_X39_Y36_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~39'
        Info: 33: + IC(0.763 ns) + CELL(0.150 ns) = 20.739 ns; Loc. = LCCOMB_X39_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~40'
        Info: 34: + IC(0.262 ns) + CELL(0.275 ns) = 21.276 ns; Loc. = LCCOMB_X39_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~42'
        Info: 35: + IC(0.279 ns) + CELL(0.150 ns) = 21.705 ns; Loc. = LCCOMB_X39_Y34_N18; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~43'
        Info: 36: + IC(0.706 ns) + CELL(0.275 ns) = 22.686 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~2'
        Info: 37: + IC(0.268 ns) + CELL(0.275 ns) = 23.229 ns; Loc. = LCCOMB_X36_Y34_N18; Fanout = 45; COMB Node = 'unidadeControle:unidadeControle|Selector90~0'
        Info: 38: + IC(1.211 ns) + CELL(0.393 ns) = 24.833 ns; Loc. = LCCOMB_X45_Y34_N4; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux21~4'
        Info: 39: + IC(0.708 ns) + CELL(0.275 ns) = 25.816 ns; Loc. = LCCOMB_X42_Y34_N28; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux25~2'
        Info: 40: + IC(0.243 ns) + CELL(0.150 ns) = 26.209 ns; Loc. = LCCOMB_X42_Y34_N18; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux25~3'
        Info: 41: + IC(1.229 ns) + CELL(0.150 ns) = 27.588 ns; Loc. = LCCOMB_X49_Y30_N22; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux25~4'
        Info: 42: + IC(1.723 ns) + CELL(0.366 ns) = 29.677 ns; Loc. = LCFF_X50_Y36_N9; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg3[6]'
        Info: Total cell delay = 8.771 ns ( 29.55 % )
        Info: Total interconnect delay = 20.906 ns ( 70.45 % )
    Info: - Smallest clock skew is -0.036 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.812 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.172 ns) + CELL(0.537 ns) = 2.812 ns; Loc. = LCFF_X50_Y36_N9; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg3[6]'
            Info: Total cell delay = 1.526 ns ( 54.27 % )
            Info: Total interconnect delay = 1.286 ns ( 45.73 % )
        Info: - Longest clock path from clock "clock" to source register is 2.848 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.208 ns) + CELL(0.537 ns) = 2.848 ns; Loc. = LCFF_X34_Y34_N19; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.WriteRegAlu'
            Info: Total cell delay = 1.526 ns ( 53.58 % )
            Info: Total interconnect delay = 1.322 ns ( 46.42 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[8]" through register "unidadeControle:unidadeControle|state.WriteRegAlu" is 37.385 ns
    Info: + Longest clock path from clock "clock" to source register is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.208 ns) + CELL(0.537 ns) = 2.848 ns; Loc. = LCFF_X34_Y34_N19; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.WriteRegAlu'
        Info: Total cell delay = 1.526 ns ( 53.58 % )
        Info: Total interconnect delay = 1.322 ns ( 46.42 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 34.287 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y34_N19; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.WriteRegAlu'
        Info: 2: + IC(0.537 ns) + CELL(0.398 ns) = 0.935 ns; Loc. = LCCOMB_X34_Y34_N30; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle|WideOr56~3'
        Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.603 ns; Loc. = LCCOMB_X34_Y34_N28; Fanout = 34; COMB Node = 'unidadeControle:unidadeControle|WideOr56~4'
        Info: 4: + IC(0.771 ns) + CELL(0.419 ns) = 2.793 ns; Loc. = LCCOMB_X35_Y35_N20; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(1.254 ns) + CELL(0.150 ns) = 4.197 ns; Loc. = LCCOMB_X41_Y34_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~14'
        Info: 6: + IC(0.945 ns) + CELL(0.275 ns) = 5.417 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~16'
        Info: 7: + IC(0.735 ns) + CELL(0.150 ns) = 6.302 ns; Loc. = LCCOMB_X35_Y35_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~17'
        Info: 8: + IC(0.253 ns) + CELL(0.150 ns) = 6.705 ns; Loc. = LCCOMB_X35_Y35_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~45'
        Info: 9: + IC(0.262 ns) + CELL(0.150 ns) = 7.117 ns; Loc. = LCCOMB_X35_Y35_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~18'
        Info: 10: + IC(0.251 ns) + CELL(0.150 ns) = 7.518 ns; Loc. = LCCOMB_X35_Y35_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~46'
        Info: 11: + IC(0.255 ns) + CELL(0.275 ns) = 8.048 ns; Loc. = LCCOMB_X35_Y35_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~19'
        Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 8.441 ns; Loc. = LCCOMB_X35_Y35_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~47'
        Info: 13: + IC(0.261 ns) + CELL(0.150 ns) = 8.852 ns; Loc. = LCCOMB_X35_Y35_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~20'
        Info: 14: + IC(0.251 ns) + CELL(0.150 ns) = 9.253 ns; Loc. = LCCOMB_X35_Y35_N4; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~48'
        Info: 15: + IC(1.454 ns) + CELL(0.150 ns) = 10.857 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~21'
        Info: 16: + IC(0.260 ns) + CELL(0.150 ns) = 11.267 ns; Loc. = LCCOMB_X44_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~49'
        Info: 17: + IC(0.257 ns) + CELL(0.150 ns) = 11.674 ns; Loc. = LCCOMB_X44_Y34_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~22'
        Info: 18: + IC(0.243 ns) + CELL(0.150 ns) = 12.067 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~50'
        Info: 19: + IC(0.758 ns) + CELL(0.150 ns) = 12.975 ns; Loc. = LCCOMB_X44_Y32_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~23'
        Info: 20: + IC(0.261 ns) + CELL(0.150 ns) = 13.386 ns; Loc. = LCCOMB_X44_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~51'
        Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 13.787 ns; Loc. = LCCOMB_X44_Y32_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~24'
        Info: 22: + IC(0.240 ns) + CELL(0.150 ns) = 14.177 ns; Loc. = LCCOMB_X44_Y32_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~25'
        Info: 23: + IC(0.981 ns) + CELL(0.150 ns) = 15.308 ns; Loc. = LCCOMB_X39_Y36_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~26'
        Info: 24: + IC(0.259 ns) + CELL(0.275 ns) = 15.842 ns; Loc. = LCCOMB_X39_Y36_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~27'
        Info: 25: + IC(0.259 ns) + CELL(0.150 ns) = 16.251 ns; Loc. = LCCOMB_X39_Y36_N28; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~28'
        Info: 26: + IC(0.449 ns) + CELL(0.275 ns) = 16.975 ns; Loc. = LCCOMB_X39_Y36_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~30'
        Info: 27: + IC(0.269 ns) + CELL(0.150 ns) = 17.394 ns; Loc. = LCCOMB_X39_Y36_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~32'
        Info: 28: + IC(0.265 ns) + CELL(0.275 ns) = 17.934 ns; Loc. = LCCOMB_X39_Y36_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~33'
        Info: 29: + IC(0.256 ns) + CELL(0.150 ns) = 18.340 ns; Loc. = LCCOMB_X39_Y36_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~34'
        Info: 30: + IC(0.265 ns) + CELL(0.275 ns) = 18.880 ns; Loc. = LCCOMB_X39_Y36_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~36'
        Info: 31: + IC(0.264 ns) + CELL(0.150 ns) = 19.294 ns; Loc. = LCCOMB_X39_Y36_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~38'
        Info: 32: + IC(0.257 ns) + CELL(0.275 ns) = 19.826 ns; Loc. = LCCOMB_X39_Y36_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~39'
        Info: 33: + IC(0.763 ns) + CELL(0.150 ns) = 20.739 ns; Loc. = LCCOMB_X39_Y34_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~40'
        Info: 34: + IC(0.262 ns) + CELL(0.275 ns) = 21.276 ns; Loc. = LCCOMB_X39_Y34_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~42'
        Info: 35: + IC(0.279 ns) + CELL(0.150 ns) = 21.705 ns; Loc. = LCCOMB_X39_Y34_N18; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~43'
        Info: 36: + IC(0.706 ns) + CELL(0.275 ns) = 22.686 ns; Loc. = LCCOMB_X36_Y34_N20; Fanout = 3; COMB Node = 'Ula32:Ula|Menor~2'
        Info: 37: + IC(0.268 ns) + CELL(0.275 ns) = 23.229 ns; Loc. = LCCOMB_X36_Y34_N18; Fanout = 45; COMB Node = 'unidadeControle:unidadeControle|Selector90~0'
        Info: 38: + IC(1.211 ns) + CELL(0.393 ns) = 24.833 ns; Loc. = LCCOMB_X45_Y34_N4; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux21~4'
        Info: 39: + IC(0.801 ns) + CELL(0.275 ns) = 25.909 ns; Loc. = LCCOMB_X44_Y35_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux23~2'
        Info: 40: + IC(0.240 ns) + CELL(0.150 ns) = 26.299 ns; Loc. = LCCOMB_X44_Y35_N30; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux23~3'
        Info: 41: + IC(0.968 ns) + CELL(0.150 ns) = 27.417 ns; Loc. = LCCOMB_X47_Y34_N28; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux23~4'
        Info: 42: + IC(4.082 ns) + CELL(2.788 ns) = 34.287 ns; Loc. = PIN_AJ16; Fanout = 0; PIN Node = 'WriteDataReg[8]'
        Info: Total cell delay = 11.193 ns ( 32.65 % )
        Info: Total interconnect delay = 23.094 ns ( 67.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Mon May 08 18:00:44 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


