{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548260183091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548260183092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 23 14:16:22 2019 " "Processing started: Wed Jan 23 14:16:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548260183092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260183092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260183092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548260183388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548260183388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "../src/rtl/inversor16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192516 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "../src/rtl/inversor16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "../src/rtl/zerador16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192517 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "../src/rtl/zerador16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "../src/rtl/Inc16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "../src/rtl/Inc16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "../src/rtl/HalfAdder.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192518 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../src/rtl/HalfAdder.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../src/rtl/FullAdder.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192519 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../src/rtl/FullAdder.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "../src/rtl/comparador16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192519 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "../src/rtl/comparador16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../src/rtl/ALU.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192520 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/rtl/ALU.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "../src/rtl/Add16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "../src/rtl/Add16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "../src/TopLevel.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192521 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../src/TopLevel.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-rtl " "Found design unit 1: Or16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192522 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Or8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Or8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-rtl " "Found design unit 1: Or8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192522 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Nor8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-rtl " "Found design unit 1: Nor8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_vhdl-rtl " "Found design unit 1: nand_vhdl-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192524 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_vhdl " "Found entity 1: nand_vhdl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-rtl " "Found design unit 1: Mux16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192524 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-rtl " "Found design unit 1: Mux8Way16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-rtl " "Found design unit 1: Mux8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-rtl " "Found design unit 1: Mux4Way16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way-rtl " "Found design unit 1: Mux4Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-rtl " "Found design unit 1: Mux2Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192526 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd " "Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1548260192527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-rtl " "Found design unit 1: DMux8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192528 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-rtl " "Found design unit 1: DMux4Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192528 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-rtl " "Found design unit 1: DMux2Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192529 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192530 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548260192530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260192530 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548260192591 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x TopLevel.vhd(35) " "VHDL Signal Declaration warning at TopLevel.vhd(35): used explicit default value for signal \"x\" because signal was never assigned a value" {  } { { "../src/TopLevel.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1548260192593 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y TopLevel.vhd(36) " "VHDL Signal Declaration warning at TopLevel.vhd(36): used explicit default value for signal \"y\" because signal was never assigned a value" {  } { { "../src/TopLevel.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1548260192594 "|TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "saida 8 16 TopLevel.vhd(65) " "VHDL Incomplete Partial Association warning at TopLevel.vhd(65): port or argument \"saida\" has 8/16 unassociated elements" {  } { { "../src/TopLevel.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 65 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1548260192594 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ula0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ula0\"" {  } { { "../src/TopLevel.vhd" "ula0" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548260192595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerador16 ALU:ula0\|zerador16:zeradorx " "Elaborating entity \"zerador16\" for hierarchy \"ALU:ula0\|zerador16:zeradorx\"" {  } { { "../src/rtl/ALU.vhd" "zeradorx" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548260192596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16 ALU:ula0\|inversor16:inversorx " "Elaborating entity \"inversor16\" for hierarchy \"ALU:ula0\|inversor16:inversorx\"" {  } { { "../src/rtl/ALU.vhd" "inversorx" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548260192598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 ALU:ula0\|Add16:somador " "Elaborating entity \"Add16\" for hierarchy \"ALU:ula0\|Add16:somador\"" {  } { { "../src/rtl/ALU.vhd" "somador" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548260192600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:ula0\|Add16:somador\|FullAdder:S0 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:ula0\|Add16:somador\|FullAdder:S0\"" {  } { { "../src/rtl/Add16.vhd" "S0" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548260192617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 ALU:ula0\|And16:andalu " "Elaborating entity \"And16\" for hierarchy \"ALU:ula0\|And16:andalu\"" {  } { { "../src/rtl/ALU.vhd" "andalu" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548260192623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 ALU:ula0\|Mux16:mux " "Elaborating entity \"Mux16\" for hierarchy \"ALU:ula0\|Mux16:mux\"" {  } { { "../src/rtl/ALU.vhd" "mux" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548260192625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador16 ALU:ula0\|comparador16:comparador " "Elaborating entity \"comparador16\" for hierarchy \"ALU:ula0\|comparador16:comparador\"" {  } { { "../src/rtl/ALU.vhd" "comparador" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548260192628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548260194401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548260194708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548260194708 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548260194830 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548260194830 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548260194830 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/elementos/Z01.1-arnaldo/Projetos/src/D-UnidadeLogicaAritmetica/src/TopLevel.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548260194830 "|TopLevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1548260194830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548260194831 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548260194831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548260194831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548260194831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1021 " "Peak virtual memory: 1021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548260194838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 23 14:16:34 2019 " "Processing ended: Wed Jan 23 14:16:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548260194838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548260194838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548260194838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548260194838 ""}
