--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf TOP.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_1 (SLICE_X76Y82.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_1 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_1 to CLK_DIV_PROCESS.clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y82.BQ      Tcko                  0.518   CLK_DIV_PROCESS.clk_counter<1>
                                                       CLK_DIV_PROCESS.clk_counter_1
    SLICE_X76Y82.B2      net (fanout=3)        0.681   CLK_DIV_PROCESS.clk_counter<1>
    SLICE_X76Y82.CLK     Tas                   0.043   CLK_DIV_PROCESS.clk_counter<1>
                                                       Result<1>1
                                                       CLK_DIV_PROCESS.clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.561ns logic, 0.681ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_0 (SLICE_X76Y82.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_0 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_0 to CLK_DIV_PROCESS.clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y82.AQ      Tcko                  0.518   CLK_DIV_PROCESS.clk_counter<1>
                                                       CLK_DIV_PROCESS.clk_counter_0
    SLICE_X76Y82.A3      net (fanout=2)        0.532   CLK_DIV_PROCESS.clk_counter<0>
    SLICE_X76Y82.CLK     Tas                   0.047   CLK_DIV_PROCESS.clk_counter<1>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_xor<0>11_INV_0
                                                       CLK_DIV_PROCESS.clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.565ns logic, 0.532ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_1 (SLICE_X76Y82.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_0 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_0 to CLK_DIV_PROCESS.clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y82.AQ      Tcko                  0.518   CLK_DIV_PROCESS.clk_counter<1>
                                                       CLK_DIV_PROCESS.clk_counter_0
    SLICE_X76Y82.B3      net (fanout=2)        0.530   CLK_DIV_PROCESS.clk_counter<0>
    SLICE_X76Y82.CLK     Tas                   0.043   CLK_DIV_PROCESS.clk_counter<1>
                                                       Result<1>1
                                                       CLK_DIV_PROCESS.clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.561ns logic, 0.530ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_1 (SLICE_X76Y82.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_DIV_PROCESS.clk_counter_0 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_undiv_BUFGP rising at 10.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLK_DIV_PROCESS.clk_counter_0 to CLK_DIV_PROCESS.clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y82.AQ      Tcko                  0.164   CLK_DIV_PROCESS.clk_counter<1>
                                                       CLK_DIV_PROCESS.clk_counter_0
    SLICE_X76Y82.B3      net (fanout=2)        0.174   CLK_DIV_PROCESS.clk_counter<0>
    SLICE_X76Y82.CLK     Tah         (-Th)     0.076   CLK_DIV_PROCESS.clk_counter<1>
                                                       Result<1>1
                                                       CLK_DIV_PROCESS.clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.088ns logic, 0.174ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_0 (SLICE_X76Y82.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_DIV_PROCESS.clk_counter_0 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_undiv_BUFGP rising at 10.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLK_DIV_PROCESS.clk_counter_0 to CLK_DIV_PROCESS.clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y82.AQ      Tcko                  0.164   CLK_DIV_PROCESS.clk_counter<1>
                                                       CLK_DIV_PROCESS.clk_counter_0
    SLICE_X76Y82.A3      net (fanout=2)        0.174   CLK_DIV_PROCESS.clk_counter<0>
    SLICE_X76Y82.CLK     Tah         (-Th)     0.075   CLK_DIV_PROCESS.clk_counter<1>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_xor<0>11_INV_0
                                                       CLK_DIV_PROCESS.clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.089ns logic, 0.174ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_1 (SLICE_X76Y82.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_DIV_PROCESS.clk_counter_1 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_undiv_BUFGP rising at 10.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLK_DIV_PROCESS.clk_counter_1 to CLK_DIV_PROCESS.clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y82.BQ      Tcko                  0.164   CLK_DIV_PROCESS.clk_counter<1>
                                                       CLK_DIV_PROCESS.clk_counter_1
    SLICE_X76Y82.B2      net (fanout=3)        0.249   CLK_DIV_PROCESS.clk_counter<1>
    SLICE_X76Y82.CLK     Tah         (-Th)     0.076   CLK_DIV_PROCESS.clk_counter<1>
                                                       Result<1>1
                                                       CLK_DIV_PROCESS.clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.337ns (0.088ns logic, 0.249ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_undiv_BUFGP/BUFG/I0
  Logical resource: CLK_undiv_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_undiv_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: CLK_DIV_PROCESS.clk_counter<1>/CLK
  Logical resource: CLK_DIV_PROCESS.clk_counter_0/CK
  Location pin: SLICE_X76Y82.CLK
  Clock network: CLK_undiv_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: CLK_DIV_PROCESS.clk_counter<1>/CLK
  Logical resource: CLK_DIV_PROCESS.clk_counter_0/CK
  Location pin: SLICE_X76Y82.CLK
  Clock network: CLK_undiv_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_undiv
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_undiv      |    1.277|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3 paths, 0 nets, and 5 connections

Design statistics:
   Minimum period:   2.155ns{1}   (Maximum frequency: 464.037MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 15 19:39:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 619 MB



