
TACTS_testbed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001397c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d4  08013b50  08013b50  00023b50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014324  08014324  0003049c  2**0
                  CONTENTS
  4 .ARM          00000008  08014324  08014324  00024324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801432c  0801432c  0003049c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801432c  0801432c  0002432c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014330  08014330  00024330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000049c  20000000  08014334  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  2000049c  080147d0  0003049c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000778  080147d0  00030778  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003049c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020e7a  00000000  00000000  000304cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ac5  00000000  00000000  00051346  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001750  00000000  00000000  00054e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015b8  00000000  00000000  00056560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029826  00000000  00000000  00057b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021e5a  00000000  00000000  0008133e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9707  00000000  00000000  000a3198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019c89f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079d0  00000000  00000000  0019c8f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000049c 	.word	0x2000049c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08013b34 	.word	0x08013b34

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200004a0 	.word	0x200004a0
 800020c:	08013b34 	.word	0x08013b34

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b08a      	sub	sp, #40	; 0x28
 800103c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103e:	f107 0314 	add.w	r3, r7, #20
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
 8001046:	605a      	str	r2, [r3, #4]
 8001048:	609a      	str	r2, [r3, #8]
 800104a:	60da      	str	r2, [r3, #12]
 800104c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800104e:	4b59      	ldr	r3, [pc, #356]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	4a58      	ldr	r2, [pc, #352]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001054:	f043 0302 	orr.w	r3, r3, #2
 8001058:	6313      	str	r3, [r2, #48]	; 0x30
 800105a:	4b56      	ldr	r3, [pc, #344]	; (80011b4 <MX_GPIO_Init+0x17c>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	4b53      	ldr	r3, [pc, #332]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a52      	ldr	r2, [pc, #328]	; (80011b4 <MX_GPIO_Init+0x17c>)
 800106c:	f043 0301 	orr.w	r3, r3, #1
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b50      	ldr	r3, [pc, #320]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f003 0301 	and.w	r3, r3, #1
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800107e:	4b4d      	ldr	r3, [pc, #308]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	4a4c      	ldr	r2, [pc, #304]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001088:	6313      	str	r3, [r2, #48]	; 0x30
 800108a:	4b4a      	ldr	r3, [pc, #296]	; (80011b4 <MX_GPIO_Init+0x17c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001092:	60bb      	str	r3, [r7, #8]
 8001094:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001096:	4b47      	ldr	r3, [pc, #284]	; (80011b4 <MX_GPIO_Init+0x17c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	4a46      	ldr	r2, [pc, #280]	; (80011b4 <MX_GPIO_Init+0x17c>)
 800109c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010a0:	6313      	str	r3, [r2, #48]	; 0x30
 80010a2:	4b44      	ldr	r3, [pc, #272]	; (80011b4 <MX_GPIO_Init+0x17c>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010ae:	4b41      	ldr	r3, [pc, #260]	; (80011b4 <MX_GPIO_Init+0x17c>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b2:	4a40      	ldr	r2, [pc, #256]	; (80011b4 <MX_GPIO_Init+0x17c>)
 80010b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010b8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ba:	4b3e      	ldr	r3, [pc, #248]	; (80011b4 <MX_GPIO_Init+0x17c>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010c2:	603b      	str	r3, [r7, #0]
 80010c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2110      	movs	r1, #16
 80010ca:	483b      	ldr	r0, [pc, #236]	; (80011b8 <MX_GPIO_Init+0x180>)
 80010cc:	f002 f92c 	bl	8003328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	210f      	movs	r1, #15
 80010d4:	4839      	ldr	r0, [pc, #228]	; (80011bc <MX_GPIO_Init+0x184>)
 80010d6:	f002 f927 	bl	8003328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7|GPIO_PIN_6, GPIO_PIN_RESET);
 80010da:	2200      	movs	r2, #0
 80010dc:	21c0      	movs	r1, #192	; 0xc0
 80010de:	4838      	ldr	r0, [pc, #224]	; (80011c0 <MX_GPIO_Init+0x188>)
 80010e0:	f002 f922 	bl	8003328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010e4:	2310      	movs	r3, #16
 80010e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e8:	2301      	movs	r3, #1
 80010ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f0:	2300      	movs	r3, #0
 80010f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4619      	mov	r1, r3
 80010fa:	482f      	ldr	r0, [pc, #188]	; (80011b8 <MX_GPIO_Init+0x180>)
 80010fc:	f001 fd84 	bl	8002c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI3 PI2 PI1 PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0;
 8001100:	230f      	movs	r3, #15
 8001102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001104:	2301      	movs	r3, #1
 8001106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	4619      	mov	r1, r3
 8001116:	4829      	ldr	r0, [pc, #164]	; (80011bc <MX_GPIO_Init+0x184>)
 8001118:	f001 fd76 	bl	8002c08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800111c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001120:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001122:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001126:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001128:	2300      	movs	r3, #0
 800112a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112c:	f107 0314 	add.w	r3, r7, #20
 8001130:	4619      	mov	r1, r3
 8001132:	4824      	ldr	r0, [pc, #144]	; (80011c4 <MX_GPIO_Init+0x18c>)
 8001134:	f001 fd68 	bl	8002c08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001138:	23c0      	movs	r3, #192	; 0xc0
 800113a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113c:	2301      	movs	r3, #1
 800113e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	2300      	movs	r3, #0
 8001146:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	4619      	mov	r1, r3
 800114e:	481c      	ldr	r0, [pc, #112]	; (80011c0 <MX_GPIO_Init+0x188>)
 8001150:	f001 fd5a 	bl	8002c08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001154:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115a:	2300      	movs	r3, #0
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	4813      	ldr	r0, [pc, #76]	; (80011b8 <MX_GPIO_Init+0x180>)
 800116a:	f001 fd4d 	bl	8002c08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800116e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001174:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001178:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	480c      	ldr	r0, [pc, #48]	; (80011b8 <MX_GPIO_Init+0x180>)
 8001186:	f001 fd3f 	bl	8002c08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800118a:	2200      	movs	r2, #0
 800118c:	2100      	movs	r1, #0
 800118e:	2017      	movs	r0, #23
 8001190:	f001 fc58 	bl	8002a44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001194:	2017      	movs	r0, #23
 8001196:	f001 fc81 	bl	8002a9c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800119a:	2200      	movs	r2, #0
 800119c:	2100      	movs	r1, #0
 800119e:	2028      	movs	r0, #40	; 0x28
 80011a0:	f001 fc50 	bl	8002a44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011a4:	2028      	movs	r0, #40	; 0x28
 80011a6:	f001 fc79 	bl	8002a9c <HAL_NVIC_EnableIRQ>

}
 80011aa:	bf00      	nop
 80011ac:	3728      	adds	r7, #40	; 0x28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40020400 	.word	0x40020400
 80011bc:	40022000 	.word	0x40022000
 80011c0:	40021800 	.word	0x40021800
 80011c4:	40020000 	.word	0x40020000

080011c8 <HX711_Init>:




void HX711_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  // Set the SCK pin to low
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2102      	movs	r1, #2
 80011d0:	4802      	ldr	r0, [pc, #8]	; (80011dc <HX711_Init+0x14>)
 80011d2:	f002 f8a9 	bl	8003328 <HAL_GPIO_WritePin>
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40022000 	.word	0x40022000

080011e0 <Read_HX711>:

int32_t Read_HX711(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
  int32_t data = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	607b      	str	r3, [r7, #4]

  // Wait until the DT pin goes low
  while (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET);
 80011ea:	bf00      	nop
 80011ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011f0:	4820      	ldr	r0, [pc, #128]	; (8001274 <Read_HX711+0x94>)
 80011f2:	f002 f879 	bl	80032e8 <HAL_GPIO_ReadPin>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d0f7      	beq.n	80011ec <Read_HX711+0xc>

  // Read the 24-bit data
  for (int i = 0; i < 24; i++)
 80011fc:	2300      	movs	r3, #0
 80011fe:	603b      	str	r3, [r7, #0]
 8001200:	e020      	b.n	8001244 <Read_HX711+0x64>
  {
    // Generate a clock pulse on SCK pin
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 8001202:	2201      	movs	r2, #1
 8001204:	2102      	movs	r1, #2
 8001206:	481c      	ldr	r0, [pc, #112]	; (8001278 <Read_HX711+0x98>)
 8001208:	f002 f88e 	bl	8003328 <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 800120c:	2001      	movs	r0, #1
 800120e:	f000 f86f 	bl	80012f0 <DelayMicroseconds>
    data = (data << 1);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	607b      	str	r3, [r7, #4]
    if (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET)
 8001218:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800121c:	4815      	ldr	r0, [pc, #84]	; (8001274 <Read_HX711+0x94>)
 800121e:	f002 f863 	bl	80032e8 <HAL_GPIO_ReadPin>
 8001222:	4603      	mov	r3, r0
 8001224:	2b01      	cmp	r3, #1
 8001226:	d102      	bne.n	800122e <Read_HX711+0x4e>
    {
      data++;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3301      	adds	r3, #1
 800122c:	607b      	str	r3, [r7, #4]
    }
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 800122e:	2200      	movs	r2, #0
 8001230:	2102      	movs	r1, #2
 8001232:	4811      	ldr	r0, [pc, #68]	; (8001278 <Read_HX711+0x98>)
 8001234:	f002 f878 	bl	8003328 <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 8001238:	2001      	movs	r0, #1
 800123a:	f000 f859 	bl	80012f0 <DelayMicroseconds>
  for (int i = 0; i < 24; i++)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	3301      	adds	r3, #1
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	2b17      	cmp	r3, #23
 8001248:	dddb      	ble.n	8001202 <Read_HX711+0x22>
  }

  // Generate an additional 25th pulse to set the HX711 back to idle mode
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 800124a:	2201      	movs	r2, #1
 800124c:	2102      	movs	r1, #2
 800124e:	480a      	ldr	r0, [pc, #40]	; (8001278 <Read_HX711+0x98>)
 8001250:	f002 f86a 	bl	8003328 <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 8001254:	2001      	movs	r0, #1
 8001256:	f000 f84b 	bl	80012f0 <DelayMicroseconds>
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	2102      	movs	r1, #2
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <Read_HX711+0x98>)
 8001260:	f002 f862 	bl	8003328 <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 8001264:	2001      	movs	r0, #1
 8001266:	f000 f843 	bl	80012f0 <DelayMicroseconds>


  // Return the 24-bit data
  return data;
 800126a:	687b      	ldr	r3, [r7, #4]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40020400 	.word	0x40020400
 8001278:	40022000 	.word	0x40022000

0800127c <UART_SendWeight_g>:

void UART_SendWeight_g(float rawData,float loadcell_slope,float loadcell_bias)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b090      	sub	sp, #64	; 0x40
 8001280:	af00      	add	r7, sp, #0
 8001282:	ed87 0a03 	vstr	s0, [r7, #12]
 8001286:	edc7 0a02 	vstr	s1, [r7, #8]
 800128a:	ed87 1a01 	vstr	s2, [r7, #4]
  float weight = loadcell_slope * rawData  + loadcell_bias;
 800128e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001292:	edd7 7a03 	vldr	s15, [r7, #12]
 8001296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800129a:	ed97 7a01 	vldr	s14, [r7, #4]
 800129e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012a2:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
  char buffer[32];
  int len = sprintf(buffer, "Weight(g):");
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	490e      	ldr	r1, [pc, #56]	; (80012e4 <UART_SendWeight_g+0x68>)
 80012ac:	4618      	mov	r0, r3
 80012ae:	f00e fa21 	bl	800f6f4 <siprintf>
 80012b2:	63b8      	str	r0, [r7, #56]	; 0x38
  int data = sprintf(buffer, "%.4f", weight);
 80012b4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80012b6:	f7ff f967 	bl	8000588 <__aeabi_f2d>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	f107 0014 	add.w	r0, r7, #20
 80012c2:	4909      	ldr	r1, [pc, #36]	; (80012e8 <UART_SendWeight_g+0x6c>)
 80012c4:	f00e fa16 	bl	800f6f4 <siprintf>
 80012c8:	6378      	str	r0, [r7, #52]	; 0x34

  // Send the buffer content via UART
#if 0
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, 1000);
#endif
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, data, 1000);
 80012ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	f107 0114 	add.w	r1, r7, #20
 80012d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d6:	4805      	ldr	r0, [pc, #20]	; (80012ec <UART_SendWeight_g+0x70>)
 80012d8:	f006 ff48 	bl	800816c <HAL_UART_Transmit>
}
 80012dc:	bf00      	nop
 80012de:	3740      	adds	r7, #64	; 0x40
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	08013b50 	.word	0x08013b50
 80012e8:	08013b5c 	.word	0x08013b5c
 80012ec:	2000069c 	.word	0x2000069c

080012f0 <DelayMicroseconds>:

  // Send the buffer content via UART
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, 1000);
}
void DelayMicroseconds(uint32_t microseconds)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t ticks = microseconds;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	60fb      	str	r3, [r7, #12]
  while (ticks--)
 80012fc:	e000      	b.n	8001300 <DelayMicroseconds+0x10>
  {
    __NOP();
 80012fe:	bf00      	nop
  while (ticks--)
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	1e5a      	subs	r2, r3, #1
 8001304:	60fa      	str	r2, [r7, #12]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1f9      	bne.n	80012fe <DelayMicroseconds+0xe>
  }
}
 800130a:	bf00      	nop
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800131c:	4b1b      	ldr	r3, [pc, #108]	; (800138c <MX_I2C1_Init+0x74>)
 800131e:	4a1c      	ldr	r2, [pc, #112]	; (8001390 <MX_I2C1_Init+0x78>)
 8001320:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8001322:	4b1a      	ldr	r3, [pc, #104]	; (800138c <MX_I2C1_Init+0x74>)
 8001324:	4a1b      	ldr	r2, [pc, #108]	; (8001394 <MX_I2C1_Init+0x7c>)
 8001326:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001328:	4b18      	ldr	r3, [pc, #96]	; (800138c <MX_I2C1_Init+0x74>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800132e:	4b17      	ldr	r3, [pc, #92]	; (800138c <MX_I2C1_Init+0x74>)
 8001330:	2201      	movs	r2, #1
 8001332:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001334:	4b15      	ldr	r3, [pc, #84]	; (800138c <MX_I2C1_Init+0x74>)
 8001336:	2200      	movs	r2, #0
 8001338:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800133a:	4b14      	ldr	r3, [pc, #80]	; (800138c <MX_I2C1_Init+0x74>)
 800133c:	2200      	movs	r2, #0
 800133e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001340:	4b12      	ldr	r3, [pc, #72]	; (800138c <MX_I2C1_Init+0x74>)
 8001342:	2200      	movs	r2, #0
 8001344:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001346:	4b11      	ldr	r3, [pc, #68]	; (800138c <MX_I2C1_Init+0x74>)
 8001348:	2200      	movs	r2, #0
 800134a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800134c:	4b0f      	ldr	r3, [pc, #60]	; (800138c <MX_I2C1_Init+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001352:	480e      	ldr	r0, [pc, #56]	; (800138c <MX_I2C1_Init+0x74>)
 8001354:	f002 f82c 	bl	80033b0 <HAL_I2C_Init>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800135e:	f000 fd71 	bl	8001e44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001362:	2100      	movs	r1, #0
 8001364:	4809      	ldr	r0, [pc, #36]	; (800138c <MX_I2C1_Init+0x74>)
 8001366:	f002 fde5 	bl	8003f34 <HAL_I2CEx_ConfigAnalogFilter>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001370:	f000 fd68 	bl	8001e44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001374:	2100      	movs	r1, #0
 8001376:	4805      	ldr	r0, [pc, #20]	; (800138c <MX_I2C1_Init+0x74>)
 8001378:	f002 fe52 	bl	8004020 <HAL_I2CEx_ConfigDigitalFilter>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001382:	f000 fd5f 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	200004b8 	.word	0x200004b8
 8001390:	40005400 	.word	0x40005400
 8001394:	6000030d 	.word	0x6000030d

08001398 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b0aa      	sub	sp, #168	; 0xa8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013b0:	f107 0310 	add.w	r3, r7, #16
 80013b4:	2284      	movs	r2, #132	; 0x84
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f00d fb13 	bl	800e9e4 <memset>
  if(i2cHandle->Instance==I2C1)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a22      	ldr	r2, [pc, #136]	; (800144c <HAL_I2C_MspInit+0xb4>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d13c      	bne.n	8001442 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013cc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80013ce:	2300      	movs	r3, #0
 80013d0:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013d2:	f107 0310 	add.w	r3, r7, #16
 80013d6:	4618      	mov	r0, r3
 80013d8:	f003 fce2 	bl	8004da0 <HAL_RCCEx_PeriphCLKConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80013e2:	f000 fd2f 	bl	8001e44 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <HAL_I2C_MspInit+0xb8>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a19      	ldr	r2, [pc, #100]	; (8001450 <HAL_I2C_MspInit+0xb8>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b17      	ldr	r3, [pc, #92]	; (8001450 <HAL_I2C_MspInit+0xb8>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013fe:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001402:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001406:	2312      	movs	r3, #18
 8001408:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140c:	2300      	movs	r3, #0
 800140e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001412:	2303      	movs	r3, #3
 8001414:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001418:	2304      	movs	r3, #4
 800141a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001422:	4619      	mov	r1, r3
 8001424:	480b      	ldr	r0, [pc, #44]	; (8001454 <HAL_I2C_MspInit+0xbc>)
 8001426:	f001 fbef 	bl	8002c08 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <HAL_I2C_MspInit+0xb8>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142e:	4a08      	ldr	r2, [pc, #32]	; (8001450 <HAL_I2C_MspInit+0xb8>)
 8001430:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001434:	6413      	str	r3, [r2, #64]	; 0x40
 8001436:	4b06      	ldr	r3, [pc, #24]	; (8001450 <HAL_I2C_MspInit+0xb8>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001442:	bf00      	nop
 8001444:	37a8      	adds	r7, #168	; 0xa8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40005400 	.word	0x40005400
 8001450:	40023800 	.word	0x40023800
 8001454:	40020400 	.word	0x40020400

08001458 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001458:	b590      	push	{r4, r7, lr}
 800145a:	f6ad 4d1c 	subw	sp, sp, #3100	; 0xc1c
 800145e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001460:	f001 f97f 	bl	8002762 <HAL_Init>

  /* USER CODE BEGIN Init */

  uint8_t buffer[100]; //   
  uint8_t received_data;
  uint32_t string_index = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	f8c7 3bf8 	str.w	r3, [r7, #3064]	; 0xbf8
  HAL_StatusTypeDef status;

	// VL53L0X initialization stuff
	//
	uint32_t refSpadCount = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	f8c7 3b6c 	str.w	r3, [r7, #2924]	; 0xb6c
	uint8_t isApertureSpads = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	f887 3b6b 	strb.w	r3, [r7, #2923]	; 0xb6b
	uint8_t VhvSettings = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	f887 3b6a 	strb.w	r3, [r7, #2922]	; 0xb6a
	uint8_t PhaseCal = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	f887 3b69 	strb.w	r3, [r7, #2921]	; 0xb69
	VL53L0X_Dev_t vl53l0x_s[NUM_SENSOR];
//	VL53L0X_Dev_t vl53l0x_s;

	VL53L0X_DEV Dev;
	//KalmanFilter kalman_filters[NUM_SENSOR];
	uint16_t distance[NUM_SENSOR] = {0,};
 8001482:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001486:	f6a3 33a8 	subw	r3, r3, #2984	; 0xba8
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	819a      	strh	r2, [r3, #12]
//	float filtered_distance[NUM_SENSOR] = {0,};

	uint8_t tca_ch[8] = {0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80}; // control register of TCA9548A
 8001494:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001498:	f5a3 633b 	sub.w	r3, r3, #2992	; 0xbb0
 800149c:	4a43      	ldr	r2, [pc, #268]	; (80015ac <main+0x154>)
 800149e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014a2:	e883 0003 	stmia.w	r3, {r0, r1}
	//uint8_t tca_ch[8] = {0b00000001, 0b00000010, 0b00000100, 0b00001000, 0b00010000, 0b00100000, 0b01000000, 0b10000000};
	uint8_t tca_ch_reset = 0x00;
 80014a6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80014aa:	f6a3 33b1 	subw	r3, r3, #2993	; 0xbb1
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]
	//uint8_t tca_ch_reset = 0b00000000;
    uint8_t tca_addr[] = {0x70};
 80014b2:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80014b6:	f6a3 33b4 	subw	r3, r3, #2996	; 0xbb4
 80014ba:	2270      	movs	r2, #112	; 0x70
 80014bc:	701a      	strb	r2, [r3, #0]

//    uint8_t tca_addr[] = {0x70,0x71,0x72};


    HAL_UART_Receive_IT(&huart1,&rxData,1);
 80014be:	2201      	movs	r2, #1
 80014c0:	493b      	ldr	r1, [pc, #236]	; (80015b0 <main+0x158>)
 80014c2:	483c      	ldr	r0, [pc, #240]	; (80015b4 <main+0x15c>)
 80014c4:	f006 fed5 	bl	8008272 <HAL_UART_Receive_IT>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014c8:	f000 fbbe 	bl	8001c48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014cc:	f7ff fdb4 	bl	8001038 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014d0:	f7ff ff22 	bl	8001318 <MX_I2C1_Init>
  MX_TIM7_Init();
 80014d4:	f000 ffcc 	bl	8002470 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 80014d8:	f001 f868 	bl	80025ac <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80014dc:	f000 ff52 	bl	8002384 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80014e0:	f000 fc20 	bl	8001d24 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80014e4:	2100      	movs	r1, #0
 80014e6:	4834      	ldr	r0, [pc, #208]	; (80015b8 <main+0x160>)
 80014e8:	f004 fe88 	bl	80061fc <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart1, &rxData, 1);
 80014ec:	2201      	movs	r2, #1
 80014ee:	4930      	ldr	r1, [pc, #192]	; (80015b0 <main+0x158>)
 80014f0:	4830      	ldr	r0, [pc, #192]	; (80015b4 <main+0x15c>)
 80014f2:	f006 febe 	bl	8008272 <HAL_UART_Receive_IT>

  // Initialize the HX711
  HX711_Init();
 80014f6:	f7ff fe67 	bl	80011c8 <HX711_Init>

  /* UART interrupt initialization */
  MessageLen = sprintf((char*)Message, "JH VL53L0X test\n\r");
 80014fa:	4930      	ldr	r1, [pc, #192]	; (80015bc <main+0x164>)
 80014fc:	4830      	ldr	r0, [pc, #192]	; (80015c0 <main+0x168>)
 80014fe:	f00e f8f9 	bl	800f6f4 <siprintf>
 8001502:	4603      	mov	r3, r0
 8001504:	b2da      	uxtb	r2, r3
 8001506:	4b2f      	ldr	r3, [pc, #188]	; (80015c4 <main+0x16c>)
 8001508:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, Message, MessageLen, 100);
 800150a:	4b2e      	ldr	r3, [pc, #184]	; (80015c4 <main+0x16c>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	b29a      	uxth	r2, r3
 8001510:	2364      	movs	r3, #100	; 0x64
 8001512:	492b      	ldr	r1, [pc, #172]	; (80015c0 <main+0x168>)
 8001514:	4827      	ldr	r0, [pc, #156]	; (80015b4 <main+0x15c>)
 8001516:	f006 fe29 	bl	800816c <HAL_UART_Transmit>

#if 1

		for (int i = 0; i < sizeof(tca_addr); i++) {
 800151a:	2300      	movs	r3, #0
 800151c:	f8c7 3c0c 	str.w	r3, [r7, #3084]	; 0xc0c
 8001520:	e018      	b.n	8001554 <main+0xfc>
		    HAL_I2C_Master_Transmit(&hi2c1, tca_addr[i] << 1, &tca_ch_reset, 1, 1000);
 8001522:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001526:	f6a3 32b4 	subw	r2, r3, #2996	; 0xbb4
 800152a:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 800152e:	4413      	add	r3, r2
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	b29b      	uxth	r3, r3
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	b299      	uxth	r1, r3
 8001538:	f107 025f 	add.w	r2, r7, #95	; 0x5f
 800153c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001540:	9300      	str	r3, [sp, #0]
 8001542:	2301      	movs	r3, #1
 8001544:	4820      	ldr	r0, [pc, #128]	; (80015c8 <main+0x170>)
 8001546:	f002 f855 	bl	80035f4 <HAL_I2C_Master_Transmit>
		for (int i = 0; i < sizeof(tca_addr); i++) {
 800154a:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 800154e:	3301      	adds	r3, #1
 8001550:	f8c7 3c0c 	str.w	r3, [r7, #3084]	; 0xc0c
 8001554:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 8001558:	2b00      	cmp	r3, #0
 800155a:	d0e2      	beq.n	8001522 <main+0xca>
		}

		for (int i = 0; i < NUM_SENSOR; i++) {
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 3c08 	str.w	r3, [r7, #3080]	; 0xc08
 8001562:	e0cf      	b.n	8001704 <main+0x2ac>

			uint8_t q = i / 8;
 8001564:	f8d7 3c08 	ldr.w	r3, [r7, #3080]	; 0xc08
 8001568:	2b00      	cmp	r3, #0
 800156a:	da00      	bge.n	800156e <main+0x116>
 800156c:	3307      	adds	r3, #7
 800156e:	10db      	asrs	r3, r3, #3
 8001570:	f887 3bdb 	strb.w	r3, [r7, #3035]	; 0xbdb
			uint8_t r = i % 8;
 8001574:	f8d7 3c08 	ldr.w	r3, [r7, #3080]	; 0xc08
 8001578:	425a      	negs	r2, r3
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	f002 0207 	and.w	r2, r2, #7
 8001582:	bf58      	it	pl
 8001584:	4253      	negpl	r3, r2
 8001586:	f887 3bda 	strb.w	r3, [r7, #3034]	; 0xbda

		    for (int j = 0; j < sizeof(tca_addr); j++) {
 800158a:	2300      	movs	r3, #0
 800158c:	f8c7 3c04 	str.w	r3, [r7, #3076]	; 0xc04
 8001590:	e039      	b.n	8001606 <main+0x1ae>
		        uint8_t *channel = (j == q) ? &tca_ch[r] : &tca_ch_reset;
 8001592:	f897 3bdb 	ldrb.w	r3, [r7, #3035]	; 0xbdb
 8001596:	f8d7 2c04 	ldr.w	r2, [r7, #3076]	; 0xc04
 800159a:	429a      	cmp	r2, r3
 800159c:	d116      	bne.n	80015cc <main+0x174>
 800159e:	f897 3bda 	ldrb.w	r3, [r7, #3034]	; 0xbda
 80015a2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80015a6:	4413      	add	r3, r2
 80015a8:	e012      	b.n	80015d0 <main+0x178>
 80015aa:	bf00      	nop
 80015ac:	08013bf4 	.word	0x08013bf4
 80015b0:	2000058e 	.word	0x2000058e
 80015b4:	2000069c 	.word	0x2000069c
 80015b8:	20000604 	.word	0x20000604
 80015bc:	08013b78 	.word	0x08013b78
 80015c0:	2000059c 	.word	0x2000059c
 80015c4:	200005dc 	.word	0x200005dc
 80015c8:	200004b8 	.word	0x200004b8
 80015cc:	f107 035f 	add.w	r3, r7, #95	; 0x5f
 80015d0:	f8c7 3bd4 	str.w	r3, [r7, #3028]	; 0xbd4
		        HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, channel, 1, 1000);
 80015d4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015d8:	f6a3 32b4 	subw	r2, r3, #2996	; 0xbb4
 80015dc:	f8d7 3c04 	ldr.w	r3, [r7, #3076]	; 0xc04
 80015e0:	4413      	add	r3, r2
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	b299      	uxth	r1, r3
 80015ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2301      	movs	r3, #1
 80015f2:	f8d7 2bd4 	ldr.w	r2, [r7, #3028]	; 0xbd4
 80015f6:	48ac      	ldr	r0, [pc, #688]	; (80018a8 <main+0x450>)
 80015f8:	f001 fffc 	bl	80035f4 <HAL_I2C_Master_Transmit>
		    for (int j = 0; j < sizeof(tca_addr); j++) {
 80015fc:	f8d7 3c04 	ldr.w	r3, [r7, #3076]	; 0xc04
 8001600:	3301      	adds	r3, #1
 8001602:	f8c7 3c04 	str.w	r3, [r7, #3076]	; 0xc04
 8001606:	f8d7 3c04 	ldr.w	r3, [r7, #3076]	; 0xc04
 800160a:	2b00      	cmp	r3, #0
 800160c:	d0c1      	beq.n	8001592 <main+0x13a>
		    }

			Dev = &vl53l0x_s[i];
 800160e:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8001612:	f8d7 3c08 	ldr.w	r3, [r7, #3080]	; 0xc08
 8001616:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800161a:	fb01 f303 	mul.w	r3, r1, r3
 800161e:	4413      	add	r3, r2
 8001620:	f8c7 3be0 	str.w	r3, [r7, #3040]	; 0xbe0
			Dev->I2cHandle = &hi2c1;
 8001624:	f8d7 3be0 	ldr.w	r3, [r7, #3040]	; 0xbe0
 8001628:	4a9f      	ldr	r2, [pc, #636]	; (80018a8 <main+0x450>)
 800162a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
			Dev->I2cDevAddr = VL53L0X_ADDR;
 800162e:	f8d7 3be0 	ldr.w	r3, [r7, #3040]	; 0xbe0
 8001632:	2252      	movs	r2, #82	; 0x52
 8001634:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

			VL53L0X_WaitDeviceBooted( Dev );
 8001638:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 800163c:	f008 fc66 	bl	8009f0c <VL53L0X_WaitDeviceBooted>
			VL53L0X_DataInit( Dev );
 8001640:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 8001644:	f008 f97c 	bl	8009940 <VL53L0X_DataInit>
			VL53L0X_StaticInit( Dev );
 8001648:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 800164c:	f008 fadc 	bl	8009c08 <VL53L0X_StaticInit>
			VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8001650:	2101      	movs	r1, #1
 8001652:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 8001656:	f008 fcf7 	bl	800a048 <VL53L0X_SetDeviceMode>
			VL53L0X_PerformRefCalibration( Dev, &VhvSettings, &PhaseCal);
 800165a:	f607 3269 	addw	r2, r7, #2921	; 0xb69
 800165e:	f607 336a 	addw	r3, r7, #2922	; 0xb6a
 8001662:	4619      	mov	r1, r3
 8001664:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 8001668:	f009 f970 	bl	800a94c <VL53L0X_PerformRefCalibration>
			VL53L0X_PerformRefSpadManagement( Dev, &refSpadCount, &isApertureSpads);
 800166c:	f607 326b 	addw	r2, r7, #2923	; 0xb6b
 8001670:	f607 336c 	addw	r3, r7, #2924	; 0xb6c
 8001674:	4619      	mov	r1, r3
 8001676:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 800167a:	f009 fdf5 	bl	800b268 <VL53L0X_PerformRefSpadManagement>
			VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 800167e:	2201      	movs	r2, #1
 8001680:	2100      	movs	r1, #0
 8001682:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 8001686:	f008 ff5b 	bl	800a540 <VL53L0X_SetLimitCheckEnable>
			VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800168a:	2201      	movs	r2, #1
 800168c:	2101      	movs	r1, #1
 800168e:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 8001692:	f008 ff55 	bl	800a540 <VL53L0X_SetLimitCheckEnable>
			VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8001696:	f641 1299 	movw	r2, #6553	; 0x1999
 800169a:	2101      	movs	r1, #1
 800169c:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 80016a0:	f008 fffe 	bl	800a6a0 <VL53L0X_SetLimitCheckValue>
			VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 80016a4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80016a8:	2100      	movs	r1, #0
 80016aa:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 80016ae:	f008 fff7 	bl	800a6a0 <VL53L0X_SetLimitCheckValue>
			VL53L0X_SetMeasurementTimingBudgetMicroSeconds( Dev, 33000);
 80016b2:	f248 01e8 	movw	r1, #33000	; 0x80e8
 80016b6:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 80016ba:	f008 fd23 	bl	800a104 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
			VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 80016be:	2212      	movs	r2, #18
 80016c0:	2100      	movs	r1, #0
 80016c2:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 80016c6:	f008 fd43 	bl	800a150 <VL53L0X_SetVcselPulsePeriod>
			VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 80016ca:	220e      	movs	r2, #14
 80016cc:	2101      	movs	r1, #1
 80016ce:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 80016d2:	f008 fd3d 	bl	800a150 <VL53L0X_SetVcselPulsePeriod>
			float R = 1.0f;   // Measurement noise covariance
			KalmanFilter_Init(&kalman_filters[i], Q, R);
			// KalmanFilter initializer END //			 */


			MessageLen = sprintf((char*)Message, "%d complete \n\r",i);
 80016d6:	f8d7 2c08 	ldr.w	r2, [r7, #3080]	; 0xc08
 80016da:	4974      	ldr	r1, [pc, #464]	; (80018ac <main+0x454>)
 80016dc:	4874      	ldr	r0, [pc, #464]	; (80018b0 <main+0x458>)
 80016de:	f00e f809 	bl	800f6f4 <siprintf>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b2da      	uxtb	r2, r3
 80016e6:	4b73      	ldr	r3, [pc, #460]	; (80018b4 <main+0x45c>)
 80016e8:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, Message, MessageLen, 100);
 80016ea:	4b72      	ldr	r3, [pc, #456]	; (80018b4 <main+0x45c>)
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	2364      	movs	r3, #100	; 0x64
 80016f2:	496f      	ldr	r1, [pc, #444]	; (80018b0 <main+0x458>)
 80016f4:	4870      	ldr	r0, [pc, #448]	; (80018b8 <main+0x460>)
 80016f6:	f006 fd39 	bl	800816c <HAL_UART_Transmit>
		for (int i = 0; i < NUM_SENSOR; i++) {
 80016fa:	f8d7 3c08 	ldr.w	r3, [r7, #3080]	; 0xc08
 80016fe:	3301      	adds	r3, #1
 8001700:	f8c7 3c08 	str.w	r3, [r7, #3080]	; 0xc08
 8001704:	f8d7 3c08 	ldr.w	r3, [r7, #3080]	; 0xc08
 8001708:	2b06      	cmp	r3, #6
 800170a:	f77f af2b 	ble.w	8001564 <main+0x10c>

  while (1)
  {


	  if(receivedFlag)
 800170e:	4b6b      	ldr	r3, [pc, #428]	; (80018bc <main+0x464>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d0fb      	beq.n	800170e <main+0x2b6>
	  {
		  if(strncmp((char*)rxBuffer, "rev",3) == 0)
 8001716:	2203      	movs	r2, #3
 8001718:	4969      	ldr	r1, [pc, #420]	; (80018c0 <main+0x468>)
 800171a:	486a      	ldr	r0, [pc, #424]	; (80018c4 <main+0x46c>)
 800171c:	f00e f883 	bl	800f826 <strncmp>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	f040 8100 	bne.w	8001928 <main+0x4d0>
		     {
		         float servo_dist=0;
 8001728:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800172c:	f6a3 33c8 	subw	r3, r3, #3016	; 0xbc8
 8001730:	f04f 0200 	mov.w	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
		         int step_rev_angle=0;
 8001736:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800173a:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
		         int step_lin_dist=0;
 8001742:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001746:	f5a3 633d 	sub.w	r3, r3, #3024	; 0xbd0
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]

		         // Check if three integers are successfully parsed
		         if(sscanf((char*)rxBuffer + 4, "%f,%d,%d",&servo_dist, &step_rev_angle, &step_lin_dist) == 3)
 800174e:	485e      	ldr	r0, [pc, #376]	; (80018c8 <main+0x470>)
 8001750:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8001754:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001758:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	460b      	mov	r3, r1
 8001760:	495a      	ldr	r1, [pc, #360]	; (80018cc <main+0x474>)
 8001762:	f00d ffe7 	bl	800f734 <siscanf>
 8001766:	4603      	mov	r3, r0
 8001768:	2b03      	cmp	r3, #3
 800176a:	f040 80bb 	bne.w	80018e4 <main+0x48c>
		         {
		             stepRev(step_rev_angle);
 800176e:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001772:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4618      	mov	r0, r3
 800177a:	f000 fb73 	bl	8001e64 <stepRev>
		             stepLin(step_lin_dist);
 800177e:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001782:	f5a3 633d 	sub.w	r3, r3, #3024	; 0xbd0
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f000 fbd5 	bl	8001f38 <stepLin>
		             servo_angle(&htim2, TIM_CHANNEL_1, servo_dist);
 800178e:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001792:	f6a3 33c8 	subw	r3, r3, #3016	; 0xbc8
 8001796:	edd3 7a00 	vldr	s15, [r3]
 800179a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800179e:	ee17 2a90 	vmov	r2, s15
 80017a2:	2100      	movs	r1, #0
 80017a4:	484a      	ldr	r0, [pc, #296]	; (80018d0 <main+0x478>)
 80017a6:	f000 fc61 	bl	800206c <servo_angle>
		             servo_dist *=0.8;
 80017aa:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80017ae:	f6a3 33c8 	subw	r3, r3, #3016	; 0xbc8
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7fe fee7 	bl	8000588 <__aeabi_f2d>
 80017ba:	a339      	add	r3, pc, #228	; (adr r3, 80018a0 <main+0x448>)
 80017bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017c0:	f7fe ff3a 	bl	8000638 <__aeabi_dmul>
 80017c4:	4602      	mov	r2, r0
 80017c6:	460b      	mov	r3, r1
 80017c8:	4610      	mov	r0, r2
 80017ca:	4619      	mov	r1, r3
 80017cc:	f7ff fa2c 	bl	8000c28 <__aeabi_d2f>
 80017d0:	4602      	mov	r2, r0
 80017d2:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80017d6:	f6a3 33c8 	subw	r3, r3, #3016	; 0xbc8
 80017da:	601a      	str	r2, [r3, #0]


		 			MessageLen = sprintf((char*)Message, "%d deg rev \n\r",step_rev_angle);
 80017dc:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80017e0:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	461a      	mov	r2, r3
 80017e8:	493a      	ldr	r1, [pc, #232]	; (80018d4 <main+0x47c>)
 80017ea:	4831      	ldr	r0, [pc, #196]	; (80018b0 <main+0x458>)
 80017ec:	f00d ff82 	bl	800f6f4 <siprintf>
 80017f0:	4603      	mov	r3, r0
 80017f2:	b2da      	uxtb	r2, r3
 80017f4:	4b2f      	ldr	r3, [pc, #188]	; (80018b4 <main+0x45c>)
 80017f6:	701a      	strb	r2, [r3, #0]
		 			HAL_UART_Transmit(&huart1, Message, MessageLen, 100);
 80017f8:	4b2e      	ldr	r3, [pc, #184]	; (80018b4 <main+0x45c>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	2364      	movs	r3, #100	; 0x64
 8001800:	492b      	ldr	r1, [pc, #172]	; (80018b0 <main+0x458>)
 8001802:	482d      	ldr	r0, [pc, #180]	; (80018b8 <main+0x460>)
 8001804:	f006 fcb2 	bl	800816c <HAL_UART_Transmit>
		 			MessageLen = sprintf((char*)Message, "%d mm lin \n\r",step_lin_dist);
 8001808:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800180c:	f5a3 633d 	sub.w	r3, r3, #3024	; 0xbd0
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	461a      	mov	r2, r3
 8001814:	4930      	ldr	r1, [pc, #192]	; (80018d8 <main+0x480>)
 8001816:	4826      	ldr	r0, [pc, #152]	; (80018b0 <main+0x458>)
 8001818:	f00d ff6c 	bl	800f6f4 <siprintf>
 800181c:	4603      	mov	r3, r0
 800181e:	b2da      	uxtb	r2, r3
 8001820:	4b24      	ldr	r3, [pc, #144]	; (80018b4 <main+0x45c>)
 8001822:	701a      	strb	r2, [r3, #0]
		 			HAL_UART_Transmit(&huart1, Message, MessageLen, 100);
 8001824:	4b23      	ldr	r3, [pc, #140]	; (80018b4 <main+0x45c>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b29a      	uxth	r2, r3
 800182a:	2364      	movs	r3, #100	; 0x64
 800182c:	4920      	ldr	r1, [pc, #128]	; (80018b0 <main+0x458>)
 800182e:	4822      	ldr	r0, [pc, #136]	; (80018b8 <main+0x460>)
 8001830:	f006 fc9c 	bl	800816c <HAL_UART_Transmit>
		 			MessageLen = sprintf((char*)Message, "%.2f servo \n\r",servo_dist);
 8001834:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001838:	f6a3 33c8 	subw	r3, r3, #3016	; 0xbc8
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe fea2 	bl	8000588 <__aeabi_f2d>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4924      	ldr	r1, [pc, #144]	; (80018dc <main+0x484>)
 800184a:	4819      	ldr	r0, [pc, #100]	; (80018b0 <main+0x458>)
 800184c:	f00d ff52 	bl	800f6f4 <siprintf>
 8001850:	4603      	mov	r3, r0
 8001852:	b2da      	uxtb	r2, r3
 8001854:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <main+0x45c>)
 8001856:	701a      	strb	r2, [r3, #0]
		 			HAL_UART_Transmit(&huart1, Message, MessageLen, 100);
 8001858:	4b16      	ldr	r3, [pc, #88]	; (80018b4 <main+0x45c>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	b29a      	uxth	r2, r3
 800185e:	2364      	movs	r3, #100	; 0x64
 8001860:	4913      	ldr	r1, [pc, #76]	; (80018b0 <main+0x458>)
 8001862:	4815      	ldr	r0, [pc, #84]	; (80018b8 <main+0x460>)
 8001864:	f006 fc82 	bl	800816c <HAL_UART_Transmit>
		             uint8_t goodMSG[] = "vaild data\r\n";
 8001868:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800186c:	f5a3 633e 	sub.w	r3, r3, #3040	; 0xbe0
 8001870:	4a1b      	ldr	r2, [pc, #108]	; (80018e0 <main+0x488>)
 8001872:	461c      	mov	r4, r3
 8001874:	4613      	mov	r3, r2
 8001876:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001878:	c407      	stmia	r4!, {r0, r1, r2}
 800187a:	7023      	strb	r3, [r4, #0]
		             HAL_UART_Transmit(&huart1, goodMSG, strlen((char*)goodMSG),1000);
 800187c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001880:	4618      	mov	r0, r3
 8001882:	f7fe fcc5 	bl	8000210 <strlen>
 8001886:	4603      	mov	r3, r0
 8001888:	b29a      	uxth	r2, r3
 800188a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800188e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001892:	4809      	ldr	r0, [pc, #36]	; (80018b8 <main+0x460>)
 8001894:	f006 fc6a 	bl	800816c <HAL_UART_Transmit>
 8001898:	e03f      	b.n	800191a <main+0x4c2>
 800189a:	bf00      	nop
 800189c:	f3af 8000 	nop.w
 80018a0:	9999999a 	.word	0x9999999a
 80018a4:	3fe99999 	.word	0x3fe99999
 80018a8:	200004b8 	.word	0x200004b8
 80018ac:	08013b8c 	.word	0x08013b8c
 80018b0:	2000059c 	.word	0x2000059c
 80018b4:	200005dc 	.word	0x200005dc
 80018b8:	2000069c 	.word	0x2000069c
 80018bc:	2000058f 	.word	0x2000058f
 80018c0:	08013b9c 	.word	0x08013b9c
 80018c4:	2000050c 	.word	0x2000050c
 80018c8:	20000510 	.word	0x20000510
 80018cc:	08013ba0 	.word	0x08013ba0
 80018d0:	20000604 	.word	0x20000604
 80018d4:	08013bac 	.word	0x08013bac
 80018d8:	08013bbc 	.word	0x08013bbc
 80018dc:	08013bcc 	.word	0x08013bcc
 80018e0:	08013bfc 	.word	0x08013bfc
		         }
		         else
		         {
		             uint8_t badMSG[] = "invalid data\r\n";
 80018e4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80018e8:	f5a3 633f 	sub.w	r3, r3, #3056	; 0xbf0
 80018ec:	4abf      	ldr	r2, [pc, #764]	; (8001bec <main+0x794>)
 80018ee:	461c      	mov	r4, r3
 80018f0:	4613      	mov	r3, r2
 80018f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018f4:	c407      	stmia	r4!, {r0, r1, r2}
 80018f6:	8023      	strh	r3, [r4, #0]
 80018f8:	3402      	adds	r4, #2
 80018fa:	0c1b      	lsrs	r3, r3, #16
 80018fc:	7023      	strb	r3, [r4, #0]
		             HAL_UART_Transmit(&huart1, badMSG, strlen((char*)badMSG),1000);
 80018fe:	f107 0320 	add.w	r3, r7, #32
 8001902:	4618      	mov	r0, r3
 8001904:	f7fe fc84 	bl	8000210 <strlen>
 8001908:	4603      	mov	r3, r0
 800190a:	b29a      	uxth	r2, r3
 800190c:	f107 0120 	add.w	r1, r7, #32
 8001910:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001914:	48b6      	ldr	r0, [pc, #728]	; (8001bf0 <main+0x798>)
 8001916:	f006 fc29 	bl	800816c <HAL_UART_Transmit>
		         }

		         // Delay for 1 second
		         HAL_Delay(1000);
 800191a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800191e:	f000 ff7d 	bl	800281c <HAL_Delay>

		         receivedFlag = 0;
 8001922:	4bb4      	ldr	r3, [pc, #720]	; (8001bf4 <main+0x79c>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
		     }


		  if(strncmp((char*)rxBuffer, "auto",4) == 0)
 8001928:	2204      	movs	r2, #4
 800192a:	49b3      	ldr	r1, [pc, #716]	; (8001bf8 <main+0x7a0>)
 800192c:	48b3      	ldr	r0, [pc, #716]	; (8001bfc <main+0x7a4>)
 800192e:	f00d ff7a 	bl	800f826 <strncmp>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	f040 813f 	bne.w	8001bb8 <main+0x760>
		     {
	             uint8_t autoMSG[] = "autoMode \r\n";
 800193a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800193e:	f6a3 33fc 	subw	r3, r3, #3068	; 0xbfc
 8001942:	4aaf      	ldr	r2, [pc, #700]	; (8001c00 <main+0x7a8>)
 8001944:	ca07      	ldmia	r2, {r0, r1, r2}
 8001946:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	             HAL_UART_Transmit(&huart1, autoMSG, strlen((char*)autoMSG),1000);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4618      	mov	r0, r3
 8001950:	f7fe fc5e 	bl	8000210 <strlen>
 8001954:	4603      	mov	r3, r0
 8001956:	b29a      	uxth	r2, r3
 8001958:	f107 0114 	add.w	r1, r7, #20
 800195c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001960:	48a3      	ldr	r0, [pc, #652]	; (8001bf0 <main+0x798>)
 8001962:	f006 fc03 	bl	800816c <HAL_UART_Transmit>

		             stepRev(50); // revolution
 8001966:	2032      	movs	r0, #50	; 0x32
 8001968:	f000 fa7c 	bl	8001e64 <stepRev>
		             stepRev(0); // fix the position
 800196c:	2000      	movs	r0, #0
 800196e:	f000 fa79 	bl	8001e64 <stepRev>

		             stepLin(10); // moving horizontal
 8001972:	200a      	movs	r0, #10
 8001974:	f000 fae0 	bl	8001f38 <stepLin>
		             stepLin(-10); //
 8001978:	f06f 0009 	mvn.w	r0, #9
 800197c:	f000 fadc 	bl	8001f38 <stepLin>

		             servo_angle(&htim2, TIM_CHANNEL_1, 5); // poking
 8001980:	2205      	movs	r2, #5
 8001982:	2100      	movs	r1, #0
 8001984:	489f      	ldr	r0, [pc, #636]	; (8001c04 <main+0x7ac>)
 8001986:	f000 fb71 	bl	800206c <servo_angle>


		             start_time = HAL_GetTick(); //   
 800198a:	f000 ff3b 	bl	8002804 <HAL_GetTick>
 800198e:	4603      	mov	r3, r0
 8001990:	4a9d      	ldr	r2, [pc, #628]	; (8001c08 <main+0x7b0>)
 8001992:	6013      	str	r3, [r2, #0]
		             do{

		              /// Read the VL53l0x data ///
		      		   for (int i = 0; i < NUM_SENSOR; i++) {
 8001994:	2300      	movs	r3, #0
 8001996:	f8c7 3c00 	str.w	r3, [r7, #3072]	; 0xc00
 800199a:	e08a      	b.n	8001ab2 <main+0x65a>
		      				uint8_t q = i / 8;
 800199c:	f8d7 3c00 	ldr.w	r3, [r7, #3072]	; 0xc00
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	da00      	bge.n	80019a6 <main+0x54e>
 80019a4:	3307      	adds	r3, #7
 80019a6:	10db      	asrs	r3, r3, #3
 80019a8:	f887 3be7 	strb.w	r3, [r7, #3047]	; 0xbe7
		      				uint8_t r = i % 8;
 80019ac:	f8d7 3c00 	ldr.w	r3, [r7, #3072]	; 0xc00
 80019b0:	425a      	negs	r2, r3
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	f002 0207 	and.w	r2, r2, #7
 80019ba:	bf58      	it	pl
 80019bc:	4253      	negpl	r3, r2
 80019be:	f887 3be6 	strb.w	r3, [r7, #3046]	; 0xbe6
		      			    for (int j = 0; j < sizeof(tca_addr); j++) {
 80019c2:	2300      	movs	r3, #0
 80019c4:	f8c7 3bfc 	str.w	r3, [r7, #3068]	; 0xbfc
 80019c8:	e028      	b.n	8001a1c <main+0x5c4>
		      			        uint8_t *channel = (j == q) ? &tca_ch[r] : &tca_ch_reset;
 80019ca:	f897 3be7 	ldrb.w	r3, [r7, #3047]	; 0xbe7
 80019ce:	f8d7 2bfc 	ldr.w	r2, [r7, #3068]	; 0xbfc
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d105      	bne.n	80019e2 <main+0x58a>
 80019d6:	f897 3be6 	ldrb.w	r3, [r7, #3046]	; 0xbe6
 80019da:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80019de:	4413      	add	r3, r2
 80019e0:	e001      	b.n	80019e6 <main+0x58e>
 80019e2:	f107 035f 	add.w	r3, r7, #95	; 0x5f
 80019e6:	f8c7 3bdc 	str.w	r3, [r7, #3036]	; 0xbdc
		      			        HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, channel, 1, 1000);
 80019ea:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80019ee:	f6a3 32b4 	subw	r2, r3, #2996	; 0xbb4
 80019f2:	f8d7 3bfc 	ldr.w	r3, [r7, #3068]	; 0xbfc
 80019f6:	4413      	add	r3, r2
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	b299      	uxth	r1, r3
 8001a00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	2301      	movs	r3, #1
 8001a08:	f8d7 2bdc 	ldr.w	r2, [r7, #3036]	; 0xbdc
 8001a0c:	487f      	ldr	r0, [pc, #508]	; (8001c0c <main+0x7b4>)
 8001a0e:	f001 fdf1 	bl	80035f4 <HAL_I2C_Master_Transmit>
		      			    for (int j = 0; j < sizeof(tca_addr); j++) {
 8001a12:	f8d7 3bfc 	ldr.w	r3, [r7, #3068]	; 0xbfc
 8001a16:	3301      	adds	r3, #1
 8001a18:	f8c7 3bfc 	str.w	r3, [r7, #3068]	; 0xbfc
 8001a1c:	f8d7 3bfc 	ldr.w	r3, [r7, #3068]	; 0xbfc
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d0d2      	beq.n	80019ca <main+0x572>
		      			    }
		      		       Dev = &vl53l0x_s[i];
 8001a24:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8001a28:	f8d7 3c00 	ldr.w	r3, [r7, #3072]	; 0xc00
 8001a2c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001a30:	fb01 f303 	mul.w	r3, r1, r3
 8001a34:	4413      	add	r3, r2
 8001a36:	f8c7 3be0 	str.w	r3, [r7, #3040]	; 0xbe0
		      		       VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500us
 8001a3a:	4975      	ldr	r1, [pc, #468]	; (8001c10 <main+0x7b8>)
 8001a3c:	f8d7 0be0 	ldr.w	r0, [r7, #3040]	; 0xbe0
 8001a40:	f009 fc27 	bl	800b292 <VL53L0X_PerformContinuousRangingMeasurement>
		      		       if (RangingData.RangeStatus == 0) {
 8001a44:	4b72      	ldr	r3, [pc, #456]	; (8001c10 <main+0x7b8>)
 8001a46:	7e1b      	ldrb	r3, [r3, #24]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d10a      	bne.n	8001a62 <main+0x60a>
		      		    	   distance[i] = RangingData.RangeMilliMeter;
 8001a4c:	4b70      	ldr	r3, [pc, #448]	; (8001c10 <main+0x7b8>)
 8001a4e:	8919      	ldrh	r1, [r3, #8]
 8001a50:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001a54:	f6a3 33a8 	subw	r3, r3, #2984	; 0xba8
 8001a58:	f8d7 2c00 	ldr.w	r2, [r7, #3072]	; 0xc00
 8001a5c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001a60:	e008      	b.n	8001a74 <main+0x61c>
		      		       }else{
		      		    	   distance[i] = 0;
 8001a62:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001a66:	f6a3 33a8 	subw	r3, r3, #2984	; 0xba8
 8001a6a:	f8d7 2c00 	ldr.w	r2, [r7, #3072]	; 0xc00
 8001a6e:	2100      	movs	r1, #0
 8001a70:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		      		       }
		      	           MessageLen = sprintf((char*)Message, "%d ",distance[i]);
 8001a74:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001a78:	f6a3 33a8 	subw	r3, r3, #2984	; 0xba8
 8001a7c:	f8d7 2c00 	ldr.w	r2, [r7, #3072]	; 0xc00
 8001a80:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4963      	ldr	r1, [pc, #396]	; (8001c14 <main+0x7bc>)
 8001a88:	4863      	ldr	r0, [pc, #396]	; (8001c18 <main+0x7c0>)
 8001a8a:	f00d fe33 	bl	800f6f4 <siprintf>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	4b62      	ldr	r3, [pc, #392]	; (8001c1c <main+0x7c4>)
 8001a94:	701a      	strb	r2, [r3, #0]
		      	           HAL_UART_Transmit(&huart1, Message, MessageLen, 1000);
 8001a96:	4b61      	ldr	r3, [pc, #388]	; (8001c1c <main+0x7c4>)
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aa0:	495d      	ldr	r1, [pc, #372]	; (8001c18 <main+0x7c0>)
 8001aa2:	4853      	ldr	r0, [pc, #332]	; (8001bf0 <main+0x798>)
 8001aa4:	f006 fb62 	bl	800816c <HAL_UART_Transmit>
		      		   for (int i = 0; i < NUM_SENSOR; i++) {
 8001aa8:	f8d7 3c00 	ldr.w	r3, [r7, #3072]	; 0xc00
 8001aac:	3301      	adds	r3, #1
 8001aae:	f8c7 3c00 	str.w	r3, [r7, #3072]	; 0xc00
 8001ab2:	f8d7 3c00 	ldr.w	r3, [r7, #3072]	; 0xc00
 8001ab6:	2b06      	cmp	r3, #6
 8001ab8:	f77f af70 	ble.w	800199c <main+0x544>
		      		   }
		      		   /// End of Reading Vl53l0x data ///

		      	    // Read the raw data from HX711
		      	    rawData = Read_HX711();
 8001abc:	f7ff fb90 	bl	80011e0 <Read_HX711>
 8001ac0:	f8c7 0bf4 	str.w	r0, [r7, #3060]	; 0xbf4

		      	    // Convert the raw data to weight (replace the calibration factor with your own)
		      	    float loadcell_slope = -1/1600.00f;
 8001ac4:	4b56      	ldr	r3, [pc, #344]	; (8001c20 <main+0x7c8>)
 8001ac6:	f507 623f 	add.w	r2, r7, #3056	; 0xbf0
 8001aca:	6013      	str	r3, [r2, #0]
		      	    float loadcell_bias = 10002;
 8001acc:	4b55      	ldr	r3, [pc, #340]	; (8001c24 <main+0x7cc>)
 8001ace:	f607 32ec 	addw	r2, r7, #3052	; 0xbec
 8001ad2:	6013      	str	r3, [r2, #0]


		      	    // Send the weight data over UART
		      	    UART_SendWeight_g(rawData,loadcell_slope,loadcell_bias);
 8001ad4:	f8d7 3bf4 	ldr.w	r3, [r7, #3060]	; 0xbf4
 8001ad8:	ee07 3a90 	vmov	s15, r3
 8001adc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ae0:	f607 33ec 	addw	r3, r7, #3052	; 0xbec
 8001ae4:	ed93 1a00 	vldr	s2, [r3]
 8001ae8:	f507 633f 	add.w	r3, r7, #3056	; 0xbf0
 8001aec:	edd3 0a00 	vldr	s1, [r3]
 8001af0:	eeb0 0a67 	vmov.f32	s0, s15
 8001af4:	f7ff fbc2 	bl	800127c <UART_SendWeight_g>



		      	  char msg[20];
		      	  float encoderAngle = encoderCount*360.0/4096.0;
 8001af8:	4b4b      	ldr	r3, [pc, #300]	; (8001c28 <main+0x7d0>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7fe fd31 	bl	8000564 <__aeabi_i2d>
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	4b49      	ldr	r3, [pc, #292]	; (8001c2c <main+0x7d4>)
 8001b08:	f7fe fd96 	bl	8000638 <__aeabi_dmul>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4610      	mov	r0, r2
 8001b12:	4619      	mov	r1, r3
 8001b14:	f04f 0200 	mov.w	r2, #0
 8001b18:	4b45      	ldr	r3, [pc, #276]	; (8001c30 <main+0x7d8>)
 8001b1a:	f7fe feb7 	bl	800088c <__aeabi_ddiv>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4610      	mov	r0, r2
 8001b24:	4619      	mov	r1, r3
 8001b26:	f7ff f87f 	bl	8000c28 <__aeabi_d2f>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	f607 32e8 	addw	r2, r7, #3048	; 0xbe8
 8001b30:	6013      	str	r3, [r2, #0]
		      	  sprintf(msg, " %.2f", encoderAngle);
 8001b32:	f607 33e8 	addw	r3, r7, #3048	; 0xbe8
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	f7fe fd26 	bl	8000588 <__aeabi_f2d>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	460b      	mov	r3, r1
 8001b40:	4638      	mov	r0, r7
 8001b42:	493c      	ldr	r1, [pc, #240]	; (8001c34 <main+0x7dc>)
 8001b44:	f00d fdd6 	bl	800f6f4 <siprintf>
		      	  HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 1000);
 8001b48:	463b      	mov	r3, r7
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe fb60 	bl	8000210 <strlen>
 8001b50:	4603      	mov	r3, r0
 8001b52:	b29a      	uxth	r2, r3
 8001b54:	4639      	mov	r1, r7
 8001b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b5a:	4825      	ldr	r0, [pc, #148]	; (8001bf0 <main+0x798>)
 8001b5c:	f006 fb06 	bl	800816c <HAL_UART_Transmit>
		      	  MessageLen = sprintf((char*)Message, "\n");
 8001b60:	4935      	ldr	r1, [pc, #212]	; (8001c38 <main+0x7e0>)
 8001b62:	482d      	ldr	r0, [pc, #180]	; (8001c18 <main+0x7c0>)
 8001b64:	f00d fdc6 	bl	800f6f4 <siprintf>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	4b2b      	ldr	r3, [pc, #172]	; (8001c1c <main+0x7c4>)
 8001b6e:	701a      	strb	r2, [r3, #0]
		      	  HAL_UART_Transmit(&huart1, Message, MessageLen, 1000);
 8001b70:	4b2a      	ldr	r3, [pc, #168]	; (8001c1c <main+0x7c4>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b7a:	4927      	ldr	r1, [pc, #156]	; (8001c18 <main+0x7c0>)
 8001b7c:	481c      	ldr	r0, [pc, #112]	; (8001bf0 <main+0x798>)
 8001b7e:	f006 faf5 	bl	800816c <HAL_UART_Transmit>


				 end_time = HAL_GetTick(); //   
 8001b82:	f000 fe3f 	bl	8002804 <HAL_GetTick>
 8001b86:	4603      	mov	r3, r0
 8001b88:	4a2c      	ldr	r2, [pc, #176]	; (8001c3c <main+0x7e4>)
 8001b8a:	6013      	str	r3, [r2, #0]
				 time_diff = end_time - start_time; //   
 8001b8c:	4b2b      	ldr	r3, [pc, #172]	; (8001c3c <main+0x7e4>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	4b1d      	ldr	r3, [pc, #116]	; (8001c08 <main+0x7b0>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	4a2a      	ldr	r2, [pc, #168]	; (8001c40 <main+0x7e8>)
 8001b98:	6013      	str	r3, [r2, #0]


		             }while(time_diff<3000);
 8001b9a:	4b29      	ldr	r3, [pc, #164]	; (8001c40 <main+0x7e8>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	f67f aef6 	bls.w	8001994 <main+0x53c>

		             servo_angle(&htim2, TIM_CHANNEL_1, 0); // turn to origin
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2100      	movs	r1, #0
 8001bac:	4815      	ldr	r0, [pc, #84]	; (8001c04 <main+0x7ac>)
 8001bae:	f000 fa5d 	bl	800206c <servo_angle>




		         receivedFlag = 0;
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <main+0x79c>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	701a      	strb	r2, [r3, #0]
		     }

          uint8_t endMSG[] = "Message end\r\n";
 8001bb8:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001bbc:	f6a3 33c4 	subw	r3, r3, #3012	; 0xbc4
 8001bc0:	4a20      	ldr	r2, [pc, #128]	; (8001c44 <main+0x7ec>)
 8001bc2:	461c      	mov	r4, r3
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bc8:	c407      	stmia	r4!, {r0, r1, r2}
 8001bca:	8023      	strh	r3, [r4, #0]
          HAL_UART_Transmit(&huart1, endMSG, strlen((char*)endMSG),1000);
 8001bcc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fb1d 	bl	8000210 <strlen>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001bde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001be2:	4803      	ldr	r0, [pc, #12]	; (8001bf0 <main+0x798>)
 8001be4:	f006 fac2 	bl	800816c <HAL_UART_Transmit>
	  if(receivedFlag)
 8001be8:	e591      	b.n	800170e <main+0x2b6>
 8001bea:	bf00      	nop
 8001bec:	08013c0c 	.word	0x08013c0c
 8001bf0:	2000069c 	.word	0x2000069c
 8001bf4:	2000058f 	.word	0x2000058f
 8001bf8:	08013bdc 	.word	0x08013bdc
 8001bfc:	2000050c 	.word	0x2000050c
 8001c00:	08013c1c 	.word	0x08013c1c
 8001c04:	20000604 	.word	0x20000604
 8001c08:	20000594 	.word	0x20000594
 8001c0c:	200004b8 	.word	0x200004b8
 8001c10:	200005e0 	.word	0x200005e0
 8001c14:	08013be4 	.word	0x08013be4
 8001c18:	2000059c 	.word	0x2000059c
 8001c1c:	200005dc 	.word	0x200005dc
 8001c20:	ba23d70a 	.word	0xba23d70a
 8001c24:	461c4800 	.word	0x461c4800
 8001c28:	200005fc 	.word	0x200005fc
 8001c2c:	40768000 	.word	0x40768000
 8001c30:	40b00000 	.word	0x40b00000
 8001c34:	08013be8 	.word	0x08013be8
 8001c38:	08013bf0 	.word	0x08013bf0
 8001c3c:	20000598 	.word	0x20000598
 8001c40:	20000590 	.word	0x20000590
 8001c44:	08013c28 	.word	0x08013c28

08001c48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b094      	sub	sp, #80	; 0x50
 8001c4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c4e:	f107 0320 	add.w	r3, r7, #32
 8001c52:	2230      	movs	r2, #48	; 0x30
 8001c54:	2100      	movs	r1, #0
 8001c56:	4618      	mov	r0, r3
 8001c58:	f00c fec4 	bl	800e9e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c5c:	f107 030c 	add.w	r3, r7, #12
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c6c:	4b2b      	ldr	r3, [pc, #172]	; (8001d1c <SystemClock_Config+0xd4>)
 8001c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c70:	4a2a      	ldr	r2, [pc, #168]	; (8001d1c <SystemClock_Config+0xd4>)
 8001c72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c76:	6413      	str	r3, [r2, #64]	; 0x40
 8001c78:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <SystemClock_Config+0xd4>)
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c80:	60bb      	str	r3, [r7, #8]
 8001c82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c84:	4b26      	ldr	r3, [pc, #152]	; (8001d20 <SystemClock_Config+0xd8>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a25      	ldr	r2, [pc, #148]	; (8001d20 <SystemClock_Config+0xd8>)
 8001c8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c8e:	6013      	str	r3, [r2, #0]
 8001c90:	4b23      	ldr	r3, [pc, #140]	; (8001d20 <SystemClock_Config+0xd8>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c98:	607b      	str	r3, [r7, #4]
 8001c9a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ca0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001caa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001cae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001cb0:	2319      	movs	r3, #25
 8001cb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001cb4:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8001cb8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001cbe:	2302      	movs	r3, #2
 8001cc0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cc2:	f107 0320 	add.w	r3, r7, #32
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f002 fa6e 	bl	80041a8 <HAL_RCC_OscConfig>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001cd2:	f000 f8b7 	bl	8001e44 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001cd6:	f002 fa17 	bl	8004108 <HAL_PWREx_EnableOverDrive>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001ce0:	f000 f8b0 	bl	8001e44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ce4:	230f      	movs	r3, #15
 8001ce6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cf0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cf4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cf6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cfa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001cfc:	f107 030c 	add.w	r3, r7, #12
 8001d00:	2107      	movs	r1, #7
 8001d02:	4618      	mov	r0, r3
 8001d04:	f002 fdaa 	bl	800485c <HAL_RCC_ClockConfig>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001d0e:	f000 f899 	bl	8001e44 <Error_Handler>
  }
}
 8001d12:	bf00      	nop
 8001d14:	3750      	adds	r7, #80	; 0x50
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40007000 	.word	0x40007000

08001d24 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	2025      	movs	r0, #37	; 0x25
 8001d2e:	f000 fe89 	bl	8002a44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d32:	2025      	movs	r0, #37	; 0x25
 8001d34:	f000 feb2 	bl	8002a9c <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8001d38:	2200      	movs	r2, #0
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	2037      	movs	r0, #55	; 0x37
 8001d3e:	f000 fe81 	bl	8002a44 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001d42:	2037      	movs	r0, #55	; 0x37
 8001d44:	f000 feaa 	bl	8002a9c <HAL_NVIC_EnableIRQ>
}
 8001d48:	bf00      	nop
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a15      	ldr	r2, [pc, #84]	; (8001db0 <HAL_UART_RxCpltCallback+0x64>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d124      	bne.n	8001da8 <HAL_UART_RxCpltCallback+0x5c>
  {
    if (rxData != '\n' && rxBufferIndex < RX_BUFFER_SIZE - 1)
 8001d5e:	4b15      	ldr	r3, [pc, #84]	; (8001db4 <HAL_UART_RxCpltCallback+0x68>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2b0a      	cmp	r3, #10
 8001d64:	d00f      	beq.n	8001d86 <HAL_UART_RxCpltCallback+0x3a>
 8001d66:	4b14      	ldr	r3, [pc, #80]	; (8001db8 <HAL_UART_RxCpltCallback+0x6c>)
 8001d68:	881b      	ldrh	r3, [r3, #0]
 8001d6a:	2b7e      	cmp	r3, #126	; 0x7e
 8001d6c:	d80b      	bhi.n	8001d86 <HAL_UART_RxCpltCallback+0x3a>
    {
      rxBuffer[rxBufferIndex++] = rxData;
 8001d6e:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <HAL_UART_RxCpltCallback+0x6c>)
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	1c5a      	adds	r2, r3, #1
 8001d74:	b291      	uxth	r1, r2
 8001d76:	4a10      	ldr	r2, [pc, #64]	; (8001db8 <HAL_UART_RxCpltCallback+0x6c>)
 8001d78:	8011      	strh	r1, [r2, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	4b0d      	ldr	r3, [pc, #52]	; (8001db4 <HAL_UART_RxCpltCallback+0x68>)
 8001d7e:	7819      	ldrb	r1, [r3, #0]
 8001d80:	4b0e      	ldr	r3, [pc, #56]	; (8001dbc <HAL_UART_RxCpltCallback+0x70>)
 8001d82:	5499      	strb	r1, [r3, r2]
 8001d84:	e00b      	b.n	8001d9e <HAL_UART_RxCpltCallback+0x52>
    }
    else
    {
      rxBuffer[rxBufferIndex] = '\0';
 8001d86:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <HAL_UART_RxCpltCallback+0x6c>)
 8001d88:	881b      	ldrh	r3, [r3, #0]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4b0b      	ldr	r3, [pc, #44]	; (8001dbc <HAL_UART_RxCpltCallback+0x70>)
 8001d8e:	2100      	movs	r1, #0
 8001d90:	5499      	strb	r1, [r3, r2]
      rxBufferIndex = 0;
 8001d92:	4b09      	ldr	r3, [pc, #36]	; (8001db8 <HAL_UART_RxCpltCallback+0x6c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	801a      	strh	r2, [r3, #0]
      receivedFlag = 1; // ?? ?????? ? ???? ?????.
 8001d98:	4b09      	ldr	r3, [pc, #36]	; (8001dc0 <HAL_UART_RxCpltCallback+0x74>)
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	701a      	strb	r2, [r3, #0]
    }
    HAL_UART_Receive_IT(&huart1, &rxData, 1);
 8001d9e:	2201      	movs	r2, #1
 8001da0:	4904      	ldr	r1, [pc, #16]	; (8001db4 <HAL_UART_RxCpltCallback+0x68>)
 8001da2:	4808      	ldr	r0, [pc, #32]	; (8001dc4 <HAL_UART_RxCpltCallback+0x78>)
 8001da4:	f006 fa65 	bl	8008272 <HAL_UART_Receive_IT>
  }
}
 8001da8:	bf00      	nop
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40011000 	.word	0x40011000
 8001db4:	2000058e 	.word	0x2000058e
 8001db8:	2000058c 	.word	0x2000058c
 8001dbc:	2000050c 	.word	0x2000050c
 8001dc0:	2000058f 	.word	0x2000058f
 8001dc4:	2000069c 	.word	0x2000069c

08001dc8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_8) // A?? ??? ????
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dd8:	d113      	bne.n	8001e02 <HAL_GPIO_EXTI_Callback+0x3a>
  {
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)) // B?  ??
 8001dda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dde:	4816      	ldr	r0, [pc, #88]	; (8001e38 <HAL_GPIO_EXTI_Callback+0x70>)
 8001de0:	f001 fa82 	bl	80032e8 <HAL_GPIO_ReadPin>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d005      	beq.n	8001df6 <HAL_GPIO_EXTI_Callback+0x2e>
    {
      encoderCount++;
 8001dea:	4b14      	ldr	r3, [pc, #80]	; (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	3301      	adds	r3, #1
 8001df0:	4a12      	ldr	r2, [pc, #72]	; (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001df2:	6013      	str	r3, [r2, #0]
    else
    {
      encoderCount++;
    }
  }
}
 8001df4:	e01c      	b.n	8001e30 <HAL_GPIO_EXTI_Callback+0x68>
      encoderCount--;
 8001df6:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	4a0f      	ldr	r2, [pc, #60]	; (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001dfe:	6013      	str	r3, [r2, #0]
}
 8001e00:	e016      	b.n	8001e30 <HAL_GPIO_EXTI_Callback+0x68>
  else if (GPIO_Pin == GPIO_PIN_15) // B?? ??? ????
 8001e02:	88fb      	ldrh	r3, [r7, #6]
 8001e04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e08:	d112      	bne.n	8001e30 <HAL_GPIO_EXTI_Callback+0x68>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)) // A?  ??
 8001e0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e0e:	480c      	ldr	r0, [pc, #48]	; (8001e40 <HAL_GPIO_EXTI_Callback+0x78>)
 8001e10:	f001 fa6a 	bl	80032e8 <HAL_GPIO_ReadPin>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d005      	beq.n	8001e26 <HAL_GPIO_EXTI_Callback+0x5e>
      encoderCount--;
 8001e1a:	4b08      	ldr	r3, [pc, #32]	; (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	4a06      	ldr	r2, [pc, #24]	; (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001e22:	6013      	str	r3, [r2, #0]
}
 8001e24:	e004      	b.n	8001e30 <HAL_GPIO_EXTI_Callback+0x68>
      encoderCount++;
 8001e26:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	4a03      	ldr	r2, [pc, #12]	; (8001e3c <HAL_GPIO_EXTI_Callback+0x74>)
 8001e2e:	6013      	str	r3, [r2, #0]
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40020400 	.word	0x40020400
 8001e3c:	200005fc 	.word	0x200005fc
 8001e40:	40020000 	.word	0x40020000

08001e44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e48:	b672      	cpsid	i
}
 8001e4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e4c:	e7fe      	b.n	8001e4c <Error_Handler+0x8>

08001e4e <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
 8001e56:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001e58:	bf00      	nop
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <stepRev>:
#include "gpio.h"
#include "tim.h"

#define PULSE 200

void stepRev(int ANG) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
	// ENA D2 PG7 GPIOG GPIO_PIN_6
	// CLK D3 PB4 GPIOB GPIO_PIN_4
	// DIR D4 PG7 GPIOG GPIO_PIN_7


  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);  // ENA
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2140      	movs	r1, #64	; 0x40
 8001e70:	482e      	ldr	r0, [pc, #184]	; (8001f2c <stepRev+0xc8>)
 8001e72:	f001 fa59 	bl	8003328 <HAL_GPIO_WritePin>

  if (ANG != 0) {
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d04d      	beq.n	8001f18 <stepRev+0xb4>
    int direction = (ANG > 0) ? 1 : -1;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	dd01      	ble.n	8001e86 <stepRev+0x22>
 8001e82:	2301      	movs	r3, #1
 8001e84:	e001      	b.n	8001e8a <stepRev+0x26>
 8001e86:	f04f 33ff 	mov.w	r3, #4294967295
 8001e8a:	613b      	str	r3, [r7, #16]
    ANG *= direction;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	fb02 f303 	mul.w	r3, r2, r3
 8001e94:	607b      	str	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	bf0c      	ite	eq
 8001e9c:	2301      	moveq	r3, #1
 8001e9e:	2300      	movne	r3, #0
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	2180      	movs	r1, #128	; 0x80
 8001ea6:	4821      	ldr	r0, [pc, #132]	; (8001f2c <stepRev+0xc8>)
 8001ea8:	f001 fa3e 	bl	8003328 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8001eac:	2200      	movs	r2, #0
 8001eae:	2140      	movs	r1, #64	; 0x40
 8001eb0:	481e      	ldr	r0, [pc, #120]	; (8001f2c <stepRev+0xc8>)
 8001eb2:	f001 fa39 	bl	8003328 <HAL_GPIO_WritePin>
    uint32_t steps = PULSE * ANG / 360.0;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	22c8      	movs	r2, #200	; 0xc8
 8001eba:	fb02 f303 	mul.w	r3, r2, r3
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe fb50 	bl	8000564 <__aeabi_i2d>
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	4b19      	ldr	r3, [pc, #100]	; (8001f30 <stepRev+0xcc>)
 8001eca:	f7fe fcdf 	bl	800088c <__aeabi_ddiv>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f7fe fe87 	bl	8000be8 <__aeabi_d2uiz>
 8001eda:	4603      	mov	r3, r0
 8001edc:	60fb      	str	r3, [r7, #12]
    uint32_t pulse_delay_ms_ = 5; // 6rpm
 8001ede:	2305      	movs	r3, #5
 8001ee0:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < steps; i++) {
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]
 8001ee6:	e012      	b.n	8001f0e <stepRev+0xaa>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET); //CLK
 8001ee8:	2201      	movs	r2, #1
 8001eea:	2110      	movs	r1, #16
 8001eec:	4811      	ldr	r0, [pc, #68]	; (8001f34 <stepRev+0xd0>)
 8001eee:	f001 fa1b 	bl	8003328 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 8001ef2:	68b8      	ldr	r0, [r7, #8]
 8001ef4:	f000 fc92 	bl	800281c <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); //CLK
 8001ef8:	2200      	movs	r2, #0
 8001efa:	2110      	movs	r1, #16
 8001efc:	480d      	ldr	r0, [pc, #52]	; (8001f34 <stepRev+0xd0>)
 8001efe:	f001 fa13 	bl	8003328 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 8001f02:	68b8      	ldr	r0, [r7, #8]
 8001f04:	f000 fc8a 	bl	800281c <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d8e8      	bhi.n	8001ee8 <stepRev+0x84>
  }
  else {
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
  }

}
 8001f16:	e004      	b.n	8001f22 <stepRev+0xbe>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2140      	movs	r1, #64	; 0x40
 8001f1c:	4803      	ldr	r0, [pc, #12]	; (8001f2c <stepRev+0xc8>)
 8001f1e:	f001 fa03 	bl	8003328 <HAL_GPIO_WritePin>
}
 8001f22:	bf00      	nop
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40021800 	.word	0x40021800
 8001f30:	40768000 	.word	0x40768000
 8001f34:	40020400 	.word	0x40020400

08001f38 <stepLin>:

void stepLin(int DIST) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]

	// ENA D5 PI0 GPIOI GPIO_PIN_0
	// CLK D8 PI2 GPIOI GPIO_PIN_2
	// DIR D7 PI3 GPIOI GPIO_PIN_3

	float ANG = DIST * 360.0 / 8; // 1 rev -> 8 mm
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7fe fb0f 	bl	8000564 <__aeabi_i2d>
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	4b44      	ldr	r3, [pc, #272]	; (800205c <stepLin+0x124>)
 8001f4c:	f7fe fb74 	bl	8000638 <__aeabi_dmul>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4610      	mov	r0, r2
 8001f56:	4619      	mov	r1, r3
 8001f58:	f04f 0200 	mov.w	r2, #0
 8001f5c:	4b40      	ldr	r3, [pc, #256]	; (8002060 <stepLin+0x128>)
 8001f5e:	f7fe fc95 	bl	800088c <__aeabi_ddiv>
 8001f62:	4602      	mov	r2, r0
 8001f64:	460b      	mov	r3, r1
 8001f66:	4610      	mov	r0, r2
 8001f68:	4619      	mov	r1, r3
 8001f6a:	f7fe fe5d 	bl	8000c28 <__aeabi_d2f>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	61bb      	str	r3, [r7, #24]


  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 8001f72:	2201      	movs	r2, #1
 8001f74:	2101      	movs	r1, #1
 8001f76:	483b      	ldr	r0, [pc, #236]	; (8002064 <stepLin+0x12c>)
 8001f78:	f001 f9d6 	bl	8003328 <HAL_GPIO_WritePin>

  if (ANG != 0) {
 8001f7c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f80:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f88:	d05a      	beq.n	8002040 <stepLin+0x108>
    int direction = (ANG > 0) ? 1 : -1;
 8001f8a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f96:	dd01      	ble.n	8001f9c <stepLin+0x64>
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e001      	b.n	8001fa0 <stepLin+0x68>
 8001f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa0:	617b      	str	r3, [r7, #20]
    ANG *= direction;
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	ee07 3a90 	vmov	s15, r3
 8001fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fac:	ed97 7a06 	vldr	s14, [r7, #24]
 8001fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb4:	edc7 7a06 	vstr	s15, [r7, #24]
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	bf0c      	ite	eq
 8001fbe:	2301      	moveq	r3, #1
 8001fc0:	2300      	movne	r3, #0
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	2108      	movs	r1, #8
 8001fc8:	4826      	ldr	r0, [pc, #152]	; (8002064 <stepLin+0x12c>)
 8001fca:	f001 f9ad 	bl	8003328 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	4824      	ldr	r0, [pc, #144]	; (8002064 <stepLin+0x12c>)
 8001fd4:	f001 f9a8 	bl	8003328 <HAL_GPIO_WritePin>
    uint32_t steps = PULSE * ANG / 360.0;
 8001fd8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fdc:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002068 <stepLin+0x130>
 8001fe0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fe4:	ee17 0a90 	vmov	r0, s15
 8001fe8:	f7fe face 	bl	8000588 <__aeabi_f2d>
 8001fec:	f04f 0200 	mov.w	r2, #0
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	; (800205c <stepLin+0x124>)
 8001ff2:	f7fe fc4b 	bl	800088c <__aeabi_ddiv>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	4610      	mov	r0, r2
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	f7fe fdf3 	bl	8000be8 <__aeabi_d2uiz>
 8002002:	4603      	mov	r3, r0
 8002004:	613b      	str	r3, [r7, #16]
    uint32_t pulse_delay_ms_ = 1; // 6rpm
 8002006:	2301      	movs	r3, #1
 8002008:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < steps; i++) {
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
 800200e:	e012      	b.n	8002036 <stepLin+0xfe>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_SET); // CLK
 8002010:	2201      	movs	r2, #1
 8002012:	2104      	movs	r1, #4
 8002014:	4813      	ldr	r0, [pc, #76]	; (8002064 <stepLin+0x12c>)
 8002016:	f001 f987 	bl	8003328 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 800201a:	68f8      	ldr	r0, [r7, #12]
 800201c:	f000 fbfe 	bl	800281c <HAL_Delay>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_RESET); // CLK
 8002020:	2200      	movs	r2, #0
 8002022:	2104      	movs	r1, #4
 8002024:	480f      	ldr	r0, [pc, #60]	; (8002064 <stepLin+0x12c>)
 8002026:	f001 f97f 	bl	8003328 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 800202a:	68f8      	ldr	r0, [r7, #12]
 800202c:	f000 fbf6 	bl	800281c <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	3301      	adds	r3, #1
 8002034:	61fb      	str	r3, [r7, #28]
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	429a      	cmp	r2, r3
 800203c:	d8e8      	bhi.n	8002010 <stepLin+0xd8>
 800203e:	e004      	b.n	800204a <stepLin+0x112>
    }
  }
  else {
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 8002040:	2200      	movs	r2, #0
 8002042:	2101      	movs	r1, #1
 8002044:	4807      	ldr	r0, [pc, #28]	; (8002064 <stepLin+0x12c>)
 8002046:	f001 f96f 	bl	8003328 <HAL_GPIO_WritePin>
  }

  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 800204a:	2201      	movs	r2, #1
 800204c:	2101      	movs	r1, #1
 800204e:	4805      	ldr	r0, [pc, #20]	; (8002064 <stepLin+0x12c>)
 8002050:	f001 f96a 	bl	8003328 <HAL_GPIO_WritePin>

}
 8002054:	bf00      	nop
 8002056:	3720      	adds	r7, #32
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40768000 	.word	0x40768000
 8002060:	40200000 	.word	0x40200000
 8002064:	40022000 	.word	0x40022000
 8002068:	43480000 	.word	0x43480000

0800206c <servo_angle>:

void servo_angle(TIM_HandleTypeDef *htim, uint32_t channel, int step) {
 800206c:	b480      	push	{r7}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]

	// 1 step is 0.8 mm
    if (step > 17)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2b11      	cmp	r3, #17
 800207c:	dd01      	ble.n	8002082 <servo_angle+0x16>
    	step = 17; //   
 800207e:	2311      	movs	r3, #17
 8002080:	607b      	str	r3, [r7, #4]

    int pulse_width = 21-step; //    (0 180)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f1c3 0315 	rsb	r3, r3, #21
 8002088:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d104      	bne.n	800209a <servo_angle+0x2e>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002098:	e023      	b.n	80020e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	2b04      	cmp	r3, #4
 800209e:	d104      	bne.n	80020aa <servo_angle+0x3e>
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80020a8:	e01b      	b.n	80020e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	2b08      	cmp	r3, #8
 80020ae:	d104      	bne.n	80020ba <servo_angle+0x4e>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80020b8:	e013      	b.n	80020e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	2b0c      	cmp	r3, #12
 80020be:	d104      	bne.n	80020ca <servo_angle+0x5e>
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	6413      	str	r3, [r2, #64]	; 0x40
}
 80020c8:	e00b      	b.n	80020e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	2b10      	cmp	r3, #16
 80020ce:	d104      	bne.n	80020da <servo_angle+0x6e>
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	6593      	str	r3, [r2, #88]	; 0x58
}
 80020d8:	e003      	b.n	80020e2 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 80020e2:	bf00      	nop
 80020e4:	371c      	adds	r7, #28
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
	...

080020f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80020f6:	4b0f      	ldr	r3, [pc, #60]	; (8002134 <HAL_MspInit+0x44>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fa:	4a0e      	ldr	r2, [pc, #56]	; (8002134 <HAL_MspInit+0x44>)
 80020fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002100:	6413      	str	r3, [r2, #64]	; 0x40
 8002102:	4b0c      	ldr	r3, [pc, #48]	; (8002134 <HAL_MspInit+0x44>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210a:	607b      	str	r3, [r7, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210e:	4b09      	ldr	r3, [pc, #36]	; (8002134 <HAL_MspInit+0x44>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	4a08      	ldr	r2, [pc, #32]	; (8002134 <HAL_MspInit+0x44>)
 8002114:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002118:	6453      	str	r3, [r2, #68]	; 0x44
 800211a:	4b06      	ldr	r3, [pc, #24]	; (8002134 <HAL_MspInit+0x44>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002122:	603b      	str	r3, [r7, #0]
 8002124:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	40023800 	.word	0x40023800

08002138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800213c:	e7fe      	b.n	800213c <NMI_Handler+0x4>

0800213e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800213e:	b480      	push	{r7}
 8002140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002142:	e7fe      	b.n	8002142 <HardFault_Handler+0x4>

08002144 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002148:	e7fe      	b.n	8002148 <MemManage_Handler+0x4>

0800214a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800214a:	b480      	push	{r7}
 800214c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800214e:	e7fe      	b.n	800214e <BusFault_Handler+0x4>

08002150 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002154:	e7fe      	b.n	8002154 <UsageFault_Handler+0x4>

08002156 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002156:	b480      	push	{r7}
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002172:	b480      	push	{r7}
 8002174:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002184:	f000 fb2a 	bl	80027dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002188:	bf00      	nop
 800218a:	bd80      	pop	{r7, pc}

0800218c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002190:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002194:	f001 f8f4 	bl	8003380 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	bd80      	pop	{r7, pc}

0800219c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021a0:	4802      	ldr	r0, [pc, #8]	; (80021ac <USART1_IRQHandler+0x10>)
 80021a2:	f006 f8ab 	bl	80082fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	2000069c 	.word	0x2000069c

080021b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80021b4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80021b8:	f001 f8e2 	bl	8003380 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}

080021c0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80021c4:	4802      	ldr	r0, [pc, #8]	; (80021d0 <TIM7_IRQHandler+0x10>)
 80021c6:	f004 f9e3 	bl	8006590 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	20000650 	.word	0x20000650

080021d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  return 1;
 80021d8:	2301      	movs	r3, #1
}
 80021da:	4618      	mov	r0, r3
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <_kill>:

int _kill(int pid, int sig)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021ee:	f00c fbc1 	bl	800e974 <__errno>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2216      	movs	r2, #22
 80021f6:	601a      	str	r2, [r3, #0]
  return -1;
 80021f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3708      	adds	r7, #8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <_exit>:

void _exit (int status)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800220c:	f04f 31ff 	mov.w	r1, #4294967295
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff ffe7 	bl	80021e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002216:	e7fe      	b.n	8002216 <_exit+0x12>

08002218 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	60b9      	str	r1, [r7, #8]
 8002222:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002224:	2300      	movs	r3, #0
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	e00a      	b.n	8002240 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800222a:	f3af 8000 	nop.w
 800222e:	4601      	mov	r1, r0
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	1c5a      	adds	r2, r3, #1
 8002234:	60ba      	str	r2, [r7, #8]
 8002236:	b2ca      	uxtb	r2, r1
 8002238:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	3301      	adds	r3, #1
 800223e:	617b      	str	r3, [r7, #20]
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	429a      	cmp	r2, r3
 8002246:	dbf0      	blt.n	800222a <_read+0x12>
  }

  return len;
 8002248:	687b      	ldr	r3, [r7, #4]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b086      	sub	sp, #24
 8002256:	af00      	add	r7, sp, #0
 8002258:	60f8      	str	r0, [r7, #12]
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	e009      	b.n	8002278 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	1c5a      	adds	r2, r3, #1
 8002268:	60ba      	str	r2, [r7, #8]
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	3301      	adds	r3, #1
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	429a      	cmp	r2, r3
 800227e:	dbf1      	blt.n	8002264 <_write+0x12>
  }
  return len;
 8002280:	687b      	ldr	r3, [r7, #4]
}
 8002282:	4618      	mov	r0, r3
 8002284:	3718      	adds	r7, #24
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <_close>:

int _close(int file)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002296:	4618      	mov	r0, r3
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr

080022a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022b2:	605a      	str	r2, [r3, #4]
  return 0;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <_isatty>:

int _isatty(int file)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022ca:	2301      	movs	r3, #1
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3714      	adds	r7, #20
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
	...

080022f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022fc:	4a14      	ldr	r2, [pc, #80]	; (8002350 <_sbrk+0x5c>)
 80022fe:	4b15      	ldr	r3, [pc, #84]	; (8002354 <_sbrk+0x60>)
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002308:	4b13      	ldr	r3, [pc, #76]	; (8002358 <_sbrk+0x64>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d102      	bne.n	8002316 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002310:	4b11      	ldr	r3, [pc, #68]	; (8002358 <_sbrk+0x64>)
 8002312:	4a12      	ldr	r2, [pc, #72]	; (800235c <_sbrk+0x68>)
 8002314:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002316:	4b10      	ldr	r3, [pc, #64]	; (8002358 <_sbrk+0x64>)
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4413      	add	r3, r2
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	429a      	cmp	r2, r3
 8002322:	d207      	bcs.n	8002334 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002324:	f00c fb26 	bl	800e974 <__errno>
 8002328:	4603      	mov	r3, r0
 800232a:	220c      	movs	r2, #12
 800232c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800232e:	f04f 33ff 	mov.w	r3, #4294967295
 8002332:	e009      	b.n	8002348 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002334:	4b08      	ldr	r3, [pc, #32]	; (8002358 <_sbrk+0x64>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800233a:	4b07      	ldr	r3, [pc, #28]	; (8002358 <_sbrk+0x64>)
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4413      	add	r3, r2
 8002342:	4a05      	ldr	r2, [pc, #20]	; (8002358 <_sbrk+0x64>)
 8002344:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002346:	68fb      	ldr	r3, [r7, #12]
}
 8002348:	4618      	mov	r0, r3
 800234a:	3718      	adds	r7, #24
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	20050000 	.word	0x20050000
 8002354:	00000400 	.word	0x00000400
 8002358:	20000600 	.word	0x20000600
 800235c:	20000778 	.word	0x20000778

08002360 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002364:	4b06      	ldr	r3, [pc, #24]	; (8002380 <SystemInit+0x20>)
 8002366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800236a:	4a05      	ldr	r2, [pc, #20]	; (8002380 <SystemInit+0x20>)
 800236c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002370:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002374:	bf00      	nop
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	e000ed00 	.word	0xe000ed00

08002384 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08e      	sub	sp, #56	; 0x38
 8002388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800238a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800238e:	2200      	movs	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
 8002392:	605a      	str	r2, [r3, #4]
 8002394:	609a      	str	r2, [r3, #8]
 8002396:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	2200      	movs	r2, #0
 800239e:	601a      	str	r2, [r3, #0]
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023a4:	463b      	mov	r3, r7
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	605a      	str	r2, [r3, #4]
 80023ac:	609a      	str	r2, [r3, #8]
 80023ae:	60da      	str	r2, [r3, #12]
 80023b0:	611a      	str	r2, [r3, #16]
 80023b2:	615a      	str	r2, [r3, #20]
 80023b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023b6:	4b2d      	ldr	r3, [pc, #180]	; (800246c <MX_TIM2_Init+0xe8>)
 80023b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800-1;
 80023be:	4b2b      	ldr	r3, [pc, #172]	; (800246c <MX_TIM2_Init+0xe8>)
 80023c0:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80023c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c6:	4b29      	ldr	r3, [pc, #164]	; (800246c <MX_TIM2_Init+0xe8>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 80023cc:	4b27      	ldr	r3, [pc, #156]	; (800246c <MX_TIM2_Init+0xe8>)
 80023ce:	2231      	movs	r2, #49	; 0x31
 80023d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023d2:	4b26      	ldr	r3, [pc, #152]	; (800246c <MX_TIM2_Init+0xe8>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d8:	4b24      	ldr	r3, [pc, #144]	; (800246c <MX_TIM2_Init+0xe8>)
 80023da:	2200      	movs	r2, #0
 80023dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023de:	4823      	ldr	r0, [pc, #140]	; (800246c <MX_TIM2_Init+0xe8>)
 80023e0:	f003 fcc2 	bl	8005d68 <HAL_TIM_Base_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80023ea:	f7ff fd2b 	bl	8001e44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023f2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023f8:	4619      	mov	r1, r3
 80023fa:	481c      	ldr	r0, [pc, #112]	; (800246c <MX_TIM2_Init+0xe8>)
 80023fc:	f004 fc50 	bl	8006ca0 <HAL_TIM_ConfigClockSource>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002406:	f7ff fd1d 	bl	8001e44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800240a:	4818      	ldr	r0, [pc, #96]	; (800246c <MX_TIM2_Init+0xe8>)
 800240c:	f003 fdcc 	bl	8005fa8 <HAL_TIM_PWM_Init>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002416:	f7ff fd15 	bl	8001e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800241e:	2300      	movs	r3, #0
 8002420:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002422:	f107 031c 	add.w	r3, r7, #28
 8002426:	4619      	mov	r1, r3
 8002428:	4810      	ldr	r0, [pc, #64]	; (800246c <MX_TIM2_Init+0xe8>)
 800242a:	f005 fc69 	bl	8007d00 <HAL_TIMEx_MasterConfigSynchronization>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002434:	f7ff fd06 	bl	8001e44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002438:	2360      	movs	r3, #96	; 0x60
 800243a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800243c:	2300      	movs	r3, #0
 800243e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002440:	2300      	movs	r3, #0
 8002442:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002444:	2300      	movs	r3, #0
 8002446:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002448:	463b      	mov	r3, r7
 800244a:	2200      	movs	r2, #0
 800244c:	4619      	mov	r1, r3
 800244e:	4807      	ldr	r0, [pc, #28]	; (800246c <MX_TIM2_Init+0xe8>)
 8002450:	f004 f9be 	bl	80067d0 <HAL_TIM_PWM_ConfigChannel>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800245a:	f7ff fcf3 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800245e:	4803      	ldr	r0, [pc, #12]	; (800246c <MX_TIM2_Init+0xe8>)
 8002460:	f000 f86e 	bl	8002540 <HAL_TIM_MspPostInit>

}
 8002464:	bf00      	nop
 8002466:	3738      	adds	r7, #56	; 0x38
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000604 	.word	0x20000604

08002470 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002476:	1d3b      	adds	r3, r7, #4
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002480:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <MX_TIM7_Init+0x64>)
 8002482:	4a15      	ldr	r2, [pc, #84]	; (80024d8 <MX_TIM7_Init+0x68>)
 8002484:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10800-1;
 8002486:	4b13      	ldr	r3, [pc, #76]	; (80024d4 <MX_TIM7_Init+0x64>)
 8002488:	f642 222f 	movw	r2, #10799	; 0x2a2f
 800248c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800248e:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <MX_TIM7_Init+0x64>)
 8002490:	2200      	movs	r2, #0
 8002492:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50-1;
 8002494:	4b0f      	ldr	r3, [pc, #60]	; (80024d4 <MX_TIM7_Init+0x64>)
 8002496:	2231      	movs	r2, #49	; 0x31
 8002498:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800249a:	4b0e      	ldr	r3, [pc, #56]	; (80024d4 <MX_TIM7_Init+0x64>)
 800249c:	2200      	movs	r2, #0
 800249e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80024a0:	480c      	ldr	r0, [pc, #48]	; (80024d4 <MX_TIM7_Init+0x64>)
 80024a2:	f003 fc61 	bl	8005d68 <HAL_TIM_Base_Init>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80024ac:	f7ff fcca 	bl	8001e44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024b0:	2300      	movs	r3, #0
 80024b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80024b8:	1d3b      	adds	r3, r7, #4
 80024ba:	4619      	mov	r1, r3
 80024bc:	4805      	ldr	r0, [pc, #20]	; (80024d4 <MX_TIM7_Init+0x64>)
 80024be:	f005 fc1f 	bl	8007d00 <HAL_TIMEx_MasterConfigSynchronization>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80024c8:	f7ff fcbc 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80024cc:	bf00      	nop
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20000650 	.word	0x20000650
 80024d8:	40001400 	.word	0x40001400

080024dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024ec:	d10c      	bne.n	8002508 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024ee:	4b12      	ldr	r3, [pc, #72]	; (8002538 <HAL_TIM_Base_MspInit+0x5c>)
 80024f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f2:	4a11      	ldr	r2, [pc, #68]	; (8002538 <HAL_TIM_Base_MspInit+0x5c>)
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	6413      	str	r3, [r2, #64]	; 0x40
 80024fa:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <HAL_TIM_Base_MspInit+0x5c>)
 80024fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002506:	e010      	b.n	800252a <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0b      	ldr	r2, [pc, #44]	; (800253c <HAL_TIM_Base_MspInit+0x60>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d10b      	bne.n	800252a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002512:	4b09      	ldr	r3, [pc, #36]	; (8002538 <HAL_TIM_Base_MspInit+0x5c>)
 8002514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002516:	4a08      	ldr	r2, [pc, #32]	; (8002538 <HAL_TIM_Base_MspInit+0x5c>)
 8002518:	f043 0320 	orr.w	r3, r3, #32
 800251c:	6413      	str	r3, [r2, #64]	; 0x40
 800251e:	4b06      	ldr	r3, [pc, #24]	; (8002538 <HAL_TIM_Base_MspInit+0x5c>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	f003 0320 	and.w	r3, r3, #32
 8002526:	60bb      	str	r3, [r7, #8]
 8002528:	68bb      	ldr	r3, [r7, #8]
}
 800252a:	bf00      	nop
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40023800 	.word	0x40023800
 800253c:	40001400 	.word	0x40001400

08002540 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b088      	sub	sp, #32
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002548:	f107 030c 	add.w	r3, r7, #12
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	609a      	str	r2, [r3, #8]
 8002554:	60da      	str	r2, [r3, #12]
 8002556:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002560:	d11c      	bne.n	800259c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002562:	4b10      	ldr	r3, [pc, #64]	; (80025a4 <HAL_TIM_MspPostInit+0x64>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	4a0f      	ldr	r2, [pc, #60]	; (80025a4 <HAL_TIM_MspPostInit+0x64>)
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	6313      	str	r3, [r2, #48]	; 0x30
 800256e:	4b0d      	ldr	r3, [pc, #52]	; (80025a4 <HAL_TIM_MspPostInit+0x64>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	60bb      	str	r3, [r7, #8]
 8002578:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800257a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800257e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002580:	2302      	movs	r3, #2
 8002582:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002588:	2300      	movs	r3, #0
 800258a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800258c:	2301      	movs	r3, #1
 800258e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002590:	f107 030c 	add.w	r3, r7, #12
 8002594:	4619      	mov	r1, r3
 8002596:	4804      	ldr	r0, [pc, #16]	; (80025a8 <HAL_TIM_MspPostInit+0x68>)
 8002598:	f000 fb36 	bl	8002c08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800259c:	bf00      	nop
 800259e:	3720      	adds	r7, #32
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40023800 	.word	0x40023800
 80025a8:	40020000 	.word	0x40020000

080025ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80025b0:	4b14      	ldr	r3, [pc, #80]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025b2:	4a15      	ldr	r2, [pc, #84]	; (8002608 <MX_USART1_UART_Init+0x5c>)
 80025b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80025b6:	4b13      	ldr	r3, [pc, #76]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025be:	4b11      	ldr	r3, [pc, #68]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025c4:	4b0f      	ldr	r3, [pc, #60]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80025ca:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80025d0:	4b0c      	ldr	r3, [pc, #48]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025d2:	220c      	movs	r2, #12
 80025d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025d6:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025d8:	2200      	movs	r2, #0
 80025da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80025dc:	4b09      	ldr	r3, [pc, #36]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025de:	2200      	movs	r2, #0
 80025e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025e2:	4b08      	ldr	r3, [pc, #32]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025e8:	4b06      	ldr	r3, [pc, #24]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025ee:	4805      	ldr	r0, [pc, #20]	; (8002604 <MX_USART1_UART_Init+0x58>)
 80025f0:	f005 fcfc 	bl	8007fec <HAL_UART_Init>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80025fa:	f7ff fc23 	bl	8001e44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	2000069c 	.word	0x2000069c
 8002608:	40011000 	.word	0x40011000

0800260c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b0ac      	sub	sp, #176	; 0xb0
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002614:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]
 800261e:	609a      	str	r2, [r3, #8]
 8002620:	60da      	str	r2, [r3, #12]
 8002622:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002624:	f107 0318 	add.w	r3, r7, #24
 8002628:	2284      	movs	r2, #132	; 0x84
 800262a:	2100      	movs	r1, #0
 800262c:	4618      	mov	r0, r3
 800262e:	f00c f9d9 	bl	800e9e4 <memset>
  if(uartHandle->Instance==USART1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a32      	ldr	r2, [pc, #200]	; (8002700 <HAL_UART_MspInit+0xf4>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d15c      	bne.n	80026f6 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800263c:	2340      	movs	r3, #64	; 0x40
 800263e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002640:	2300      	movs	r3, #0
 8002642:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002644:	f107 0318 	add.w	r3, r7, #24
 8002648:	4618      	mov	r0, r3
 800264a:	f002 fba9 	bl	8004da0 <HAL_RCCEx_PeriphCLKConfig>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002654:	f7ff fbf6 	bl	8001e44 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002658:	4b2a      	ldr	r3, [pc, #168]	; (8002704 <HAL_UART_MspInit+0xf8>)
 800265a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265c:	4a29      	ldr	r2, [pc, #164]	; (8002704 <HAL_UART_MspInit+0xf8>)
 800265e:	f043 0310 	orr.w	r3, r3, #16
 8002662:	6453      	str	r3, [r2, #68]	; 0x44
 8002664:	4b27      	ldr	r3, [pc, #156]	; (8002704 <HAL_UART_MspInit+0xf8>)
 8002666:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002668:	f003 0310 	and.w	r3, r3, #16
 800266c:	617b      	str	r3, [r7, #20]
 800266e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002670:	4b24      	ldr	r3, [pc, #144]	; (8002704 <HAL_UART_MspInit+0xf8>)
 8002672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002674:	4a23      	ldr	r2, [pc, #140]	; (8002704 <HAL_UART_MspInit+0xf8>)
 8002676:	f043 0302 	orr.w	r3, r3, #2
 800267a:	6313      	str	r3, [r2, #48]	; 0x30
 800267c:	4b21      	ldr	r3, [pc, #132]	; (8002704 <HAL_UART_MspInit+0xf8>)
 800267e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	613b      	str	r3, [r7, #16]
 8002686:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002688:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <HAL_UART_MspInit+0xf8>)
 800268a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268c:	4a1d      	ldr	r2, [pc, #116]	; (8002704 <HAL_UART_MspInit+0xf8>)
 800268e:	f043 0301 	orr.w	r3, r3, #1
 8002692:	6313      	str	r3, [r2, #48]	; 0x30
 8002694:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <HAL_UART_MspInit+0xf8>)
 8002696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80026a0:	2380      	movs	r3, #128	; 0x80
 80026a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a6:	2302      	movs	r3, #2
 80026a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b2:	2303      	movs	r3, #3
 80026b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026b8:	2307      	movs	r3, #7
 80026ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026c2:	4619      	mov	r1, r3
 80026c4:	4810      	ldr	r0, [pc, #64]	; (8002708 <HAL_UART_MspInit+0xfc>)
 80026c6:	f000 fa9f 	bl	8002c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d2:	2302      	movs	r3, #2
 80026d4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d8:	2300      	movs	r3, #0
 80026da:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026de:	2303      	movs	r3, #3
 80026e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026e4:	2307      	movs	r3, #7
 80026e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ea:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80026ee:	4619      	mov	r1, r3
 80026f0:	4806      	ldr	r0, [pc, #24]	; (800270c <HAL_UART_MspInit+0x100>)
 80026f2:	f000 fa89 	bl	8002c08 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80026f6:	bf00      	nop
 80026f8:	37b0      	adds	r7, #176	; 0xb0
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40011000 	.word	0x40011000
 8002704:	40023800 	.word	0x40023800
 8002708:	40020400 	.word	0x40020400
 800270c:	40020000 	.word	0x40020000

08002710 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002710:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002748 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002714:	480d      	ldr	r0, [pc, #52]	; (800274c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002716:	490e      	ldr	r1, [pc, #56]	; (8002750 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002718:	4a0e      	ldr	r2, [pc, #56]	; (8002754 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800271a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800271c:	e002      	b.n	8002724 <LoopCopyDataInit>

0800271e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800271e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002722:	3304      	adds	r3, #4

08002724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002728:	d3f9      	bcc.n	800271e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800272a:	4a0b      	ldr	r2, [pc, #44]	; (8002758 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800272c:	4c0b      	ldr	r4, [pc, #44]	; (800275c <LoopFillZerobss+0x26>)
  movs r3, #0
 800272e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002730:	e001      	b.n	8002736 <LoopFillZerobss>

08002732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002734:	3204      	adds	r2, #4

08002736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002738:	d3fb      	bcc.n	8002732 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800273a:	f7ff fe11 	bl	8002360 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800273e:	f00c f91f 	bl	800e980 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002742:	f7fe fe89 	bl	8001458 <main>
  bx  lr    
 8002746:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002748:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800274c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002750:	2000049c 	.word	0x2000049c
  ldr r2, =_sidata
 8002754:	08014334 	.word	0x08014334
  ldr r2, =_sbss
 8002758:	2000049c 	.word	0x2000049c
  ldr r4, =_ebss
 800275c:	20000778 	.word	0x20000778

08002760 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002760:	e7fe      	b.n	8002760 <ADC_IRQHandler>

08002762 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002766:	2003      	movs	r0, #3
 8002768:	f000 f94c 	bl	8002a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800276c:	200f      	movs	r0, #15
 800276e:	f000 f805 	bl	800277c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002772:	f7ff fcbd 	bl	80020f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	bd80      	pop	{r7, pc}

0800277c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002784:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <HAL_InitTick+0x54>)
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	4b12      	ldr	r3, [pc, #72]	; (80027d4 <HAL_InitTick+0x58>)
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	4619      	mov	r1, r3
 800278e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002792:	fbb3 f3f1 	udiv	r3, r3, r1
 8002796:	fbb2 f3f3 	udiv	r3, r2, r3
 800279a:	4618      	mov	r0, r3
 800279c:	f000 f996 	bl	8002acc <HAL_SYSTICK_Config>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e00e      	b.n	80027c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b0f      	cmp	r3, #15
 80027ae:	d80a      	bhi.n	80027c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027b0:	2200      	movs	r2, #0
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	f04f 30ff 	mov.w	r0, #4294967295
 80027b8:	f000 f944 	bl	8002a44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027bc:	4a06      	ldr	r2, [pc, #24]	; (80027d8 <HAL_InitTick+0x5c>)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
 80027c4:	e000      	b.n	80027c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3708      	adds	r7, #8
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20000000 	.word	0x20000000
 80027d4:	20000008 	.word	0x20000008
 80027d8:	20000004 	.word	0x20000004

080027dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_IncTick+0x20>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_IncTick+0x24>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4413      	add	r3, r2
 80027ec:	4a04      	ldr	r2, [pc, #16]	; (8002800 <HAL_IncTick+0x24>)
 80027ee:	6013      	str	r3, [r2, #0]
}
 80027f0:	bf00      	nop
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	20000008 	.word	0x20000008
 8002800:	20000724 	.word	0x20000724

08002804 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return uwTick;
 8002808:	4b03      	ldr	r3, [pc, #12]	; (8002818 <HAL_GetTick+0x14>)
 800280a:	681b      	ldr	r3, [r3, #0]
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	20000724 	.word	0x20000724

0800281c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002824:	f7ff ffee 	bl	8002804 <HAL_GetTick>
 8002828:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002834:	d005      	beq.n	8002842 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002836:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <HAL_Delay+0x44>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4413      	add	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002842:	bf00      	nop
 8002844:	f7ff ffde 	bl	8002804 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	429a      	cmp	r2, r3
 8002852:	d8f7      	bhi.n	8002844 <HAL_Delay+0x28>
  {
  }
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20000008 	.word	0x20000008

08002864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002874:	4b0b      	ldr	r3, [pc, #44]	; (80028a4 <__NVIC_SetPriorityGrouping+0x40>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002880:	4013      	ands	r3, r2
 8002882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800288c:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <__NVIC_SetPriorityGrouping+0x44>)
 800288e:	4313      	orrs	r3, r2
 8002890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002892:	4a04      	ldr	r2, [pc, #16]	; (80028a4 <__NVIC_SetPriorityGrouping+0x40>)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	60d3      	str	r3, [r2, #12]
}
 8002898:	bf00      	nop
 800289a:	3714      	adds	r7, #20
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	e000ed00 	.word	0xe000ed00
 80028a8:	05fa0000 	.word	0x05fa0000

080028ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028b0:	4b04      	ldr	r3, [pc, #16]	; (80028c4 <__NVIC_GetPriorityGrouping+0x18>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	0a1b      	lsrs	r3, r3, #8
 80028b6:	f003 0307 	and.w	r3, r3, #7
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	db0b      	blt.n	80028f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028da:	79fb      	ldrb	r3, [r7, #7]
 80028dc:	f003 021f 	and.w	r2, r3, #31
 80028e0:	4907      	ldr	r1, [pc, #28]	; (8002900 <__NVIC_EnableIRQ+0x38>)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	2001      	movs	r0, #1
 80028ea:	fa00 f202 	lsl.w	r2, r0, r2
 80028ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	e000e100 	.word	0xe000e100

08002904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	6039      	str	r1, [r7, #0]
 800290e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002914:	2b00      	cmp	r3, #0
 8002916:	db0a      	blt.n	800292e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	b2da      	uxtb	r2, r3
 800291c:	490c      	ldr	r1, [pc, #48]	; (8002950 <__NVIC_SetPriority+0x4c>)
 800291e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002922:	0112      	lsls	r2, r2, #4
 8002924:	b2d2      	uxtb	r2, r2
 8002926:	440b      	add	r3, r1
 8002928:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800292c:	e00a      	b.n	8002944 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	b2da      	uxtb	r2, r3
 8002932:	4908      	ldr	r1, [pc, #32]	; (8002954 <__NVIC_SetPriority+0x50>)
 8002934:	79fb      	ldrb	r3, [r7, #7]
 8002936:	f003 030f 	and.w	r3, r3, #15
 800293a:	3b04      	subs	r3, #4
 800293c:	0112      	lsls	r2, r2, #4
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	440b      	add	r3, r1
 8002942:	761a      	strb	r2, [r3, #24]
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000e100 	.word	0xe000e100
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002958:	b480      	push	{r7}
 800295a:	b089      	sub	sp, #36	; 0x24
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f003 0307 	and.w	r3, r3, #7
 800296a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	f1c3 0307 	rsb	r3, r3, #7
 8002972:	2b04      	cmp	r3, #4
 8002974:	bf28      	it	cs
 8002976:	2304      	movcs	r3, #4
 8002978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3304      	adds	r3, #4
 800297e:	2b06      	cmp	r3, #6
 8002980:	d902      	bls.n	8002988 <NVIC_EncodePriority+0x30>
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	3b03      	subs	r3, #3
 8002986:	e000      	b.n	800298a <NVIC_EncodePriority+0x32>
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800298c:	f04f 32ff 	mov.w	r2, #4294967295
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43da      	mvns	r2, r3
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	401a      	ands	r2, r3
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029a0:	f04f 31ff 	mov.w	r1, #4294967295
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	fa01 f303 	lsl.w	r3, r1, r3
 80029aa:	43d9      	mvns	r1, r3
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b0:	4313      	orrs	r3, r2
         );
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3724      	adds	r7, #36	; 0x24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029d0:	d301      	bcc.n	80029d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029d2:	2301      	movs	r3, #1
 80029d4:	e00f      	b.n	80029f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029d6:	4a0a      	ldr	r2, [pc, #40]	; (8002a00 <SysTick_Config+0x40>)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3b01      	subs	r3, #1
 80029dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029de:	210f      	movs	r1, #15
 80029e0:	f04f 30ff 	mov.w	r0, #4294967295
 80029e4:	f7ff ff8e 	bl	8002904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029e8:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <SysTick_Config+0x40>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ee:	4b04      	ldr	r3, [pc, #16]	; (8002a00 <SysTick_Config+0x40>)
 80029f0:	2207      	movs	r2, #7
 80029f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	e000e010 	.word	0xe000e010

08002a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2b07      	cmp	r3, #7
 8002a10:	d00f      	beq.n	8002a32 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b06      	cmp	r3, #6
 8002a16:	d00c      	beq.n	8002a32 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b05      	cmp	r3, #5
 8002a1c:	d009      	beq.n	8002a32 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2b04      	cmp	r3, #4
 8002a22:	d006      	beq.n	8002a32 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b03      	cmp	r3, #3
 8002a28:	d003      	beq.n	8002a32 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002a2a:	2191      	movs	r1, #145	; 0x91
 8002a2c:	4804      	ldr	r0, [pc, #16]	; (8002a40 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002a2e:	f7ff fa0e 	bl	8001e4e <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7ff ff16 	bl	8002864 <__NVIC_SetPriorityGrouping>
}
 8002a38:	bf00      	nop
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	08013c38 	.word	0x08013c38

08002a44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
 8002a50:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b0f      	cmp	r3, #15
 8002a5a:	d903      	bls.n	8002a64 <HAL_NVIC_SetPriority+0x20>
 8002a5c:	21a9      	movs	r1, #169	; 0xa9
 8002a5e:	480e      	ldr	r0, [pc, #56]	; (8002a98 <HAL_NVIC_SetPriority+0x54>)
 8002a60:	f7ff f9f5 	bl	8001e4e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	2b0f      	cmp	r3, #15
 8002a68:	d903      	bls.n	8002a72 <HAL_NVIC_SetPriority+0x2e>
 8002a6a:	21aa      	movs	r1, #170	; 0xaa
 8002a6c:	480a      	ldr	r0, [pc, #40]	; (8002a98 <HAL_NVIC_SetPriority+0x54>)
 8002a6e:	f7ff f9ee 	bl	8001e4e <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a72:	f7ff ff1b 	bl	80028ac <__NVIC_GetPriorityGrouping>
 8002a76:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	68b9      	ldr	r1, [r7, #8]
 8002a7c:	6978      	ldr	r0, [r7, #20]
 8002a7e:	f7ff ff6b 	bl	8002958 <NVIC_EncodePriority>
 8002a82:	4602      	mov	r2, r0
 8002a84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a88:	4611      	mov	r1, r2
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff ff3a 	bl	8002904 <__NVIC_SetPriority>
}
 8002a90:	bf00      	nop
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	08013c38 	.word	0x08013c38

08002a9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	da03      	bge.n	8002ab6 <HAL_NVIC_EnableIRQ+0x1a>
 8002aae:	21bd      	movs	r1, #189	; 0xbd
 8002ab0:	4805      	ldr	r0, [pc, #20]	; (8002ac8 <HAL_NVIC_EnableIRQ+0x2c>)
 8002ab2:	f7ff f9cc 	bl	8001e4e <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff ff04 	bl	80028c8 <__NVIC_EnableIRQ>
}
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	08013c38 	.word	0x08013c38

08002acc <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	f7ff ff73 	bl	80029c0 <SysTick_Config>
 8002ada:	4603      	mov	r3, r0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002af2:	f7ff fe87 	bl	8002804 <HAL_GetTick>
 8002af6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d008      	beq.n	8002b16 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2280      	movs	r2, #128	; 0x80
 8002b08:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e052      	b.n	8002bbc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0216 	bic.w	r2, r2, #22
 8002b24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	695a      	ldr	r2, [r3, #20]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b34:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d103      	bne.n	8002b46 <HAL_DMA_Abort+0x62>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d007      	beq.n	8002b56 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 0208 	bic.w	r2, r2, #8
 8002b54:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 0201 	bic.w	r2, r2, #1
 8002b64:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b66:	e013      	b.n	8002b90 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b68:	f7ff fe4c 	bl	8002804 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	2b05      	cmp	r3, #5
 8002b74:	d90c      	bls.n	8002b90 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2203      	movs	r2, #3
 8002b80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e015      	b.n	8002bbc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d1e4      	bne.n	8002b68 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ba2:	223f      	movs	r2, #63	; 0x3f
 8002ba4:	409a      	lsls	r2, r3
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d004      	beq.n	8002be2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2280      	movs	r2, #128	; 0x80
 8002bdc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e00c      	b.n	8002bfc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2205      	movs	r2, #5
 8002be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0201 	bic.w	r2, r2, #1
 8002bf8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b088      	sub	sp, #32
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002c12:	2300      	movs	r3, #0
 8002c14:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002c16:	2300      	movs	r3, #0
 8002c18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a3a      	ldr	r2, [pc, #232]	; (8002d10 <HAL_GPIO_Init+0x108>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d02b      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a39      	ldr	r2, [pc, #228]	; (8002d14 <HAL_GPIO_Init+0x10c>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d027      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a38      	ldr	r2, [pc, #224]	; (8002d18 <HAL_GPIO_Init+0x110>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d023      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a37      	ldr	r2, [pc, #220]	; (8002d1c <HAL_GPIO_Init+0x114>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d01f      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a36      	ldr	r2, [pc, #216]	; (8002d20 <HAL_GPIO_Init+0x118>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d01b      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a35      	ldr	r2, [pc, #212]	; (8002d24 <HAL_GPIO_Init+0x11c>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d017      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a34      	ldr	r2, [pc, #208]	; (8002d28 <HAL_GPIO_Init+0x120>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d013      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a33      	ldr	r2, [pc, #204]	; (8002d2c <HAL_GPIO_Init+0x124>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d00f      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a32      	ldr	r2, [pc, #200]	; (8002d30 <HAL_GPIO_Init+0x128>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d00b      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a31      	ldr	r2, [pc, #196]	; (8002d34 <HAL_GPIO_Init+0x12c>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d007      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a30      	ldr	r2, [pc, #192]	; (8002d38 <HAL_GPIO_Init+0x130>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d003      	beq.n	8002c82 <HAL_GPIO_Init+0x7a>
 8002c7a:	21aa      	movs	r1, #170	; 0xaa
 8002c7c:	482f      	ldr	r0, [pc, #188]	; (8002d3c <HAL_GPIO_Init+0x134>)
 8002c7e:	f7ff f8e6 	bl	8001e4e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d103      	bne.n	8002c94 <HAL_GPIO_Init+0x8c>
 8002c8c:	21ab      	movs	r1, #171	; 0xab
 8002c8e:	482b      	ldr	r0, [pc, #172]	; (8002d3c <HAL_GPIO_Init+0x134>)
 8002c90:	f7ff f8dd 	bl	8001e4e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d035      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d031      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b11      	cmp	r3, #17
 8002caa:	d02d      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d029      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b12      	cmp	r3, #18
 8002cba:	d025      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8002cc4:	d020      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002cce:	d01b      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8002cd8:	d016      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8002ce2:	d011      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8002cec:	d00c      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8002cf6:	d007      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2b03      	cmp	r3, #3
 8002cfe:	d003      	beq.n	8002d08 <HAL_GPIO_Init+0x100>
 8002d00:	21ac      	movs	r1, #172	; 0xac
 8002d02:	480e      	ldr	r0, [pc, #56]	; (8002d3c <HAL_GPIO_Init+0x134>)
 8002d04:	f7ff f8a3 	bl	8001e4e <assert_failed>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002d08:	2300      	movs	r3, #0
 8002d0a:	61fb      	str	r3, [r7, #28]
 8002d0c:	e2c7      	b.n	800329e <HAL_GPIO_Init+0x696>
 8002d0e:	bf00      	nop
 8002d10:	40020000 	.word	0x40020000
 8002d14:	40020400 	.word	0x40020400
 8002d18:	40020800 	.word	0x40020800
 8002d1c:	40020c00 	.word	0x40020c00
 8002d20:	40021000 	.word	0x40021000
 8002d24:	40021400 	.word	0x40021400
 8002d28:	40021800 	.word	0x40021800
 8002d2c:	40021c00 	.word	0x40021c00
 8002d30:	40022000 	.word	0x40022000
 8002d34:	40022400 	.word	0x40022400
 8002d38:	40022800 	.word	0x40022800
 8002d3c:	08013c74 	.word	0x08013c74
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002d40:	2201      	movs	r2, #1
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	fa02 f303 	lsl.w	r3, r2, r3
 8002d48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	4013      	ands	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	f040 829d 	bne.w	8003298 <HAL_GPIO_Init+0x690>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f003 0303 	and.w	r3, r3, #3
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d005      	beq.n	8002d76 <HAL_GPIO_Init+0x16e>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f003 0303 	and.w	r3, r3, #3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d144      	bne.n	8002e00 <HAL_GPIO_Init+0x1f8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00f      	beq.n	8002d9e <HAL_GPIO_Init+0x196>
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d00b      	beq.n	8002d9e <HAL_GPIO_Init+0x196>
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d007      	beq.n	8002d9e <HAL_GPIO_Init+0x196>
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	2b03      	cmp	r3, #3
 8002d94:	d003      	beq.n	8002d9e <HAL_GPIO_Init+0x196>
 8002d96:	21bd      	movs	r1, #189	; 0xbd
 8002d98:	4831      	ldr	r0, [pc, #196]	; (8002e60 <HAL_GPIO_Init+0x258>)
 8002d9a:	f7ff f858 	bl	8001e4e <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	2203      	movs	r2, #3
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43db      	mvns	r3, r3
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	4013      	ands	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	68da      	ldr	r2, [r3, #12]
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69ba      	ldr	r2, [r7, #24]
 8002dcc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	091b      	lsrs	r3, r3, #4
 8002dea:	f003 0201 	and.w	r2, r3, #1
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f003 0303 	and.w	r3, r3, #3
 8002e08:	2b03      	cmp	r3, #3
 8002e0a:	d02b      	beq.n	8002e64 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00b      	beq.n	8002e2c <HAL_GPIO_Init+0x224>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d007      	beq.n	8002e2c <HAL_GPIO_Init+0x224>
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d003      	beq.n	8002e2c <HAL_GPIO_Init+0x224>
 8002e24:	21ce      	movs	r1, #206	; 0xce
 8002e26:	480e      	ldr	r0, [pc, #56]	; (8002e60 <HAL_GPIO_Init+0x258>)
 8002e28:	f7ff f811 	bl	8001e4e <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	2203      	movs	r2, #3
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	4013      	ands	r3, r2
 8002e42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	69ba      	ldr	r2, [r7, #24]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	60da      	str	r2, [r3, #12]
 8002e5c:	e002      	b.n	8002e64 <HAL_GPIO_Init+0x25c>
 8002e5e:	bf00      	nop
 8002e60:	08013c74 	.word	0x08013c74
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f003 0303 	and.w	r3, r3, #3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	f040 8134 	bne.w	80030da <HAL_GPIO_Init+0x4d2>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f000 810b 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	f000 8106 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 8101 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f000 80fc 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	f000 80f7 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	691b      	ldr	r3, [r3, #16]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	f000 80f2 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	691b      	ldr	r3, [r3, #16]
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	f000 80ed 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	691b      	ldr	r3, [r3, #16]
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	f000 80e8 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	f000 80e3 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	2b03      	cmp	r3, #3
 8002ed2:	f000 80de 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	2b03      	cmp	r3, #3
 8002edc:	f000 80d9 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	691b      	ldr	r3, [r3, #16]
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	f000 80d4 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	2b03      	cmp	r3, #3
 8002ef0:	f000 80cf 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	2b03      	cmp	r3, #3
 8002efa:	f000 80ca 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	2b03      	cmp	r3, #3
 8002f04:	f000 80c5 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	2b04      	cmp	r3, #4
 8002f0e:	f000 80c0 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	f000 80bb 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	2b04      	cmp	r3, #4
 8002f22:	f000 80b6 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	f000 80b1 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	2b04      	cmp	r3, #4
 8002f36:	f000 80ac 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	2b05      	cmp	r3, #5
 8002f40:	f000 80a7 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	691b      	ldr	r3, [r3, #16]
 8002f48:	2b05      	cmp	r3, #5
 8002f4a:	f000 80a2 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	2b05      	cmp	r3, #5
 8002f54:	f000 809d 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	2b05      	cmp	r3, #5
 8002f5e:	f000 8098 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	2b05      	cmp	r3, #5
 8002f68:	f000 8093 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	2b05      	cmp	r3, #5
 8002f72:	f000 808e 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	2b06      	cmp	r3, #6
 8002f7c:	f000 8089 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	2b06      	cmp	r3, #6
 8002f86:	f000 8084 	beq.w	8003092 <HAL_GPIO_Init+0x48a>
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	2b07      	cmp	r3, #7
 8002f90:	d07f      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	2b07      	cmp	r3, #7
 8002f98:	d07b      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	2b07      	cmp	r3, #7
 8002fa0:	d077      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	2b07      	cmp	r3, #7
 8002fa8:	d073      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	2b07      	cmp	r3, #7
 8002fb0:	d06f      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	2b07      	cmp	r3, #7
 8002fb8:	d06b      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	2b07      	cmp	r3, #7
 8002fc0:	d067      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	2b08      	cmp	r3, #8
 8002fc8:	d063      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d05f      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	2b08      	cmp	r3, #8
 8002fd8:	d05b      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	2b08      	cmp	r3, #8
 8002fe0:	d057      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	2b08      	cmp	r3, #8
 8002fe8:	d053      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d04f      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	2b08      	cmp	r3, #8
 8002ff8:	d04b      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	2b09      	cmp	r3, #9
 8003000:	d047      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	2b09      	cmp	r3, #9
 8003008:	d043      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	2b09      	cmp	r3, #9
 8003010:	d03f      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	2b09      	cmp	r3, #9
 8003018:	d03b      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	2b09      	cmp	r3, #9
 8003020:	d037      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	2b09      	cmp	r3, #9
 8003028:	d033      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	2b09      	cmp	r3, #9
 8003030:	d02f      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	691b      	ldr	r3, [r3, #16]
 8003036:	2b0a      	cmp	r3, #10
 8003038:	d02b      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	2b0a      	cmp	r3, #10
 8003040:	d027      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	2b0a      	cmp	r3, #10
 8003048:	d023      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	2b0a      	cmp	r3, #10
 8003050:	d01f      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b0b      	cmp	r3, #11
 8003058:	d01b      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	2b0c      	cmp	r3, #12
 8003060:	d017      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	2b0c      	cmp	r3, #12
 8003068:	d013      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	2b0c      	cmp	r3, #12
 8003070:	d00f      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	2b0f      	cmp	r3, #15
 8003078:	d00b      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	691b      	ldr	r3, [r3, #16]
 800307e:	2b0d      	cmp	r3, #13
 8003080:	d007      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	2b0e      	cmp	r3, #14
 8003088:	d003      	beq.n	8003092 <HAL_GPIO_Init+0x48a>
 800308a:	21db      	movs	r1, #219	; 0xdb
 800308c:	4888      	ldr	r0, [pc, #544]	; (80032b0 <HAL_GPIO_Init+0x6a8>)
 800308e:	f7fe fede 	bl	8001e4e <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	08da      	lsrs	r2, r3, #3
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	3208      	adds	r2, #8
 800309a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800309e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	220f      	movs	r2, #15
 80030aa:	fa02 f303 	lsl.w	r3, r2, r3
 80030ae:	43db      	mvns	r3, r3
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	691a      	ldr	r2, [r3, #16]
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	08da      	lsrs	r2, r3, #3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3208      	adds	r2, #8
 80030d4:	69b9      	ldr	r1, [r7, #24]
 80030d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	2203      	movs	r2, #3
 80030e6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ea:	43db      	mvns	r3, r3
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	4013      	ands	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f003 0203 	and.w	r2, r3, #3
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	4313      	orrs	r3, r2
 8003106:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 80be 	beq.w	8003298 <HAL_GPIO_Init+0x690>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800311c:	4b65      	ldr	r3, [pc, #404]	; (80032b4 <HAL_GPIO_Init+0x6ac>)
 800311e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003120:	4a64      	ldr	r2, [pc, #400]	; (80032b4 <HAL_GPIO_Init+0x6ac>)
 8003122:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003126:	6453      	str	r3, [r2, #68]	; 0x44
 8003128:	4b62      	ldr	r3, [pc, #392]	; (80032b4 <HAL_GPIO_Init+0x6ac>)
 800312a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003130:	60fb      	str	r3, [r7, #12]
 8003132:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003134:	4a60      	ldr	r2, [pc, #384]	; (80032b8 <HAL_GPIO_Init+0x6b0>)
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	089b      	lsrs	r3, r3, #2
 800313a:	3302      	adds	r3, #2
 800313c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003140:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	f003 0303 	and.w	r3, r3, #3
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	220f      	movs	r2, #15
 800314c:	fa02 f303 	lsl.w	r3, r2, r3
 8003150:	43db      	mvns	r3, r3
 8003152:	69ba      	ldr	r2, [r7, #24]
 8003154:	4013      	ands	r3, r2
 8003156:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a58      	ldr	r2, [pc, #352]	; (80032bc <HAL_GPIO_Init+0x6b4>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d037      	beq.n	80031d0 <HAL_GPIO_Init+0x5c8>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a57      	ldr	r2, [pc, #348]	; (80032c0 <HAL_GPIO_Init+0x6b8>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d031      	beq.n	80031cc <HAL_GPIO_Init+0x5c4>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a56      	ldr	r2, [pc, #344]	; (80032c4 <HAL_GPIO_Init+0x6bc>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d02b      	beq.n	80031c8 <HAL_GPIO_Init+0x5c0>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a55      	ldr	r2, [pc, #340]	; (80032c8 <HAL_GPIO_Init+0x6c0>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d025      	beq.n	80031c4 <HAL_GPIO_Init+0x5bc>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a54      	ldr	r2, [pc, #336]	; (80032cc <HAL_GPIO_Init+0x6c4>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d01f      	beq.n	80031c0 <HAL_GPIO_Init+0x5b8>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a53      	ldr	r2, [pc, #332]	; (80032d0 <HAL_GPIO_Init+0x6c8>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d019      	beq.n	80031bc <HAL_GPIO_Init+0x5b4>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a52      	ldr	r2, [pc, #328]	; (80032d4 <HAL_GPIO_Init+0x6cc>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d013      	beq.n	80031b8 <HAL_GPIO_Init+0x5b0>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a51      	ldr	r2, [pc, #324]	; (80032d8 <HAL_GPIO_Init+0x6d0>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d00d      	beq.n	80031b4 <HAL_GPIO_Init+0x5ac>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a50      	ldr	r2, [pc, #320]	; (80032dc <HAL_GPIO_Init+0x6d4>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d007      	beq.n	80031b0 <HAL_GPIO_Init+0x5a8>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a4f      	ldr	r2, [pc, #316]	; (80032e0 <HAL_GPIO_Init+0x6d8>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d101      	bne.n	80031ac <HAL_GPIO_Init+0x5a4>
 80031a8:	2309      	movs	r3, #9
 80031aa:	e012      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031ac:	230a      	movs	r3, #10
 80031ae:	e010      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031b0:	2308      	movs	r3, #8
 80031b2:	e00e      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031b4:	2307      	movs	r3, #7
 80031b6:	e00c      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031b8:	2306      	movs	r3, #6
 80031ba:	e00a      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031bc:	2305      	movs	r3, #5
 80031be:	e008      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031c0:	2304      	movs	r3, #4
 80031c2:	e006      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031c4:	2303      	movs	r3, #3
 80031c6:	e004      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031c8:	2302      	movs	r3, #2
 80031ca:	e002      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031cc:	2301      	movs	r3, #1
 80031ce:	e000      	b.n	80031d2 <HAL_GPIO_Init+0x5ca>
 80031d0:	2300      	movs	r3, #0
 80031d2:	69fa      	ldr	r2, [r7, #28]
 80031d4:	f002 0203 	and.w	r2, r2, #3
 80031d8:	0092      	lsls	r2, r2, #2
 80031da:	4093      	lsls	r3, r2
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	4313      	orrs	r3, r2
 80031e0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80031e2:	4935      	ldr	r1, [pc, #212]	; (80032b8 <HAL_GPIO_Init+0x6b0>)
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	089b      	lsrs	r3, r3, #2
 80031e8:	3302      	adds	r3, #2
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031f0:	4b3c      	ldr	r3, [pc, #240]	; (80032e4 <HAL_GPIO_Init+0x6dc>)
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	43db      	mvns	r3, r3
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	4013      	ands	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d003      	beq.n	8003214 <HAL_GPIO_Init+0x60c>
        {
          temp |= iocurrent;
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003214:	4a33      	ldr	r2, [pc, #204]	; (80032e4 <HAL_GPIO_Init+0x6dc>)
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800321a:	4b32      	ldr	r3, [pc, #200]	; (80032e4 <HAL_GPIO_Init+0x6dc>)
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	43db      	mvns	r3, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4013      	ands	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d003      	beq.n	800323e <HAL_GPIO_Init+0x636>
        {
          temp |= iocurrent;
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	4313      	orrs	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800323e:	4a29      	ldr	r2, [pc, #164]	; (80032e4 <HAL_GPIO_Init+0x6dc>)
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003244:	4b27      	ldr	r3, [pc, #156]	; (80032e4 <HAL_GPIO_Init+0x6dc>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	43db      	mvns	r3, r3
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	4013      	ands	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d003      	beq.n	8003268 <HAL_GPIO_Init+0x660>
        {
          temp |= iocurrent;
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	4313      	orrs	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003268:	4a1e      	ldr	r2, [pc, #120]	; (80032e4 <HAL_GPIO_Init+0x6dc>)
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800326e:	4b1d      	ldr	r3, [pc, #116]	; (80032e4 <HAL_GPIO_Init+0x6dc>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	43db      	mvns	r3, r3
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	4013      	ands	r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <HAL_GPIO_Init+0x68a>
        {
          temp |= iocurrent;
 800328a:	69ba      	ldr	r2, [r7, #24]
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	4313      	orrs	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003292:	4a14      	ldr	r2, [pc, #80]	; (80032e4 <HAL_GPIO_Init+0x6dc>)
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	3301      	adds	r3, #1
 800329c:	61fb      	str	r3, [r7, #28]
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	2b0f      	cmp	r3, #15
 80032a2:	f67f ad4d 	bls.w	8002d40 <HAL_GPIO_Init+0x138>
      }
    }
  }
}
 80032a6:	bf00      	nop
 80032a8:	bf00      	nop
 80032aa:	3720      	adds	r7, #32
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	08013c74 	.word	0x08013c74
 80032b4:	40023800 	.word	0x40023800
 80032b8:	40013800 	.word	0x40013800
 80032bc:	40020000 	.word	0x40020000
 80032c0:	40020400 	.word	0x40020400
 80032c4:	40020800 	.word	0x40020800
 80032c8:	40020c00 	.word	0x40020c00
 80032cc:	40021000 	.word	0x40021000
 80032d0:	40021400 	.word	0x40021400
 80032d4:	40021800 	.word	0x40021800
 80032d8:	40021c00 	.word	0x40021c00
 80032dc:	40022000 	.word	0x40022000
 80032e0:	40022400 	.word	0x40022400
 80032e4:	40013c00 	.word	0x40013c00

080032e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80032f4:	887b      	ldrh	r3, [r7, #2]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d104      	bne.n	8003304 <HAL_GPIO_ReadPin+0x1c>
 80032fa:	f240 1177 	movw	r1, #375	; 0x177
 80032fe:	4809      	ldr	r0, [pc, #36]	; (8003324 <HAL_GPIO_ReadPin+0x3c>)
 8003300:	f7fe fda5 	bl	8001e4e <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691a      	ldr	r2, [r3, #16]
 8003308:	887b      	ldrh	r3, [r7, #2]
 800330a:	4013      	ands	r3, r2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d002      	beq.n	8003316 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8003310:	2301      	movs	r3, #1
 8003312:	73fb      	strb	r3, [r7, #15]
 8003314:	e001      	b.n	800331a <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800331a:	7bfb      	ldrb	r3, [r7, #15]
}
 800331c:	4618      	mov	r0, r3
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	08013c74 	.word	0x08013c74

08003328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	460b      	mov	r3, r1
 8003332:	807b      	strh	r3, [r7, #2]
 8003334:	4613      	mov	r3, r2
 8003336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003338:	887b      	ldrh	r3, [r7, #2]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d104      	bne.n	8003348 <HAL_GPIO_WritePin+0x20>
 800333e:	f240 1197 	movw	r1, #407	; 0x197
 8003342:	480e      	ldr	r0, [pc, #56]	; (800337c <HAL_GPIO_WritePin+0x54>)
 8003344:	f7fe fd83 	bl	8001e4e <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003348:	787b      	ldrb	r3, [r7, #1]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d007      	beq.n	800335e <HAL_GPIO_WritePin+0x36>
 800334e:	787b      	ldrb	r3, [r7, #1]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d004      	beq.n	800335e <HAL_GPIO_WritePin+0x36>
 8003354:	f44f 71cc 	mov.w	r1, #408	; 0x198
 8003358:	4808      	ldr	r0, [pc, #32]	; (800337c <HAL_GPIO_WritePin+0x54>)
 800335a:	f7fe fd78 	bl	8001e4e <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 800335e:	787b      	ldrb	r3, [r7, #1]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003364:	887a      	ldrh	r2, [r7, #2]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800336a:	e003      	b.n	8003374 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800336c:	887b      	ldrh	r3, [r7, #2]
 800336e:	041a      	lsls	r2, r3, #16
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	619a      	str	r2, [r3, #24]
}
 8003374:	bf00      	nop
 8003376:	3708      	adds	r7, #8
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	08013c74 	.word	0x08013c74

08003380 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	4603      	mov	r3, r0
 8003388:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800338a:	4b08      	ldr	r3, [pc, #32]	; (80033ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800338c:	695a      	ldr	r2, [r3, #20]
 800338e:	88fb      	ldrh	r3, [r7, #6]
 8003390:	4013      	ands	r3, r2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d006      	beq.n	80033a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003396:	4a05      	ldr	r2, [pc, #20]	; (80033ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003398:	88fb      	ldrh	r3, [r7, #6]
 800339a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800339c:	88fb      	ldrh	r3, [r7, #6]
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fe fd12 	bl	8001dc8 <HAL_GPIO_EXTI_Callback>
  }
}
 80033a4:	bf00      	nop
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40013c00 	.word	0x40013c00

080033b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e107      	b.n	80035d2 <HAL_I2C_Init+0x222>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a85      	ldr	r2, [pc, #532]	; (80035dc <HAL_I2C_Init+0x22c>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d013      	beq.n	80033f4 <HAL_I2C_Init+0x44>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a83      	ldr	r2, [pc, #524]	; (80035e0 <HAL_I2C_Init+0x230>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d00e      	beq.n	80033f4 <HAL_I2C_Init+0x44>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a82      	ldr	r2, [pc, #520]	; (80035e4 <HAL_I2C_Init+0x234>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d009      	beq.n	80033f4 <HAL_I2C_Init+0x44>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a80      	ldr	r2, [pc, #512]	; (80035e8 <HAL_I2C_Init+0x238>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d004      	beq.n	80033f4 <HAL_I2C_Init+0x44>
 80033ea:	f240 2119 	movw	r1, #537	; 0x219
 80033ee:	487f      	ldr	r0, [pc, #508]	; (80035ec <HAL_I2C_Init+0x23c>)
 80033f0:	f7fe fd2d 	bl	8001e4e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033fc:	d304      	bcc.n	8003408 <HAL_I2C_Init+0x58>
 80033fe:	f240 211a 	movw	r1, #538	; 0x21a
 8003402:	487a      	ldr	r0, [pc, #488]	; (80035ec <HAL_I2C_Init+0x23c>)
 8003404:	f7fe fd23 	bl	8001e4e <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d008      	beq.n	8003422 <HAL_I2C_Init+0x72>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	2b02      	cmp	r3, #2
 8003416:	d004      	beq.n	8003422 <HAL_I2C_Init+0x72>
 8003418:	f240 211b 	movw	r1, #539	; 0x21b
 800341c:	4873      	ldr	r0, [pc, #460]	; (80035ec <HAL_I2C_Init+0x23c>)
 800341e:	f7fe fd16 	bl	8001e4e <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d009      	beq.n	800343e <HAL_I2C_Init+0x8e>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003432:	d004      	beq.n	800343e <HAL_I2C_Init+0x8e>
 8003434:	f44f 7107 	mov.w	r1, #540	; 0x21c
 8003438:	486c      	ldr	r0, [pc, #432]	; (80035ec <HAL_I2C_Init+0x23c>)
 800343a:	f7fe fd08 	bl	8001e4e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	2bff      	cmp	r3, #255	; 0xff
 8003444:	d904      	bls.n	8003450 <HAL_I2C_Init+0xa0>
 8003446:	f240 211d 	movw	r1, #541	; 0x21d
 800344a:	4868      	ldr	r0, [pc, #416]	; (80035ec <HAL_I2C_Init+0x23c>)
 800344c:	f7fe fcff 	bl	8001e4e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	699b      	ldr	r3, [r3, #24]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d020      	beq.n	800349a <HAL_I2C_Init+0xea>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	2b01      	cmp	r3, #1
 800345e:	d01c      	beq.n	800349a <HAL_I2C_Init+0xea>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	699b      	ldr	r3, [r3, #24]
 8003464:	2b02      	cmp	r3, #2
 8003466:	d018      	beq.n	800349a <HAL_I2C_Init+0xea>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	2b03      	cmp	r3, #3
 800346e:	d014      	beq.n	800349a <HAL_I2C_Init+0xea>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	2b04      	cmp	r3, #4
 8003476:	d010      	beq.n	800349a <HAL_I2C_Init+0xea>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	2b05      	cmp	r3, #5
 800347e:	d00c      	beq.n	800349a <HAL_I2C_Init+0xea>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	2b06      	cmp	r3, #6
 8003486:	d008      	beq.n	800349a <HAL_I2C_Init+0xea>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	2b07      	cmp	r3, #7
 800348e:	d004      	beq.n	800349a <HAL_I2C_Init+0xea>
 8003490:	f240 211e 	movw	r1, #542	; 0x21e
 8003494:	4855      	ldr	r0, [pc, #340]	; (80035ec <HAL_I2C_Init+0x23c>)
 8003496:	f7fe fcda 	bl	8001e4e <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d009      	beq.n	80034b6 <HAL_I2C_Init+0x106>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69db      	ldr	r3, [r3, #28]
 80034a6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80034aa:	d004      	beq.n	80034b6 <HAL_I2C_Init+0x106>
 80034ac:	f240 211f 	movw	r1, #543	; 0x21f
 80034b0:	484e      	ldr	r0, [pc, #312]	; (80035ec <HAL_I2C_Init+0x23c>)
 80034b2:	f7fe fccc 	bl	8001e4e <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a1b      	ldr	r3, [r3, #32]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d009      	beq.n	80034d2 <HAL_I2C_Init+0x122>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a1b      	ldr	r3, [r3, #32]
 80034c2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80034c6:	d004      	beq.n	80034d2 <HAL_I2C_Init+0x122>
 80034c8:	f44f 7108 	mov.w	r1, #544	; 0x220
 80034cc:	4847      	ldr	r0, [pc, #284]	; (80035ec <HAL_I2C_Init+0x23c>)
 80034ce:	f7fe fcbe 	bl	8001e4e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034d8:	b2db      	uxtb	r3, r3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d106      	bne.n	80034ec <HAL_I2C_Init+0x13c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f7fd ff56 	bl	8001398 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2224      	movs	r2, #36	; 0x24
 80034f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 0201 	bic.w	r2, r2, #1
 8003502:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003510:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003520:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d107      	bne.n	800353a <HAL_I2C_Init+0x18a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003536:	609a      	str	r2, [r3, #8]
 8003538:	e006      	b.n	8003548 <HAL_I2C_Init+0x198>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003546:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	2b02      	cmp	r3, #2
 800354e:	d104      	bne.n	800355a <HAL_I2C_Init+0x1aa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003558:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6859      	ldr	r1, [r3, #4]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4b22      	ldr	r3, [pc, #136]	; (80035f0 <HAL_I2C_Init+0x240>)
 8003566:	430b      	orrs	r3, r1
 8003568:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68da      	ldr	r2, [r3, #12]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003578:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691a      	ldr	r2, [r3, #16]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	430a      	orrs	r2, r1
 8003592:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	69d9      	ldr	r1, [r3, #28]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a1a      	ldr	r2, [r3, #32]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	430a      	orrs	r2, r1
 80035a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0201 	orr.w	r2, r2, #1
 80035b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2220      	movs	r2, #32
 80035be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40005400 	.word	0x40005400
 80035e0:	40005800 	.word	0x40005800
 80035e4:	40005c00 	.word	0x40005c00
 80035e8:	40006000 	.word	0x40006000
 80035ec:	08013cb0 	.word	0x08013cb0
 80035f0:	02008000 	.word	0x02008000

080035f4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b088      	sub	sp, #32
 80035f8:	af02      	add	r7, sp, #8
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	607a      	str	r2, [r7, #4]
 80035fe:	461a      	mov	r2, r3
 8003600:	460b      	mov	r3, r1
 8003602:	817b      	strh	r3, [r7, #10]
 8003604:	4613      	mov	r3, r2
 8003606:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800360e:	b2db      	uxtb	r3, r3
 8003610:	2b20      	cmp	r3, #32
 8003612:	f040 80da 	bne.w	80037ca <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800361c:	2b01      	cmp	r3, #1
 800361e:	d101      	bne.n	8003624 <HAL_I2C_Master_Transmit+0x30>
 8003620:	2302      	movs	r3, #2
 8003622:	e0d3      	b.n	80037cc <HAL_I2C_Master_Transmit+0x1d8>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800362c:	f7ff f8ea 	bl	8002804 <HAL_GetTick>
 8003630:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	2319      	movs	r3, #25
 8003638:	2201      	movs	r2, #1
 800363a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 f9e6 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e0be      	b.n	80037cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2221      	movs	r2, #33	; 0x21
 8003652:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2210      	movs	r2, #16
 800365a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	893a      	ldrh	r2, [r7, #8]
 800366e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800367a:	b29b      	uxth	r3, r3
 800367c:	2bff      	cmp	r3, #255	; 0xff
 800367e:	d90e      	bls.n	800369e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	22ff      	movs	r2, #255	; 0xff
 8003684:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800368a:	b2da      	uxtb	r2, r3
 800368c:	8979      	ldrh	r1, [r7, #10]
 800368e:	4b51      	ldr	r3, [pc, #324]	; (80037d4 <HAL_I2C_Master_Transmit+0x1e0>)
 8003690:	9300      	str	r3, [sp, #0]
 8003692:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 fbd0 	bl	8003e3c <I2C_TransferConfig>
 800369c:	e06c      	b.n	8003778 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	8979      	ldrh	r1, [r7, #10]
 80036b0:	4b48      	ldr	r3, [pc, #288]	; (80037d4 <HAL_I2C_Master_Transmit+0x1e0>)
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f000 fbbf 	bl	8003e3c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80036be:	e05b      	b.n	8003778 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	6a39      	ldr	r1, [r7, #32]
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 f9e3 	bl	8003a90 <I2C_WaitOnTXISFlagUntilTimeout>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d001      	beq.n	80036d4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e07b      	b.n	80037cc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	781a      	ldrb	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e4:	1c5a      	adds	r2, r3, #1
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	3b01      	subs	r3, #1
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036fc:	3b01      	subs	r3, #1
 80036fe:	b29a      	uxth	r2, r3
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003708:	b29b      	uxth	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d034      	beq.n	8003778 <HAL_I2C_Master_Transmit+0x184>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003712:	2b00      	cmp	r3, #0
 8003714:	d130      	bne.n	8003778 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	2200      	movs	r2, #0
 800371e:	2180      	movs	r1, #128	; 0x80
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f975 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e04d      	b.n	80037cc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003734:	b29b      	uxth	r3, r3
 8003736:	2bff      	cmp	r3, #255	; 0xff
 8003738:	d90e      	bls.n	8003758 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	22ff      	movs	r2, #255	; 0xff
 800373e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003744:	b2da      	uxtb	r2, r3
 8003746:	8979      	ldrh	r1, [r7, #10]
 8003748:	2300      	movs	r3, #0
 800374a:	9300      	str	r3, [sp, #0]
 800374c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f000 fb73 	bl	8003e3c <I2C_TransferConfig>
 8003756:	e00f      	b.n	8003778 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800375c:	b29a      	uxth	r2, r3
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003766:	b2da      	uxtb	r2, r3
 8003768:	8979      	ldrh	r1, [r7, #10]
 800376a:	2300      	movs	r3, #0
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f000 fb62 	bl	8003e3c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800377c:	b29b      	uxth	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d19e      	bne.n	80036c0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003782:	697a      	ldr	r2, [r7, #20]
 8003784:	6a39      	ldr	r1, [r7, #32]
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 f9c2 	bl	8003b10 <I2C_WaitOnSTOPFlagUntilTimeout>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e01a      	b.n	80037cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2220      	movs	r2, #32
 800379c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6859      	ldr	r1, [r3, #4]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	4b0b      	ldr	r3, [pc, #44]	; (80037d8 <HAL_I2C_Master_Transmit+0x1e4>)
 80037aa:	400b      	ands	r3, r1
 80037ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2220      	movs	r2, #32
 80037b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037c6:	2300      	movs	r3, #0
 80037c8:	e000      	b.n	80037cc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80037ca:	2302      	movs	r3, #2
  }
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	80002000 	.word	0x80002000
 80037d8:	fe00e800 	.word	0xfe00e800

080037dc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b088      	sub	sp, #32
 80037e0:	af02      	add	r7, sp, #8
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	607a      	str	r2, [r7, #4]
 80037e6:	461a      	mov	r2, r3
 80037e8:	460b      	mov	r3, r1
 80037ea:	817b      	strh	r3, [r7, #10]
 80037ec:	4613      	mov	r3, r2
 80037ee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b20      	cmp	r3, #32
 80037fa:	f040 80db 	bne.w	80039b4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003804:	2b01      	cmp	r3, #1
 8003806:	d101      	bne.n	800380c <HAL_I2C_Master_Receive+0x30>
 8003808:	2302      	movs	r3, #2
 800380a:	e0d4      	b.n	80039b6 <HAL_I2C_Master_Receive+0x1da>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003814:	f7fe fff6 	bl	8002804 <HAL_GetTick>
 8003818:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	2319      	movs	r3, #25
 8003820:	2201      	movs	r2, #1
 8003822:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f000 f8f2 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e0bf      	b.n	80039b6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2222      	movs	r2, #34	; 0x22
 800383a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2210      	movs	r2, #16
 8003842:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	893a      	ldrh	r2, [r7, #8]
 8003856:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003862:	b29b      	uxth	r3, r3
 8003864:	2bff      	cmp	r3, #255	; 0xff
 8003866:	d90e      	bls.n	8003886 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	22ff      	movs	r2, #255	; 0xff
 800386c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003872:	b2da      	uxtb	r2, r3
 8003874:	8979      	ldrh	r1, [r7, #10]
 8003876:	4b52      	ldr	r3, [pc, #328]	; (80039c0 <HAL_I2C_Master_Receive+0x1e4>)
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 fadc 	bl	8003e3c <I2C_TransferConfig>
 8003884:	e06d      	b.n	8003962 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388a:	b29a      	uxth	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003894:	b2da      	uxtb	r2, r3
 8003896:	8979      	ldrh	r1, [r7, #10]
 8003898:	4b49      	ldr	r3, [pc, #292]	; (80039c0 <HAL_I2C_Master_Receive+0x1e4>)
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f000 facb 	bl	8003e3c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80038a6:	e05c      	b.n	8003962 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038a8:	697a      	ldr	r2, [r7, #20]
 80038aa:	6a39      	ldr	r1, [r7, #32]
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 f96b 	bl	8003b88 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d001      	beq.n	80038bc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e07c      	b.n	80039b6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c6:	b2d2      	uxtb	r2, r2
 80038c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ce:	1c5a      	adds	r2, r3, #1
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038d8:	3b01      	subs	r3, #1
 80038da:	b29a      	uxth	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	3b01      	subs	r3, #1
 80038e8:	b29a      	uxth	r2, r3
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d034      	beq.n	8003962 <HAL_I2C_Master_Receive+0x186>
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d130      	bne.n	8003962 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	6a3b      	ldr	r3, [r7, #32]
 8003906:	2200      	movs	r2, #0
 8003908:	2180      	movs	r1, #128	; 0x80
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f000 f880 	bl	8003a10 <I2C_WaitOnFlagUntilTimeout>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e04d      	b.n	80039b6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800391e:	b29b      	uxth	r3, r3
 8003920:	2bff      	cmp	r3, #255	; 0xff
 8003922:	d90e      	bls.n	8003942 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	22ff      	movs	r2, #255	; 0xff
 8003928:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800392e:	b2da      	uxtb	r2, r3
 8003930:	8979      	ldrh	r1, [r7, #10]
 8003932:	2300      	movs	r3, #0
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800393a:	68f8      	ldr	r0, [r7, #12]
 800393c:	f000 fa7e 	bl	8003e3c <I2C_TransferConfig>
 8003940:	e00f      	b.n	8003962 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003946:	b29a      	uxth	r2, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003950:	b2da      	uxtb	r2, r3
 8003952:	8979      	ldrh	r1, [r7, #10]
 8003954:	2300      	movs	r3, #0
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800395c:	68f8      	ldr	r0, [r7, #12]
 800395e:	f000 fa6d 	bl	8003e3c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003966:	b29b      	uxth	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	d19d      	bne.n	80038a8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800396c:	697a      	ldr	r2, [r7, #20]
 800396e:	6a39      	ldr	r1, [r7, #32]
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 f8cd 	bl	8003b10 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e01a      	b.n	80039b6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2220      	movs	r2, #32
 8003986:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	6859      	ldr	r1, [r3, #4]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	4b0c      	ldr	r3, [pc, #48]	; (80039c4 <HAL_I2C_Master_Receive+0x1e8>)
 8003994:	400b      	ands	r3, r1
 8003996:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2220      	movs	r2, #32
 800399c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	e000      	b.n	80039b6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80039b4:	2302      	movs	r3, #2
  }
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	80002400 	.word	0x80002400
 80039c4:	fe00e800 	.word	0xfe00e800

080039c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d103      	bne.n	80039e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2200      	movs	r2, #0
 80039e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d007      	beq.n	8003a04 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	699a      	ldr	r2, [r3, #24]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 0201 	orr.w	r2, r2, #1
 8003a02:	619a      	str	r2, [r3, #24]
  }
}
 8003a04:	bf00      	nop
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60f8      	str	r0, [r7, #12]
 8003a18:	60b9      	str	r1, [r7, #8]
 8003a1a:	603b      	str	r3, [r7, #0]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a20:	e022      	b.n	8003a68 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a28:	d01e      	beq.n	8003a68 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2a:	f7fe feeb 	bl	8002804 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	683a      	ldr	r2, [r7, #0]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d302      	bcc.n	8003a40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d113      	bne.n	8003a68 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a44:	f043 0220 	orr.w	r2, r3, #32
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2220      	movs	r2, #32
 8003a50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e00f      	b.n	8003a88 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	699a      	ldr	r2, [r3, #24]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	4013      	ands	r3, r2
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	bf0c      	ite	eq
 8003a78:	2301      	moveq	r3, #1
 8003a7a:	2300      	movne	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	461a      	mov	r2, r3
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d0cd      	beq.n	8003a22 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a9c:	e02c      	b.n	8003af8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	68b9      	ldr	r1, [r7, #8]
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f000 f8ea 	bl	8003c7c <I2C_IsErrorOccurred>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e02a      	b.n	8003b08 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab8:	d01e      	beq.n	8003af8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aba:	f7fe fea3 	bl	8002804 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	68ba      	ldr	r2, [r7, #8]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d302      	bcc.n	8003ad0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d113      	bne.n	8003af8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad4:	f043 0220 	orr.w	r2, r3, #32
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2220      	movs	r2, #32
 8003ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e007      	b.n	8003b08 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	699b      	ldr	r3, [r3, #24]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d1cb      	bne.n	8003a9e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b1c:	e028      	b.n	8003b70 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	68b9      	ldr	r1, [r7, #8]
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 f8aa 	bl	8003c7c <I2C_IsErrorOccurred>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e026      	b.n	8003b80 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b32:	f7fe fe67 	bl	8002804 <HAL_GetTick>
 8003b36:	4602      	mov	r2, r0
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	1ad3      	subs	r3, r2, r3
 8003b3c:	68ba      	ldr	r2, [r7, #8]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d302      	bcc.n	8003b48 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d113      	bne.n	8003b70 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b4c:	f043 0220 	orr.w	r2, r3, #32
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2220      	movs	r2, #32
 8003b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e007      	b.n	8003b80 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	f003 0320 	and.w	r3, r3, #32
 8003b7a:	2b20      	cmp	r3, #32
 8003b7c:	d1cf      	bne.n	8003b1e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3710      	adds	r7, #16
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b94:	e064      	b.n	8003c60 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b96:	687a      	ldr	r2, [r7, #4]
 8003b98:	68b9      	ldr	r1, [r7, #8]
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f000 f86e 	bl	8003c7c <I2C_IsErrorOccurred>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e062      	b.n	8003c70 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	f003 0320 	and.w	r3, r3, #32
 8003bb4:	2b20      	cmp	r3, #32
 8003bb6:	d138      	bne.n	8003c2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	f003 0304 	and.w	r3, r3, #4
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	d105      	bne.n	8003bd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	e04e      	b.n	8003c70 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	f003 0310 	and.w	r3, r3, #16
 8003bdc:	2b10      	cmp	r3, #16
 8003bde:	d107      	bne.n	8003bf0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2210      	movs	r2, #16
 8003be6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2204      	movs	r2, #4
 8003bec:	645a      	str	r2, [r3, #68]	; 0x44
 8003bee:	e002      	b.n	8003bf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2220      	movs	r2, #32
 8003bfc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6859      	ldr	r1, [r3, #4]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	4b1b      	ldr	r3, [pc, #108]	; (8003c78 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8003c0a:	400b      	ands	r3, r1
 8003c0c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2220      	movs	r2, #32
 8003c12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003c26:	2301      	movs	r3, #1
 8003c28:	e022      	b.n	8003c70 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c2a:	f7fe fdeb 	bl	8002804 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	68ba      	ldr	r2, [r7, #8]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d302      	bcc.n	8003c40 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d10f      	bne.n	8003c60 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c44:	f043 0220 	orr.w	r2, r3, #32
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2220      	movs	r2, #32
 8003c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e007      	b.n	8003c70 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	f003 0304 	and.w	r3, r3, #4
 8003c6a:	2b04      	cmp	r3, #4
 8003c6c:	d193      	bne.n	8003b96 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	fe00e800 	.word	0xfe00e800

08003c7c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b08a      	sub	sp, #40	; 0x28
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003c96:	2300      	movs	r3, #0
 8003c98:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	f003 0310 	and.w	r3, r3, #16
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d068      	beq.n	8003d7a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2210      	movs	r2, #16
 8003cae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003cb0:	e049      	b.n	8003d46 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb8:	d045      	beq.n	8003d46 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003cba:	f7fe fda3 	bl	8002804 <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	d302      	bcc.n	8003cd0 <I2C_IsErrorOccurred+0x54>
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d13a      	bne.n	8003d46 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cda:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003ce2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cf2:	d121      	bne.n	8003d38 <I2C_IsErrorOccurred+0xbc>
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cfa:	d01d      	beq.n	8003d38 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003cfc:	7cfb      	ldrb	r3, [r7, #19]
 8003cfe:	2b20      	cmp	r3, #32
 8003d00:	d01a      	beq.n	8003d38 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d10:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003d12:	f7fe fd77 	bl	8002804 <HAL_GetTick>
 8003d16:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d18:	e00e      	b.n	8003d38 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003d1a:	f7fe fd73 	bl	8002804 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b19      	cmp	r3, #25
 8003d26:	d907      	bls.n	8003d38 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003d28:	6a3b      	ldr	r3, [r7, #32]
 8003d2a:	f043 0320 	orr.w	r3, r3, #32
 8003d2e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003d36:	e006      	b.n	8003d46 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	f003 0320 	and.w	r3, r3, #32
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	d1e9      	bne.n	8003d1a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	f003 0320 	and.w	r3, r3, #32
 8003d50:	2b20      	cmp	r3, #32
 8003d52:	d003      	beq.n	8003d5c <I2C_IsErrorOccurred+0xe0>
 8003d54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0aa      	beq.n	8003cb2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003d5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d103      	bne.n	8003d6c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003d6c:	6a3b      	ldr	r3, [r7, #32]
 8003d6e:	f043 0304 	orr.w	r3, r3, #4
 8003d72:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	699b      	ldr	r3, [r3, #24]
 8003d80:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00b      	beq.n	8003da4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003d8c:	6a3b      	ldr	r3, [r7, #32]
 8003d8e:	f043 0301 	orr.w	r3, r3, #1
 8003d92:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d9c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00b      	beq.n	8003dc6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003dae:	6a3b      	ldr	r3, [r7, #32]
 8003db0:	f043 0308 	orr.w	r3, r3, #8
 8003db4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003dbe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00b      	beq.n	8003de8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	f043 0302 	orr.w	r3, r3, #2
 8003dd6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003de0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003de8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d01c      	beq.n	8003e2a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003df0:	68f8      	ldr	r0, [r7, #12]
 8003df2:	f7ff fde9 	bl	80039c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6859      	ldr	r1, [r3, #4]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	4b0d      	ldr	r3, [pc, #52]	; (8003e38 <I2C_IsErrorOccurred+0x1bc>)
 8003e02:	400b      	ands	r3, r1
 8003e04:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e0a:	6a3b      	ldr	r3, [r7, #32]
 8003e0c:	431a      	orrs	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003e2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3728      	adds	r7, #40	; 0x28
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	fe00e800 	.word	0xfe00e800

08003e3c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b086      	sub	sp, #24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	607b      	str	r3, [r7, #4]
 8003e46:	460b      	mov	r3, r1
 8003e48:	817b      	strh	r3, [r7, #10]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	727b      	strb	r3, [r7, #9]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a2f      	ldr	r2, [pc, #188]	; (8003f10 <I2C_TransferConfig+0xd4>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d013      	beq.n	8003e80 <I2C_TransferConfig+0x44>
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a2d      	ldr	r2, [pc, #180]	; (8003f14 <I2C_TransferConfig+0xd8>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d00e      	beq.n	8003e80 <I2C_TransferConfig+0x44>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a2c      	ldr	r2, [pc, #176]	; (8003f18 <I2C_TransferConfig+0xdc>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d009      	beq.n	8003e80 <I2C_TransferConfig+0x44>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a2a      	ldr	r2, [pc, #168]	; (8003f1c <I2C_TransferConfig+0xe0>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d004      	beq.n	8003e80 <I2C_TransferConfig+0x44>
 8003e76:	f641 3147 	movw	r1, #6983	; 0x1b47
 8003e7a:	4829      	ldr	r0, [pc, #164]	; (8003f20 <I2C_TransferConfig+0xe4>)
 8003e7c:	f7fd ffe7 	bl	8001e4e <assert_failed>
  assert_param(IS_TRANSFER_MODE(Mode));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e86:	d00b      	beq.n	8003ea0 <I2C_TransferConfig+0x64>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e8e:	d007      	beq.n	8003ea0 <I2C_TransferConfig+0x64>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d004      	beq.n	8003ea0 <I2C_TransferConfig+0x64>
 8003e96:	f641 3148 	movw	r1, #6984	; 0x1b48
 8003e9a:	4821      	ldr	r0, [pc, #132]	; (8003f20 <I2C_TransferConfig+0xe4>)
 8003e9c:	f7fd ffd7 	bl	8001e4e <assert_failed>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8003ea0:	6a3b      	ldr	r3, [r7, #32]
 8003ea2:	4a20      	ldr	r2, [pc, #128]	; (8003f24 <I2C_TransferConfig+0xe8>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d00f      	beq.n	8003ec8 <I2C_TransferConfig+0x8c>
 8003ea8:	6a3b      	ldr	r3, [r7, #32]
 8003eaa:	4a1f      	ldr	r2, [pc, #124]	; (8003f28 <I2C_TransferConfig+0xec>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d00b      	beq.n	8003ec8 <I2C_TransferConfig+0x8c>
 8003eb0:	6a3b      	ldr	r3, [r7, #32]
 8003eb2:	4a1e      	ldr	r2, [pc, #120]	; (8003f2c <I2C_TransferConfig+0xf0>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d007      	beq.n	8003ec8 <I2C_TransferConfig+0x8c>
 8003eb8:	6a3b      	ldr	r3, [r7, #32]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d004      	beq.n	8003ec8 <I2C_TransferConfig+0x8c>
 8003ebe:	f641 3149 	movw	r1, #6985	; 0x1b49
 8003ec2:	4817      	ldr	r0, [pc, #92]	; (8003f20 <I2C_TransferConfig+0xe4>)
 8003ec4:	f7fd ffc3 	bl	8001e4e <assert_failed>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ec8:	897b      	ldrh	r3, [r7, #10]
 8003eca:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ece:	7a7b      	ldrb	r3, [r7, #9]
 8003ed0:	041b      	lsls	r3, r3, #16
 8003ed2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ed6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ee4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	0d5b      	lsrs	r3, r3, #21
 8003ef0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003ef4:	4b0e      	ldr	r3, [pc, #56]	; (8003f30 <I2C_TransferConfig+0xf4>)
 8003ef6:	430b      	orrs	r3, r1
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	ea02 0103 	and.w	r1, r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	430a      	orrs	r2, r1
 8003f06:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003f08:	bf00      	nop
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40005400 	.word	0x40005400
 8003f14:	40005800 	.word	0x40005800
 8003f18:	40005c00 	.word	0x40005c00
 8003f1c:	40006000 	.word	0x40006000
 8003f20:	08013cb0 	.word	0x08013cb0
 8003f24:	80004000 	.word	0x80004000
 8003f28:	80002400 	.word	0x80002400
 8003f2c:	80002000 	.word	0x80002000
 8003f30:	03ff63ff 	.word	0x03ff63ff

08003f34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b082      	sub	sp, #8
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a32      	ldr	r2, [pc, #200]	; (800400c <HAL_I2CEx_ConfigAnalogFilter+0xd8>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d012      	beq.n	8003f6e <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a30      	ldr	r2, [pc, #192]	; (8004010 <HAL_I2CEx_ConfigAnalogFilter+0xdc>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d00d      	beq.n	8003f6e <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a2f      	ldr	r2, [pc, #188]	; (8004014 <HAL_I2CEx_ConfigAnalogFilter+0xe0>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d008      	beq.n	8003f6e <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a2d      	ldr	r2, [pc, #180]	; (8004018 <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d003      	beq.n	8003f6e <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8003f66:	215e      	movs	r1, #94	; 0x5e
 8003f68:	482c      	ldr	r0, [pc, #176]	; (800401c <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 8003f6a:	f7fd ff70 	bl	8001e4e <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d007      	beq.n	8003f84 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f7a:	d003      	beq.n	8003f84 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8003f7c:	215f      	movs	r1, #95	; 0x5f
 8003f7e:	4827      	ldr	r0, [pc, #156]	; (800401c <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 8003f80:	f7fd ff65 	bl	8001e4e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b20      	cmp	r3, #32
 8003f8e:	d138      	bne.n	8004002 <HAL_I2CEx_ConfigAnalogFilter+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d101      	bne.n	8003f9e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
 8003f9a:	2302      	movs	r3, #2
 8003f9c:	e032      	b.n	8004004 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2224      	movs	r2, #36	; 0x24
 8003faa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f022 0201 	bic.w	r2, r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003fcc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	6819      	ldr	r1, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	683a      	ldr	r2, [r7, #0]
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f042 0201 	orr.w	r2, r2, #1
 8003fec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
 8004000:	e000      	b.n	8004004 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8004002:	2302      	movs	r3, #2
  }
}
 8004004:	4618      	mov	r0, r3
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	40005400 	.word	0x40005400
 8004010:	40005800 	.word	0x40005800
 8004014:	40005c00 	.word	0x40005c00
 8004018:	40006000 	.word	0x40006000
 800401c:	08013ce8 	.word	0x08013ce8

08004020 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a31      	ldr	r2, [pc, #196]	; (80040f4 <HAL_I2CEx_ConfigDigitalFilter+0xd4>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d012      	beq.n	800405a <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a2f      	ldr	r2, [pc, #188]	; (80040f8 <HAL_I2CEx_ConfigDigitalFilter+0xd8>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d00d      	beq.n	800405a <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a2e      	ldr	r2, [pc, #184]	; (80040fc <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d008      	beq.n	800405a <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a2c      	ldr	r2, [pc, #176]	; (8004100 <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d003      	beq.n	800405a <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8004052:	218c      	movs	r1, #140	; 0x8c
 8004054:	482b      	ldr	r0, [pc, #172]	; (8004104 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8004056:	f7fd fefa 	bl	8001e4e <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	2b0f      	cmp	r3, #15
 800405e:	d903      	bls.n	8004068 <HAL_I2CEx_ConfigDigitalFilter+0x48>
 8004060:	218d      	movs	r1, #141	; 0x8d
 8004062:	4828      	ldr	r0, [pc, #160]	; (8004104 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8004064:	f7fd fef3 	bl	8001e4e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800406e:	b2db      	uxtb	r3, r3
 8004070:	2b20      	cmp	r3, #32
 8004072:	d139      	bne.n	80040e8 <HAL_I2CEx_ConfigDigitalFilter+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800407a:	2b01      	cmp	r3, #1
 800407c:	d101      	bne.n	8004082 <HAL_I2CEx_ConfigDigitalFilter+0x62>
 800407e:	2302      	movs	r3, #2
 8004080:	e033      	b.n	80040ea <HAL_I2CEx_ConfigDigitalFilter+0xca>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2224      	movs	r2, #36	; 0x24
 800408e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0201 	bic.w	r2, r2, #1
 80040a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80040b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	021b      	lsls	r3, r3, #8
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2220      	movs	r2, #32
 80040d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80040e4:	2300      	movs	r3, #0
 80040e6:	e000      	b.n	80040ea <HAL_I2CEx_ConfigDigitalFilter+0xca>
  }
  else
  {
    return HAL_BUSY;
 80040e8:	2302      	movs	r3, #2
  }
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	40005400 	.word	0x40005400
 80040f8:	40005800 	.word	0x40005800
 80040fc:	40005c00 	.word	0x40005c00
 8004100:	40006000 	.word	0x40006000
 8004104:	08013ce8 	.word	0x08013ce8

08004108 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800410e:	2300      	movs	r3, #0
 8004110:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004112:	4b23      	ldr	r3, [pc, #140]	; (80041a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004116:	4a22      	ldr	r2, [pc, #136]	; (80041a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004118:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800411c:	6413      	str	r3, [r2, #64]	; 0x40
 800411e:	4b20      	ldr	r3, [pc, #128]	; (80041a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004126:	603b      	str	r3, [r7, #0]
 8004128:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800412a:	4b1e      	ldr	r3, [pc, #120]	; (80041a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a1d      	ldr	r2, [pc, #116]	; (80041a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004134:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004136:	f7fe fb65 	bl	8002804 <HAL_GetTick>
 800413a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800413c:	e009      	b.n	8004152 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800413e:	f7fe fb61 	bl	8002804 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800414c:	d901      	bls.n	8004152 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e022      	b.n	8004198 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004152:	4b14      	ldr	r3, [pc, #80]	; (80041a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800415a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800415e:	d1ee      	bne.n	800413e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004160:	4b10      	ldr	r3, [pc, #64]	; (80041a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a0f      	ldr	r2, [pc, #60]	; (80041a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004166:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800416a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800416c:	f7fe fb4a 	bl	8002804 <HAL_GetTick>
 8004170:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004172:	e009      	b.n	8004188 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004174:	f7fe fb46 	bl	8002804 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004182:	d901      	bls.n	8004188 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e007      	b.n	8004198 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004188:	4b06      	ldr	r3, [pc, #24]	; (80041a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004190:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004194:	d1ee      	bne.n	8004174 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004196:	2300      	movs	r3, #0
}
 8004198:	4618      	mov	r0, r3
 800419a:	3708      	adds	r7, #8
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40023800 	.word	0x40023800
 80041a4:	40007000 	.word	0x40007000

080041a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80041b0:	2300      	movs	r3, #0
 80041b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e345      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2b0f      	cmp	r3, #15
 80041c4:	d904      	bls.n	80041d0 <HAL_RCC_OscConfig+0x28>
 80041c6:	f240 1163 	movw	r1, #355	; 0x163
 80041ca:	4892      	ldr	r0, [pc, #584]	; (8004414 <HAL_RCC_OscConfig+0x26c>)
 80041cc:	f7fd fe3f 	bl	8001e4e <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f000 809a 	beq.w	8004312 <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00e      	beq.n	8004204 <HAL_RCC_OscConfig+0x5c>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041ee:	d009      	beq.n	8004204 <HAL_RCC_OscConfig+0x5c>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041f8:	d004      	beq.n	8004204 <HAL_RCC_OscConfig+0x5c>
 80041fa:	f240 1169 	movw	r1, #361	; 0x169
 80041fe:	4885      	ldr	r0, [pc, #532]	; (8004414 <HAL_RCC_OscConfig+0x26c>)
 8004200:	f7fd fe25 	bl	8001e4e <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004204:	4b84      	ldr	r3, [pc, #528]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	f003 030c 	and.w	r3, r3, #12
 800420c:	2b04      	cmp	r3, #4
 800420e:	d00c      	beq.n	800422a <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004210:	4b81      	ldr	r3, [pc, #516]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	f003 030c 	and.w	r3, r3, #12
 8004218:	2b08      	cmp	r3, #8
 800421a:	d112      	bne.n	8004242 <HAL_RCC_OscConfig+0x9a>
 800421c:	4b7e      	ldr	r3, [pc, #504]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004224:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004228:	d10b      	bne.n	8004242 <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800422a:	4b7b      	ldr	r3, [pc, #492]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d06c      	beq.n	8004310 <HAL_RCC_OscConfig+0x168>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d168      	bne.n	8004310 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e303      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800424a:	d106      	bne.n	800425a <HAL_RCC_OscConfig+0xb2>
 800424c:	4b72      	ldr	r3, [pc, #456]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a71      	ldr	r2, [pc, #452]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004252:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004256:	6013      	str	r3, [r2, #0]
 8004258:	e02e      	b.n	80042b8 <HAL_RCC_OscConfig+0x110>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10c      	bne.n	800427c <HAL_RCC_OscConfig+0xd4>
 8004262:	4b6d      	ldr	r3, [pc, #436]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a6c      	ldr	r2, [pc, #432]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004268:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800426c:	6013      	str	r3, [r2, #0]
 800426e:	4b6a      	ldr	r3, [pc, #424]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a69      	ldr	r2, [pc, #420]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004274:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004278:	6013      	str	r3, [r2, #0]
 800427a:	e01d      	b.n	80042b8 <HAL_RCC_OscConfig+0x110>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004284:	d10c      	bne.n	80042a0 <HAL_RCC_OscConfig+0xf8>
 8004286:	4b64      	ldr	r3, [pc, #400]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a63      	ldr	r2, [pc, #396]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 800428c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004290:	6013      	str	r3, [r2, #0]
 8004292:	4b61      	ldr	r3, [pc, #388]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a60      	ldr	r2, [pc, #384]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004298:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800429c:	6013      	str	r3, [r2, #0]
 800429e:	e00b      	b.n	80042b8 <HAL_RCC_OscConfig+0x110>
 80042a0:	4b5d      	ldr	r3, [pc, #372]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a5c      	ldr	r2, [pc, #368]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80042a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	4b5a      	ldr	r3, [pc, #360]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a59      	ldr	r2, [pc, #356]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80042b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d013      	beq.n	80042e8 <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c0:	f7fe faa0 	bl	8002804 <HAL_GetTick>
 80042c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042c6:	e008      	b.n	80042da <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042c8:	f7fe fa9c 	bl	8002804 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b64      	cmp	r3, #100	; 0x64
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e2b7      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042da:	4b4f      	ldr	r3, [pc, #316]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d0f0      	beq.n	80042c8 <HAL_RCC_OscConfig+0x120>
 80042e6:	e014      	b.n	8004312 <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e8:	f7fe fa8c 	bl	8002804 <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042f0:	f7fe fa88 	bl	8002804 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b64      	cmp	r3, #100	; 0x64
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e2a3      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004302:	4b45      	ldr	r3, [pc, #276]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1f0      	bne.n	80042f0 <HAL_RCC_OscConfig+0x148>
 800430e:	e000      	b.n	8004312 <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004310:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	f000 8084 	beq.w	8004428 <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d008      	beq.n	800433a <HAL_RCC_OscConfig+0x192>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d004      	beq.n	800433a <HAL_RCC_OscConfig+0x192>
 8004330:	f240 119b 	movw	r1, #411	; 0x19b
 8004334:	4837      	ldr	r0, [pc, #220]	; (8004414 <HAL_RCC_OscConfig+0x26c>)
 8004336:	f7fd fd8a 	bl	8001e4e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	2b1f      	cmp	r3, #31
 8004340:	d904      	bls.n	800434c <HAL_RCC_OscConfig+0x1a4>
 8004342:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8004346:	4833      	ldr	r0, [pc, #204]	; (8004414 <HAL_RCC_OscConfig+0x26c>)
 8004348:	f7fd fd81 	bl	8001e4e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800434c:	4b32      	ldr	r3, [pc, #200]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f003 030c 	and.w	r3, r3, #12
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00b      	beq.n	8004370 <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004358:	4b2f      	ldr	r3, [pc, #188]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 030c 	and.w	r3, r3, #12
 8004360:	2b08      	cmp	r3, #8
 8004362:	d11c      	bne.n	800439e <HAL_RCC_OscConfig+0x1f6>
 8004364:	4b2c      	ldr	r3, [pc, #176]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d116      	bne.n	800439e <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004370:	4b29      	ldr	r3, [pc, #164]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0302 	and.w	r3, r3, #2
 8004378:	2b00      	cmp	r3, #0
 800437a:	d005      	beq.n	8004388 <HAL_RCC_OscConfig+0x1e0>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d001      	beq.n	8004388 <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e260      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004388:	4b23      	ldr	r3, [pc, #140]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	00db      	lsls	r3, r3, #3
 8004396:	4920      	ldr	r1, [pc, #128]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 8004398:	4313      	orrs	r3, r2
 800439a:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800439c:	e044      	b.n	8004428 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d023      	beq.n	80043ee <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043a6:	4b1c      	ldr	r3, [pc, #112]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a1b      	ldr	r2, [pc, #108]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80043ac:	f043 0301 	orr.w	r3, r3, #1
 80043b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b2:	f7fe fa27 	bl	8002804 <HAL_GetTick>
 80043b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043b8:	e008      	b.n	80043cc <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043ba:	f7fe fa23 	bl	8002804 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d901      	bls.n	80043cc <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e23e      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043cc:	4b12      	ldr	r3, [pc, #72]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0302 	and.w	r3, r3, #2
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d0f0      	beq.n	80043ba <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d8:	4b0f      	ldr	r3, [pc, #60]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	691b      	ldr	r3, [r3, #16]
 80043e4:	00db      	lsls	r3, r3, #3
 80043e6:	490c      	ldr	r1, [pc, #48]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	600b      	str	r3, [r1, #0]
 80043ec:	e01c      	b.n	8004428 <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043ee:	4b0a      	ldr	r3, [pc, #40]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a09      	ldr	r2, [pc, #36]	; (8004418 <HAL_RCC_OscConfig+0x270>)
 80043f4:	f023 0301 	bic.w	r3, r3, #1
 80043f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043fa:	f7fe fa03 	bl	8002804 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004400:	e00c      	b.n	800441c <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004402:	f7fe f9ff 	bl	8002804 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d905      	bls.n	800441c <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e21a      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
 8004414:	08013d24 	.word	0x08013d24
 8004418:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800441c:	4b7e      	ldr	r3, [pc, #504]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1ec      	bne.n	8004402 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0308 	and.w	r3, r3, #8
 8004430:	2b00      	cmp	r3, #0
 8004432:	d043      	beq.n	80044bc <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d008      	beq.n	800444e <HAL_RCC_OscConfig+0x2a6>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	695b      	ldr	r3, [r3, #20]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d004      	beq.n	800444e <HAL_RCC_OscConfig+0x2a6>
 8004444:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8004448:	4874      	ldr	r0, [pc, #464]	; (800461c <HAL_RCC_OscConfig+0x474>)
 800444a:	f7fd fd00 	bl	8001e4e <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	695b      	ldr	r3, [r3, #20]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d019      	beq.n	800448a <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004456:	4b70      	ldr	r3, [pc, #448]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 8004458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800445a:	4a6f      	ldr	r2, [pc, #444]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 800445c:	f043 0301 	orr.w	r3, r3, #1
 8004460:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004462:	f7fe f9cf 	bl	8002804 <HAL_GetTick>
 8004466:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004468:	e008      	b.n	800447c <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800446a:	f7fe f9cb 	bl	8002804 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	2b02      	cmp	r3, #2
 8004476:	d901      	bls.n	800447c <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e1e6      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447c:	4b66      	ldr	r3, [pc, #408]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 800447e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004480:	f003 0302 	and.w	r3, r3, #2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d0f0      	beq.n	800446a <HAL_RCC_OscConfig+0x2c2>
 8004488:	e018      	b.n	80044bc <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800448a:	4b63      	ldr	r3, [pc, #396]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 800448c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800448e:	4a62      	ldr	r2, [pc, #392]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 8004490:	f023 0301 	bic.w	r3, r3, #1
 8004494:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004496:	f7fe f9b5 	bl	8002804 <HAL_GetTick>
 800449a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800449c:	e008      	b.n	80044b0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800449e:	f7fe f9b1 	bl	8002804 <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d901      	bls.n	80044b0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e1cc      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044b0:	4b59      	ldr	r3, [pc, #356]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80044b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044b4:	f003 0302 	and.w	r3, r3, #2
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1f0      	bne.n	800449e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 0304 	and.w	r3, r3, #4
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	f000 80bc 	beq.w	8004642 <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00c      	beq.n	80044ec <HAL_RCC_OscConfig+0x344>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d008      	beq.n	80044ec <HAL_RCC_OscConfig+0x344>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	2b05      	cmp	r3, #5
 80044e0:	d004      	beq.n	80044ec <HAL_RCC_OscConfig+0x344>
 80044e2:	f240 2106 	movw	r1, #518	; 0x206
 80044e6:	484d      	ldr	r0, [pc, #308]	; (800461c <HAL_RCC_OscConfig+0x474>)
 80044e8:	f7fd fcb1 	bl	8001e4e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ec:	4b4a      	ldr	r3, [pc, #296]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80044ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d10d      	bne.n	8004514 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80044f8:	4b47      	ldr	r3, [pc, #284]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80044fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fc:	4a46      	ldr	r2, [pc, #280]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80044fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004502:	6413      	str	r3, [r2, #64]	; 0x40
 8004504:	4b44      	ldr	r3, [pc, #272]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 8004506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800450c:	60bb      	str	r3, [r7, #8]
 800450e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004510:	2301      	movs	r3, #1
 8004512:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004514:	4b42      	ldr	r3, [pc, #264]	; (8004620 <HAL_RCC_OscConfig+0x478>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451c:	2b00      	cmp	r3, #0
 800451e:	d118      	bne.n	8004552 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004520:	4b3f      	ldr	r3, [pc, #252]	; (8004620 <HAL_RCC_OscConfig+0x478>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a3e      	ldr	r2, [pc, #248]	; (8004620 <HAL_RCC_OscConfig+0x478>)
 8004526:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800452a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800452c:	f7fe f96a 	bl	8002804 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004534:	f7fe f966 	bl	8002804 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b64      	cmp	r3, #100	; 0x64
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e181      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004546:	4b36      	ldr	r3, [pc, #216]	; (8004620 <HAL_RCC_OscConfig+0x478>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800454e:	2b00      	cmp	r3, #0
 8004550:	d0f0      	beq.n	8004534 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	2b01      	cmp	r3, #1
 8004558:	d106      	bne.n	8004568 <HAL_RCC_OscConfig+0x3c0>
 800455a:	4b2f      	ldr	r3, [pc, #188]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 800455c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800455e:	4a2e      	ldr	r2, [pc, #184]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 8004560:	f043 0301 	orr.w	r3, r3, #1
 8004564:	6713      	str	r3, [r2, #112]	; 0x70
 8004566:	e02d      	b.n	80045c4 <HAL_RCC_OscConfig+0x41c>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10c      	bne.n	800458a <HAL_RCC_OscConfig+0x3e2>
 8004570:	4b29      	ldr	r3, [pc, #164]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 8004572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004574:	4a28      	ldr	r2, [pc, #160]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 8004576:	f023 0301 	bic.w	r3, r3, #1
 800457a:	6713      	str	r3, [r2, #112]	; 0x70
 800457c:	4b26      	ldr	r3, [pc, #152]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 800457e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004580:	4a25      	ldr	r2, [pc, #148]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 8004582:	f023 0304 	bic.w	r3, r3, #4
 8004586:	6713      	str	r3, [r2, #112]	; 0x70
 8004588:	e01c      	b.n	80045c4 <HAL_RCC_OscConfig+0x41c>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	2b05      	cmp	r3, #5
 8004590:	d10c      	bne.n	80045ac <HAL_RCC_OscConfig+0x404>
 8004592:	4b21      	ldr	r3, [pc, #132]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 8004594:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004596:	4a20      	ldr	r2, [pc, #128]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 8004598:	f043 0304 	orr.w	r3, r3, #4
 800459c:	6713      	str	r3, [r2, #112]	; 0x70
 800459e:	4b1e      	ldr	r3, [pc, #120]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80045a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a2:	4a1d      	ldr	r2, [pc, #116]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80045a4:	f043 0301 	orr.w	r3, r3, #1
 80045a8:	6713      	str	r3, [r2, #112]	; 0x70
 80045aa:	e00b      	b.n	80045c4 <HAL_RCC_OscConfig+0x41c>
 80045ac:	4b1a      	ldr	r3, [pc, #104]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80045ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b0:	4a19      	ldr	r2, [pc, #100]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80045b2:	f023 0301 	bic.w	r3, r3, #1
 80045b6:	6713      	str	r3, [r2, #112]	; 0x70
 80045b8:	4b17      	ldr	r3, [pc, #92]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80045ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045bc:	4a16      	ldr	r2, [pc, #88]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80045be:	f023 0304 	bic.w	r3, r3, #4
 80045c2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d015      	beq.n	80045f8 <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045cc:	f7fe f91a 	bl	8002804 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d2:	e00a      	b.n	80045ea <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045d4:	f7fe f916 	bl	8002804 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e12f      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ea:	4b0b      	ldr	r3, [pc, #44]	; (8004618 <HAL_RCC_OscConfig+0x470>)
 80045ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d0ee      	beq.n	80045d4 <HAL_RCC_OscConfig+0x42c>
 80045f6:	e01b      	b.n	8004630 <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f8:	f7fe f904 	bl	8002804 <HAL_GetTick>
 80045fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045fe:	e011      	b.n	8004624 <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004600:	f7fe f900 	bl	8002804 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	f241 3288 	movw	r2, #5000	; 0x1388
 800460e:	4293      	cmp	r3, r2
 8004610:	d908      	bls.n	8004624 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e119      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
 8004616:	bf00      	nop
 8004618:	40023800 	.word	0x40023800
 800461c:	08013d24 	.word	0x08013d24
 8004620:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004624:	4b8b      	ldr	r3, [pc, #556]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 8004626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d1e7      	bne.n	8004600 <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004630:	7dfb      	ldrb	r3, [r7, #23]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d105      	bne.n	8004642 <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004636:	4b87      	ldr	r3, [pc, #540]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 8004638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463a:	4a86      	ldr	r2, [pc, #536]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 800463c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004640:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00c      	beq.n	8004664 <HAL_RCC_OscConfig+0x4bc>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	699b      	ldr	r3, [r3, #24]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d008      	beq.n	8004664 <HAL_RCC_OscConfig+0x4bc>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	2b02      	cmp	r3, #2
 8004658:	d004      	beq.n	8004664 <HAL_RCC_OscConfig+0x4bc>
 800465a:	f240 214a 	movw	r1, #586	; 0x24a
 800465e:	487e      	ldr	r0, [pc, #504]	; (8004858 <HAL_RCC_OscConfig+0x6b0>)
 8004660:	f7fd fbf5 	bl	8001e4e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	699b      	ldr	r3, [r3, #24]
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 80ed 	beq.w	8004848 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800466e:	4b79      	ldr	r3, [pc, #484]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f003 030c 	and.w	r3, r3, #12
 8004676:	2b08      	cmp	r3, #8
 8004678:	f000 80b4 	beq.w	80047e4 <HAL_RCC_OscConfig+0x63c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	2b02      	cmp	r3, #2
 8004682:	f040 8095 	bne.w	80047b0 <HAL_RCC_OscConfig+0x608>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	69db      	ldr	r3, [r3, #28]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d009      	beq.n	80046a2 <HAL_RCC_OscConfig+0x4fa>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	69db      	ldr	r3, [r3, #28]
 8004692:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004696:	d004      	beq.n	80046a2 <HAL_RCC_OscConfig+0x4fa>
 8004698:	f240 2153 	movw	r1, #595	; 0x253
 800469c:	486e      	ldr	r0, [pc, #440]	; (8004858 <HAL_RCC_OscConfig+0x6b0>)
 800469e:	f7fd fbd6 	bl	8001e4e <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d903      	bls.n	80046b2 <HAL_RCC_OscConfig+0x50a>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	2b3f      	cmp	r3, #63	; 0x3f
 80046b0:	d904      	bls.n	80046bc <HAL_RCC_OscConfig+0x514>
 80046b2:	f44f 7115 	mov.w	r1, #596	; 0x254
 80046b6:	4868      	ldr	r0, [pc, #416]	; (8004858 <HAL_RCC_OscConfig+0x6b0>)
 80046b8:	f7fd fbc9 	bl	8001e4e <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c0:	2b31      	cmp	r3, #49	; 0x31
 80046c2:	d904      	bls.n	80046ce <HAL_RCC_OscConfig+0x526>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80046cc:	d904      	bls.n	80046d8 <HAL_RCC_OscConfig+0x530>
 80046ce:	f240 2155 	movw	r1, #597	; 0x255
 80046d2:	4861      	ldr	r0, [pc, #388]	; (8004858 <HAL_RCC_OscConfig+0x6b0>)
 80046d4:	f7fd fbbb 	bl	8001e4e <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d010      	beq.n	8004702 <HAL_RCC_OscConfig+0x55a>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e4:	2b04      	cmp	r3, #4
 80046e6:	d00c      	beq.n	8004702 <HAL_RCC_OscConfig+0x55a>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ec:	2b06      	cmp	r3, #6
 80046ee:	d008      	beq.n	8004702 <HAL_RCC_OscConfig+0x55a>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d004      	beq.n	8004702 <HAL_RCC_OscConfig+0x55a>
 80046f8:	f240 2156 	movw	r1, #598	; 0x256
 80046fc:	4856      	ldr	r0, [pc, #344]	; (8004858 <HAL_RCC_OscConfig+0x6b0>)
 80046fe:	f7fd fba6 	bl	8001e4e <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004706:	2b01      	cmp	r3, #1
 8004708:	d903      	bls.n	8004712 <HAL_RCC_OscConfig+0x56a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470e:	2b0f      	cmp	r3, #15
 8004710:	d904      	bls.n	800471c <HAL_RCC_OscConfig+0x574>
 8004712:	f240 2157 	movw	r1, #599	; 0x257
 8004716:	4850      	ldr	r0, [pc, #320]	; (8004858 <HAL_RCC_OscConfig+0x6b0>)
 8004718:	f7fd fb99 	bl	8001e4e <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800471c:	4b4d      	ldr	r3, [pc, #308]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a4c      	ldr	r2, [pc, #304]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 8004722:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004726:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004728:	f7fe f86c 	bl	8002804 <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800472e:	e008      	b.n	8004742 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004730:	f7fe f868 	bl	8002804 <HAL_GetTick>
 8004734:	4602      	mov	r2, r0
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	1ad3      	subs	r3, r2, r3
 800473a:	2b02      	cmp	r3, #2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e083      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004742:	4b44      	ldr	r3, [pc, #272]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1f0      	bne.n	8004730 <HAL_RCC_OscConfig+0x588>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	69da      	ldr	r2, [r3, #28]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	431a      	orrs	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475c:	019b      	lsls	r3, r3, #6
 800475e:	431a      	orrs	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004764:	085b      	lsrs	r3, r3, #1
 8004766:	3b01      	subs	r3, #1
 8004768:	041b      	lsls	r3, r3, #16
 800476a:	431a      	orrs	r2, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004770:	061b      	lsls	r3, r3, #24
 8004772:	4313      	orrs	r3, r2
 8004774:	4a37      	ldr	r2, [pc, #220]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 8004776:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800477a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800477c:	4b35      	ldr	r3, [pc, #212]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a34      	ldr	r2, [pc, #208]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 8004782:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004786:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004788:	f7fe f83c 	bl	8002804 <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x5fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004790:	f7fe f838 	bl	8002804 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x5fa>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e053      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047a2:	4b2c      	ldr	r3, [pc, #176]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d0f0      	beq.n	8004790 <HAL_RCC_OscConfig+0x5e8>
 80047ae:	e04b      	b.n	8004848 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047b0:	4b28      	ldr	r3, [pc, #160]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a27      	ldr	r2, [pc, #156]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 80047b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047bc:	f7fe f822 	bl	8002804 <HAL_GetTick>
 80047c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047c2:	e008      	b.n	80047d6 <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047c4:	f7fe f81e 	bl	8002804 <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d901      	bls.n	80047d6 <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e039      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047d6:	4b1f      	ldr	r3, [pc, #124]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d1f0      	bne.n	80047c4 <HAL_RCC_OscConfig+0x61c>
 80047e2:	e031      	b.n	8004848 <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80047e4:	4b1b      	ldr	r3, [pc, #108]	; (8004854 <HAL_RCC_OscConfig+0x6ac>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d028      	beq.n	8004844 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d121      	bne.n	8004844 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800480a:	429a      	cmp	r2, r3
 800480c:	d11a      	bne.n	8004844 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800480e:	68fa      	ldr	r2, [r7, #12]
 8004810:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004814:	4013      	ands	r3, r2
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800481a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800481c:	4293      	cmp	r3, r2
 800481e:	d111      	bne.n	8004844 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800482a:	085b      	lsrs	r3, r3, #1
 800482c:	3b01      	subs	r3, #1
 800482e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004830:	429a      	cmp	r2, r3
 8004832:	d107      	bne.n	8004844 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800483e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004840:	429a      	cmp	r2, r3
 8004842:	d001      	beq.n	8004848 <HAL_RCC_OscConfig+0x6a0>
#endif
      {
        return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <HAL_RCC_OscConfig+0x6a2>
      }
    }
  }
  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3718      	adds	r7, #24
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	40023800 	.word	0x40023800
 8004858:	08013d24 	.word	0x08013d24

0800485c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004866:	2300      	movs	r3, #0
 8004868:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e18c      	b.n	8004b8e <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <HAL_RCC_ClockConfig+0x28>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2b0f      	cmp	r3, #15
 8004882:	d904      	bls.n	800488e <HAL_RCC_ClockConfig+0x32>
 8004884:	f240 21dd 	movw	r1, #733	; 0x2dd
 8004888:	4887      	ldr	r0, [pc, #540]	; (8004aa8 <HAL_RCC_ClockConfig+0x24c>)
 800488a:	f7fd fae0 	bl	8001e4e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d031      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d02e      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	2b02      	cmp	r3, #2
 800489e:	d02b      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	2b03      	cmp	r3, #3
 80048a4:	d028      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	2b04      	cmp	r3, #4
 80048aa:	d025      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	2b05      	cmp	r3, #5
 80048b0:	d022      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b06      	cmp	r3, #6
 80048b6:	d01f      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b07      	cmp	r3, #7
 80048bc:	d01c      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	2b08      	cmp	r3, #8
 80048c2:	d019      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	2b09      	cmp	r3, #9
 80048c8:	d016      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	2b0a      	cmp	r3, #10
 80048ce:	d013      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	2b0b      	cmp	r3, #11
 80048d4:	d010      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	2b0c      	cmp	r3, #12
 80048da:	d00d      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	2b0d      	cmp	r3, #13
 80048e0:	d00a      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b0e      	cmp	r3, #14
 80048e6:	d007      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	2b0f      	cmp	r3, #15
 80048ec:	d004      	beq.n	80048f8 <HAL_RCC_ClockConfig+0x9c>
 80048ee:	f240 21de 	movw	r1, #734	; 0x2de
 80048f2:	486d      	ldr	r0, [pc, #436]	; (8004aa8 <HAL_RCC_ClockConfig+0x24c>)
 80048f4:	f7fd faab 	bl	8001e4e <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048f8:	4b6c      	ldr	r3, [pc, #432]	; (8004aac <HAL_RCC_ClockConfig+0x250>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f003 030f 	and.w	r3, r3, #15
 8004900:	683a      	ldr	r2, [r7, #0]
 8004902:	429a      	cmp	r2, r3
 8004904:	d910      	bls.n	8004928 <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004906:	4b69      	ldr	r3, [pc, #420]	; (8004aac <HAL_RCC_ClockConfig+0x250>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f023 020f 	bic.w	r2, r3, #15
 800490e:	4967      	ldr	r1, [pc, #412]	; (8004aac <HAL_RCC_ClockConfig+0x250>)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	4313      	orrs	r3, r2
 8004914:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004916:	4b65      	ldr	r3, [pc, #404]	; (8004aac <HAL_RCC_ClockConfig+0x250>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 030f 	and.w	r3, r3, #15
 800491e:	683a      	ldr	r2, [r7, #0]
 8004920:	429a      	cmp	r2, r3
 8004922:	d001      	beq.n	8004928 <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e132      	b.n	8004b8e <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d049      	beq.n	80049c8 <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0304 	and.w	r3, r3, #4
 800493c:	2b00      	cmp	r3, #0
 800493e:	d005      	beq.n	800494c <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004940:	4b5b      	ldr	r3, [pc, #364]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	4a5a      	ldr	r2, [pc, #360]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 8004946:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800494a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0308 	and.w	r3, r3, #8
 8004954:	2b00      	cmp	r3, #0
 8004956:	d005      	beq.n	8004964 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004958:	4b55      	ldr	r3, [pc, #340]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	4a54      	ldr	r2, [pc, #336]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 800495e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004962:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d024      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x15a>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2b80      	cmp	r3, #128	; 0x80
 8004972:	d020      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x15a>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	2b90      	cmp	r3, #144	; 0x90
 800497a:	d01c      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x15a>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	2ba0      	cmp	r3, #160	; 0xa0
 8004982:	d018      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x15a>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	2bb0      	cmp	r3, #176	; 0xb0
 800498a:	d014      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x15a>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	2bc0      	cmp	r3, #192	; 0xc0
 8004992:	d010      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x15a>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	2bd0      	cmp	r3, #208	; 0xd0
 800499a:	d00c      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x15a>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	2be0      	cmp	r3, #224	; 0xe0
 80049a2:	d008      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x15a>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2bf0      	cmp	r3, #240	; 0xf0
 80049aa:	d004      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x15a>
 80049ac:	f240 3102 	movw	r1, #770	; 0x302
 80049b0:	483d      	ldr	r0, [pc, #244]	; (8004aa8 <HAL_RCC_ClockConfig+0x24c>)
 80049b2:	f7fd fa4c 	bl	8001e4e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049b6:	4b3e      	ldr	r3, [pc, #248]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	493b      	ldr	r1, [pc, #236]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0301 	and.w	r3, r3, #1
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d051      	beq.n	8004a78 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00c      	beq.n	80049f6 <HAL_RCC_ClockConfig+0x19a>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d008      	beq.n	80049f6 <HAL_RCC_ClockConfig+0x19a>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d004      	beq.n	80049f6 <HAL_RCC_ClockConfig+0x19a>
 80049ec:	f240 3109 	movw	r1, #777	; 0x309
 80049f0:	482d      	ldr	r0, [pc, #180]	; (8004aa8 <HAL_RCC_ClockConfig+0x24c>)
 80049f2:	f7fd fa2c 	bl	8001e4e <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d107      	bne.n	8004a0e <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049fe:	4b2c      	ldr	r3, [pc, #176]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d115      	bne.n	8004a36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e0bf      	b.n	8004b8e <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d107      	bne.n	8004a26 <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a16:	4b26      	ldr	r3, [pc, #152]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d109      	bne.n	8004a36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e0b3      	b.n	8004b8e <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a26:	4b22      	ldr	r3, [pc, #136]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e0ab      	b.n	8004b8e <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a36:	4b1e      	ldr	r3, [pc, #120]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f023 0203 	bic.w	r2, r3, #3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	491b      	ldr	r1, [pc, #108]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a48:	f7fd fedc 	bl	8002804 <HAL_GetTick>
 8004a4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a4e:	e00a      	b.n	8004a66 <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a50:	f7fd fed8 	bl	8002804 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e093      	b.n	8004b8e <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a66:	4b12      	ldr	r3, [pc, #72]	; (8004ab0 <HAL_RCC_ClockConfig+0x254>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 020c 	and.w	r2, r3, #12
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d1eb      	bne.n	8004a50 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a78:	4b0c      	ldr	r3, [pc, #48]	; (8004aac <HAL_RCC_ClockConfig+0x250>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 030f 	and.w	r3, r3, #15
 8004a80:	683a      	ldr	r2, [r7, #0]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d216      	bcs.n	8004ab4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a86:	4b09      	ldr	r3, [pc, #36]	; (8004aac <HAL_RCC_ClockConfig+0x250>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f023 020f 	bic.w	r2, r3, #15
 8004a8e:	4907      	ldr	r1, [pc, #28]	; (8004aac <HAL_RCC_ClockConfig+0x250>)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a96:	4b05      	ldr	r3, [pc, #20]	; (8004aac <HAL_RCC_ClockConfig+0x250>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 030f 	and.w	r3, r3, #15
 8004a9e:	683a      	ldr	r2, [r7, #0]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d007      	beq.n	8004ab4 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e072      	b.n	8004b8e <HAL_RCC_ClockConfig+0x332>
 8004aa8:	08013d24 	.word	0x08013d24
 8004aac:	40023c00 	.word	0x40023c00
 8004ab0:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0304 	and.w	r3, r3, #4
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d025      	beq.n	8004b0c <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d018      	beq.n	8004afa <HAL_RCC_ClockConfig+0x29e>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ad0:	d013      	beq.n	8004afa <HAL_RCC_ClockConfig+0x29e>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68db      	ldr	r3, [r3, #12]
 8004ad6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004ada:	d00e      	beq.n	8004afa <HAL_RCC_ClockConfig+0x29e>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004ae4:	d009      	beq.n	8004afa <HAL_RCC_ClockConfig+0x29e>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8004aee:	d004      	beq.n	8004afa <HAL_RCC_ClockConfig+0x29e>
 8004af0:	f240 3146 	movw	r1, #838	; 0x346
 8004af4:	4828      	ldr	r0, [pc, #160]	; (8004b98 <HAL_RCC_ClockConfig+0x33c>)
 8004af6:	f7fd f9aa 	bl	8001e4e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004afa:	4b28      	ldr	r3, [pc, #160]	; (8004b9c <HAL_RCC_ClockConfig+0x340>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	4925      	ldr	r1, [pc, #148]	; (8004b9c <HAL_RCC_ClockConfig+0x340>)
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d026      	beq.n	8004b66 <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d018      	beq.n	8004b52 <HAL_RCC_ClockConfig+0x2f6>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b28:	d013      	beq.n	8004b52 <HAL_RCC_ClockConfig+0x2f6>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004b32:	d00e      	beq.n	8004b52 <HAL_RCC_ClockConfig+0x2f6>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	691b      	ldr	r3, [r3, #16]
 8004b38:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004b3c:	d009      	beq.n	8004b52 <HAL_RCC_ClockConfig+0x2f6>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8004b46:	d004      	beq.n	8004b52 <HAL_RCC_ClockConfig+0x2f6>
 8004b48:	f240 314d 	movw	r1, #845	; 0x34d
 8004b4c:	4812      	ldr	r0, [pc, #72]	; (8004b98 <HAL_RCC_ClockConfig+0x33c>)
 8004b4e:	f7fd f97e 	bl	8001e4e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b52:	4b12      	ldr	r3, [pc, #72]	; (8004b9c <HAL_RCC_ClockConfig+0x340>)
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	490e      	ldr	r1, [pc, #56]	; (8004b9c <HAL_RCC_ClockConfig+0x340>)
 8004b62:	4313      	orrs	r3, r2
 8004b64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b66:	f000 f821 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	4b0b      	ldr	r3, [pc, #44]	; (8004b9c <HAL_RCC_ClockConfig+0x340>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	091b      	lsrs	r3, r3, #4
 8004b72:	f003 030f 	and.w	r3, r3, #15
 8004b76:	490a      	ldr	r1, [pc, #40]	; (8004ba0 <HAL_RCC_ClockConfig+0x344>)
 8004b78:	5ccb      	ldrb	r3, [r1, r3]
 8004b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b7e:	4a09      	ldr	r2, [pc, #36]	; (8004ba4 <HAL_RCC_ClockConfig+0x348>)
 8004b80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b82:	4b09      	ldr	r3, [pc, #36]	; (8004ba8 <HAL_RCC_ClockConfig+0x34c>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fd fdf8 	bl	800277c <HAL_InitTick>

  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	08013d24 	.word	0x08013d24
 8004b9c:	40023800 	.word	0x40023800
 8004ba0:	08013e54 	.word	0x08013e54
 8004ba4:	20000000 	.word	0x20000000
 8004ba8:	20000004 	.word	0x20000004

08004bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bb0:	b090      	sub	sp, #64	; 0x40
 8004bb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	637b      	str	r3, [r7, #52]	; 0x34
 8004bb8:	2300      	movs	r3, #0
 8004bba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bc4:	4b59      	ldr	r3, [pc, #356]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x180>)
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f003 030c 	and.w	r3, r3, #12
 8004bcc:	2b08      	cmp	r3, #8
 8004bce:	d00d      	beq.n	8004bec <HAL_RCC_GetSysClockFreq+0x40>
 8004bd0:	2b08      	cmp	r3, #8
 8004bd2:	f200 80a1 	bhi.w	8004d18 <HAL_RCC_GetSysClockFreq+0x16c>
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d002      	beq.n	8004be0 <HAL_RCC_GetSysClockFreq+0x34>
 8004bda:	2b04      	cmp	r3, #4
 8004bdc:	d003      	beq.n	8004be6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004bde:	e09b      	b.n	8004d18 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004be0:	4b53      	ldr	r3, [pc, #332]	; (8004d30 <HAL_RCC_GetSysClockFreq+0x184>)
 8004be2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004be4:	e09b      	b.n	8004d1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004be6:	4b53      	ldr	r3, [pc, #332]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x188>)
 8004be8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004bea:	e098      	b.n	8004d1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bec:	4b4f      	ldr	r3, [pc, #316]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x180>)
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bf4:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004bf6:	4b4d      	ldr	r3, [pc, #308]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x180>)
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d028      	beq.n	8004c54 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c02:	4b4a      	ldr	r3, [pc, #296]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x180>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	099b      	lsrs	r3, r3, #6
 8004c08:	2200      	movs	r2, #0
 8004c0a:	623b      	str	r3, [r7, #32]
 8004c0c:	627a      	str	r2, [r7, #36]	; 0x24
 8004c0e:	6a3b      	ldr	r3, [r7, #32]
 8004c10:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004c14:	2100      	movs	r1, #0
 8004c16:	4b47      	ldr	r3, [pc, #284]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c18:	fb03 f201 	mul.w	r2, r3, r1
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	fb00 f303 	mul.w	r3, r0, r3
 8004c22:	4413      	add	r3, r2
 8004c24:	4a43      	ldr	r2, [pc, #268]	; (8004d34 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c26:	fba0 1202 	umull	r1, r2, r0, r2
 8004c2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c2c:	460a      	mov	r2, r1
 8004c2e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004c30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c32:	4413      	add	r3, r2
 8004c34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c38:	2200      	movs	r2, #0
 8004c3a:	61bb      	str	r3, [r7, #24]
 8004c3c:	61fa      	str	r2, [r7, #28]
 8004c3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c42:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004c46:	f7fc f83f 	bl	8000cc8 <__aeabi_uldivmod>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	4613      	mov	r3, r2
 8004c50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c52:	e053      	b.n	8004cfc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c54:	4b35      	ldr	r3, [pc, #212]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x180>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	099b      	lsrs	r3, r3, #6
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	613b      	str	r3, [r7, #16]
 8004c5e:	617a      	str	r2, [r7, #20]
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004c66:	f04f 0b00 	mov.w	fp, #0
 8004c6a:	4652      	mov	r2, sl
 8004c6c:	465b      	mov	r3, fp
 8004c6e:	f04f 0000 	mov.w	r0, #0
 8004c72:	f04f 0100 	mov.w	r1, #0
 8004c76:	0159      	lsls	r1, r3, #5
 8004c78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c7c:	0150      	lsls	r0, r2, #5
 8004c7e:	4602      	mov	r2, r0
 8004c80:	460b      	mov	r3, r1
 8004c82:	ebb2 080a 	subs.w	r8, r2, sl
 8004c86:	eb63 090b 	sbc.w	r9, r3, fp
 8004c8a:	f04f 0200 	mov.w	r2, #0
 8004c8e:	f04f 0300 	mov.w	r3, #0
 8004c92:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004c96:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004c9a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004c9e:	ebb2 0408 	subs.w	r4, r2, r8
 8004ca2:	eb63 0509 	sbc.w	r5, r3, r9
 8004ca6:	f04f 0200 	mov.w	r2, #0
 8004caa:	f04f 0300 	mov.w	r3, #0
 8004cae:	00eb      	lsls	r3, r5, #3
 8004cb0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cb4:	00e2      	lsls	r2, r4, #3
 8004cb6:	4614      	mov	r4, r2
 8004cb8:	461d      	mov	r5, r3
 8004cba:	eb14 030a 	adds.w	r3, r4, sl
 8004cbe:	603b      	str	r3, [r7, #0]
 8004cc0:	eb45 030b 	adc.w	r3, r5, fp
 8004cc4:	607b      	str	r3, [r7, #4]
 8004cc6:	f04f 0200 	mov.w	r2, #0
 8004cca:	f04f 0300 	mov.w	r3, #0
 8004cce:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cd2:	4629      	mov	r1, r5
 8004cd4:	028b      	lsls	r3, r1, #10
 8004cd6:	4621      	mov	r1, r4
 8004cd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cdc:	4621      	mov	r1, r4
 8004cde:	028a      	lsls	r2, r1, #10
 8004ce0:	4610      	mov	r0, r2
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	60bb      	str	r3, [r7, #8]
 8004cea:	60fa      	str	r2, [r7, #12]
 8004cec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cf0:	f7fb ffea 	bl	8000cc8 <__aeabi_uldivmod>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004cfc:	4b0b      	ldr	r3, [pc, #44]	; (8004d2c <HAL_RCC_GetSysClockFreq+0x180>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	0c1b      	lsrs	r3, r3, #16
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	3301      	adds	r3, #1
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004d0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d14:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d16:	e002      	b.n	8004d1e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d18:	4b05      	ldr	r3, [pc, #20]	; (8004d30 <HAL_RCC_GetSysClockFreq+0x184>)
 8004d1a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3740      	adds	r7, #64	; 0x40
 8004d24:	46bd      	mov	sp, r7
 8004d26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d2a:	bf00      	nop
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	00f42400 	.word	0x00f42400
 8004d34:	017d7840 	.word	0x017d7840

08004d38 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d3c:	4b03      	ldr	r3, [pc, #12]	; (8004d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	20000000 	.word	0x20000000

08004d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d54:	f7ff fff0 	bl	8004d38 <HAL_RCC_GetHCLKFreq>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	4b05      	ldr	r3, [pc, #20]	; (8004d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	0a9b      	lsrs	r3, r3, #10
 8004d60:	f003 0307 	and.w	r3, r3, #7
 8004d64:	4903      	ldr	r1, [pc, #12]	; (8004d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d66:	5ccb      	ldrb	r3, [r1, r3]
 8004d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	40023800 	.word	0x40023800
 8004d74:	08013e64 	.word	0x08013e64

08004d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d7c:	f7ff ffdc 	bl	8004d38 <HAL_RCC_GetHCLKFreq>
 8004d80:	4602      	mov	r2, r0
 8004d82:	4b05      	ldr	r3, [pc, #20]	; (8004d98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	0b5b      	lsrs	r3, r3, #13
 8004d88:	f003 0307 	and.w	r3, r3, #7
 8004d8c:	4903      	ldr	r1, [pc, #12]	; (8004d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d8e:	5ccb      	ldrb	r3, [r1, r3]
 8004d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	40023800 	.word	0x40023800
 8004d9c:	08013e64 	.word	0x08013e64

08004da0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b088      	sub	sp, #32
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004da8:	2300      	movs	r3, #0
 8004daa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004dac:	2300      	movs	r3, #0
 8004dae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004db0:	2300      	movs	r3, #0
 8004db2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004db4:	2300      	movs	r3, #0
 8004db6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004db8:	2300      	movs	r3, #0
 8004dba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f040 8089 	bne.w	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0308 	and.w	r3, r3, #8
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f040 8082 	bne.w	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0310 	and.w	r3, r3, #16
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d17b      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d175      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d16f      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d169      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d163      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d15d      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d157      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d151      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d14b      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d145      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d13f      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d139      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d133      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d12d      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d127      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d121      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d11b      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d115      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d10f      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d109      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0320 	and.w	r3, r3, #32
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d103      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004ed4:	2172      	movs	r1, #114	; 0x72
 8004ed6:	4895      	ldr	r0, [pc, #596]	; (800512c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8004ed8:	f7fc ffb9 	bl	8001e4e <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01f      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d008      	beq.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ef4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004ef8:	d003      	beq.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x162>
 8004efa:	2178      	movs	r1, #120	; 0x78
 8004efc:	488b      	ldr	r0, [pc, #556]	; (800512c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8004efe:	f7fc ffa6 	bl	8001e4e <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f02:	4b8b      	ldr	r3, [pc, #556]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	4a8a      	ldr	r2, [pc, #552]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004f08:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004f0c:	6093      	str	r3, [r2, #8]
 8004f0e:	4b88      	ldr	r3, [pc, #544]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004f10:	689a      	ldr	r2, [r3, #8]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f16:	4986      	ldr	r1, [pc, #536]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x188>
    {
      plli2sused = 1;
 8004f24:	2301      	movs	r3, #1
 8004f26:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d029      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d00d      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f44:	d008      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f4e:	d003      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004f50:	2188      	movs	r1, #136	; 0x88
 8004f52:	4876      	ldr	r0, [pc, #472]	; (800512c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8004f54:	f7fc ff7b 	bl	8001e4e <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f58:	4b75      	ldr	r3, [pc, #468]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004f5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f66:	4972      	ldr	r1, [pc, #456]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f76:	d101      	bne.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      plli2sused = 1;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d101      	bne.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    {
      pllsaiused = 1;
 8004f84:	2301      	movs	r3, #1
 8004f86:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d029      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00d      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fa4:	d008      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004faa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004fae:	d003      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004fb0:	219c      	movs	r1, #156	; 0x9c
 8004fb2:	485e      	ldr	r0, [pc, #376]	; (800512c <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8004fb4:	f7fc ff4b 	bl	8001e4e <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004fb8:	4b5d      	ldr	r3, [pc, #372]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004fba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fbe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc6:	495a      	ldr	r1, [pc, #360]	; (8005130 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fd6:	d101      	bne.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      plli2sused = 1;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d101      	bne.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      pllsaiused = 1;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
      plli2sused = 1;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 0320 	and.w	r3, r3, #32
 8005000:	2b00      	cmp	r3, #0
 8005002:	f000 8186 	beq.w	8005312 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800500e:	f000 80e4 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005016:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800501a:	f000 80de 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005022:	4a44      	ldr	r2, [pc, #272]	; (8005134 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8005024:	4293      	cmp	r3, r2
 8005026:	f000 80d8 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502e:	4a42      	ldr	r2, [pc, #264]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8005030:	4293      	cmp	r3, r2
 8005032:	f000 80d2 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800503a:	4a40      	ldr	r2, [pc, #256]	; (800513c <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 800503c:	4293      	cmp	r3, r2
 800503e:	f000 80cc 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005046:	4a3e      	ldr	r2, [pc, #248]	; (8005140 <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 8005048:	4293      	cmp	r3, r2
 800504a:	f000 80c6 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005052:	4a3c      	ldr	r2, [pc, #240]	; (8005144 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 8005054:	4293      	cmp	r3, r2
 8005056:	f000 80c0 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800505e:	4a3a      	ldr	r2, [pc, #232]	; (8005148 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 8005060:	4293      	cmp	r3, r2
 8005062:	f000 80ba 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506a:	4a38      	ldr	r2, [pc, #224]	; (800514c <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 800506c:	4293      	cmp	r3, r2
 800506e:	f000 80b4 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005076:	4a36      	ldr	r2, [pc, #216]	; (8005150 <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 8005078:	4293      	cmp	r3, r2
 800507a:	f000 80ae 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005082:	4a34      	ldr	r2, [pc, #208]	; (8005154 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8005084:	4293      	cmp	r3, r2
 8005086:	f000 80a8 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508e:	4a32      	ldr	r2, [pc, #200]	; (8005158 <HAL_RCCEx_PeriphCLKConfig+0x3b8>)
 8005090:	4293      	cmp	r3, r2
 8005092:	f000 80a2 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800509a:	4a30      	ldr	r2, [pc, #192]	; (800515c <HAL_RCCEx_PeriphCLKConfig+0x3bc>)
 800509c:	4293      	cmp	r3, r2
 800509e:	f000 809c 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a6:	4a2e      	ldr	r2, [pc, #184]	; (8005160 <HAL_RCCEx_PeriphCLKConfig+0x3c0>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	f000 8096 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b2:	4a2c      	ldr	r2, [pc, #176]	; (8005164 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	f000 8090 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050be:	4a2a      	ldr	r2, [pc, #168]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	f000 808a 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ca:	4a28      	ldr	r2, [pc, #160]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	f000 8084 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d6:	4a26      	ldr	r2, [pc, #152]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d07e      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e0:	4a24      	ldr	r2, [pc, #144]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d079      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ea:	4a23      	ldr	r2, [pc, #140]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x3d8>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d074      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f4:	4a21      	ldr	r2, [pc, #132]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d06f      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fe:	4a20      	ldr	r2, [pc, #128]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d06a      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005108:	4a1e      	ldr	r2, [pc, #120]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d065      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005112:	4a1d      	ldr	r2, [pc, #116]	; (8005188 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d060      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800511c:	4a1b      	ldr	r2, [pc, #108]	; (800518c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d05b      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005126:	4a1a      	ldr	r2, [pc, #104]	; (8005190 <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8005128:	4293      	cmp	r3, r2
 800512a:	e033      	b.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800512c:	08013d5c 	.word	0x08013d5c
 8005130:	40023800 	.word	0x40023800
 8005134:	00020300 	.word	0x00020300
 8005138:	00030300 	.word	0x00030300
 800513c:	00040300 	.word	0x00040300
 8005140:	00050300 	.word	0x00050300
 8005144:	00060300 	.word	0x00060300
 8005148:	00070300 	.word	0x00070300
 800514c:	00080300 	.word	0x00080300
 8005150:	00090300 	.word	0x00090300
 8005154:	000a0300 	.word	0x000a0300
 8005158:	000b0300 	.word	0x000b0300
 800515c:	000c0300 	.word	0x000c0300
 8005160:	000d0300 	.word	0x000d0300
 8005164:	000e0300 	.word	0x000e0300
 8005168:	000f0300 	.word	0x000f0300
 800516c:	00100300 	.word	0x00100300
 8005170:	00110300 	.word	0x00110300
 8005174:	00120300 	.word	0x00120300
 8005178:	00130300 	.word	0x00130300
 800517c:	00140300 	.word	0x00140300
 8005180:	00150300 	.word	0x00150300
 8005184:	00160300 	.word	0x00160300
 8005188:	00170300 	.word	0x00170300
 800518c:	00180300 	.word	0x00180300
 8005190:	00190300 	.word	0x00190300
 8005194:	d021      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519a:	4a4c      	ldr	r2, [pc, #304]	; (80052cc <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d01c      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a4:	4a4a      	ldr	r2, [pc, #296]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x530>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d017      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ae:	4a49      	ldr	r2, [pc, #292]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d012      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b8:	4a47      	ldr	r2, [pc, #284]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d00d      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c2:	4a46      	ldr	r2, [pc, #280]	; (80052dc <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d008      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051cc:	4a44      	ldr	r2, [pc, #272]	; (80052e0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d003      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80051d2:	21b7      	movs	r1, #183	; 0xb7
 80051d4:	4843      	ldr	r0, [pc, #268]	; (80052e4 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 80051d6:	f7fc fe3a 	bl	8001e4e <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80051da:	4b43      	ldr	r3, [pc, #268]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80051dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051de:	4a42      	ldr	r2, [pc, #264]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80051e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051e4:	6413      	str	r3, [r2, #64]	; 0x40
 80051e6:	4b40      	ldr	r3, [pc, #256]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80051e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051ee:	60bb      	str	r3, [r7, #8]
 80051f0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80051f2:	4b3e      	ldr	r3, [pc, #248]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a3d      	ldr	r2, [pc, #244]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 80051f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051fe:	f7fd fb01 	bl	8002804 <HAL_GetTick>
 8005202:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005204:	e009      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x47a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005206:	f7fd fafd 	bl	8002804 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	1ad3      	subs	r3, r2, r3
 8005210:	2b64      	cmp	r3, #100	; 0x64
 8005212:	d902      	bls.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x47a>
      {
        return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	f000 bd9f 	b.w	8005d58 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800521a:	4b34      	ldr	r3, [pc, #208]	; (80052ec <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005222:	2b00      	cmp	r3, #0
 8005224:	d0ef      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x466>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005226:	4b30      	ldr	r3, [pc, #192]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800522a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800522e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d036      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800523e:	693a      	ldr	r2, [r7, #16]
 8005240:	429a      	cmp	r2, r3
 8005242:	d02f      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005244:	4b28      	ldr	r3, [pc, #160]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005248:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800524c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800524e:	4b26      	ldr	r3, [pc, #152]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005252:	4a25      	ldr	r2, [pc, #148]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005254:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005258:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800525a:	4b23      	ldr	r3, [pc, #140]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800525c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800525e:	4a22      	ldr	r2, [pc, #136]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005260:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005264:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005266:	4a20      	ldr	r2, [pc, #128]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800526c:	4b1e      	ldr	r3, [pc, #120]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800526e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005270:	f003 0301 	and.w	r3, r3, #1
 8005274:	2b01      	cmp	r3, #1
 8005276:	d115      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005278:	f7fd fac4 	bl	8002804 <HAL_GetTick>
 800527c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800527e:	e00b      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005280:	f7fd fac0 	bl	8002804 <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	f241 3288 	movw	r2, #5000	; 0x1388
 800528e:	4293      	cmp	r3, r2
 8005290:	d902      	bls.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	f000 bd60 	b.w	8005d58 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005298:	4b13      	ldr	r3, [pc, #76]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800529a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d0ed      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052b0:	d120      	bne.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x554>
 80052b2:	4b0d      	ldr	r3, [pc, #52]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80052be:	4b0c      	ldr	r3, [pc, #48]	; (80052f0 <HAL_RCCEx_PeriphCLKConfig+0x550>)
 80052c0:	400b      	ands	r3, r1
 80052c2:	4909      	ldr	r1, [pc, #36]	; (80052e8 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	608b      	str	r3, [r1, #8]
 80052c8:	e01a      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x560>
 80052ca:	bf00      	nop
 80052cc:	001a0300 	.word	0x001a0300
 80052d0:	001b0300 	.word	0x001b0300
 80052d4:	001c0300 	.word	0x001c0300
 80052d8:	001d0300 	.word	0x001d0300
 80052dc:	001e0300 	.word	0x001e0300
 80052e0:	001f0300 	.word	0x001f0300
 80052e4:	08013d5c 	.word	0x08013d5c
 80052e8:	40023800 	.word	0x40023800
 80052ec:	40007000 	.word	0x40007000
 80052f0:	0ffffcff 	.word	0x0ffffcff
 80052f4:	4b9a      	ldr	r3, [pc, #616]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	4a99      	ldr	r2, [pc, #612]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80052fa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80052fe:	6093      	str	r3, [r2, #8]
 8005300:	4b97      	ldr	r3, [pc, #604]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005302:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005308:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800530c:	4994      	ldr	r1, [pc, #592]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800530e:	4313      	orrs	r3, r2
 8005310:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0310 	and.w	r3, r3, #16
 800531a:	2b00      	cmp	r3, #0
 800531c:	d01d      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005322:	2b00      	cmp	r3, #0
 8005324:	d008      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800532e:	d003      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8005330:	21f1      	movs	r1, #241	; 0xf1
 8005332:	488c      	ldr	r0, [pc, #560]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8005334:	f7fc fd8b 	bl	8001e4e <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005338:	4b89      	ldr	r3, [pc, #548]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800533a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800533e:	4a88      	ldr	r2, [pc, #544]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005340:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005344:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005348:	4b85      	ldr	r3, [pc, #532]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800534a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005352:	4983      	ldr	r1, [pc, #524]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005354:	4313      	orrs	r3, r2
 8005356:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d01c      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00d      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005372:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005376:	d008      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800537c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005380:	d003      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8005382:	21fb      	movs	r1, #251	; 0xfb
 8005384:	4877      	ldr	r0, [pc, #476]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8005386:	f7fc fd62 	bl	8001e4e <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800538a:	4b75      	ldr	r3, [pc, #468]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800538c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005390:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005398:	4971      	ldr	r1, [pc, #452]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d01d      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d00e      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x632>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80053bc:	d009      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x632>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80053c6:	d004      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x632>
 80053c8:	f240 1105 	movw	r1, #261	; 0x105
 80053cc:	4865      	ldr	r0, [pc, #404]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80053ce:	f7fc fd3e 	bl	8001e4e <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053d2:	4b63      	ldr	r3, [pc, #396]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80053d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053e0:	495f      	ldr	r1, [pc, #380]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d01d      	beq.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x690>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d00e      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x67a>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005400:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005404:	d009      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800540a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800540e:	d004      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8005410:	f240 110f 	movw	r1, #271	; 0x10f
 8005414:	4853      	ldr	r0, [pc, #332]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8005416:	f7fc fd1a 	bl	8001e4e <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800541a:	4b51      	ldr	r3, [pc, #324]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800541c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005420:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005428:	494d      	ldr	r1, [pc, #308]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800542a:	4313      	orrs	r3, r2
 800542c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d01d      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00e      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005448:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800544c:	d009      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005452:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005456:	d004      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8005458:	f240 1119 	movw	r1, #281	; 0x119
 800545c:	4841      	ldr	r0, [pc, #260]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800545e:	f7fc fcf6 	bl	8001e4e <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005462:	4b3f      	ldr	r3, [pc, #252]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005464:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005468:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005470:	493b      	ldr	r1, [pc, #236]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005472:	4313      	orrs	r3, r2
 8005474:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005480:	2b00      	cmp	r3, #0
 8005482:	d01f      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x724>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005488:	2b00      	cmp	r3, #0
 800548a:	d010      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x70e>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005490:	2b01      	cmp	r3, #1
 8005492:	d00c      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005498:	2b03      	cmp	r3, #3
 800549a:	d008      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x70e>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d004      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80054a4:	f240 1123 	movw	r1, #291	; 0x123
 80054a8:	482e      	ldr	r0, [pc, #184]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80054aa:	f7fc fcd0 	bl	8001e4e <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054ae:	4b2c      	ldr	r3, [pc, #176]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80054b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054b4:	f023 0203 	bic.w	r2, r3, #3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054bc:	4928      	ldr	r1, [pc, #160]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80054be:	4313      	orrs	r3, r2
 80054c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d01f      	beq.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x770>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d010      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054dc:	2b04      	cmp	r3, #4
 80054de:	d00c      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054e4:	2b0c      	cmp	r3, #12
 80054e6:	d008      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d004      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80054f0:	f240 112d 	movw	r1, #301	; 0x12d
 80054f4:	481b      	ldr	r0, [pc, #108]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80054f6:	f7fc fcaa 	bl	8001e4e <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054fa:	4b19      	ldr	r3, [pc, #100]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80054fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005500:	f023 020c 	bic.w	r2, r3, #12
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005508:	4915      	ldr	r1, [pc, #84]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800550a:	4313      	orrs	r3, r2
 800550c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005518:	2b00      	cmp	r3, #0
 800551a:	d025      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005520:	2b00      	cmp	r3, #0
 8005522:	d010      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005528:	2b10      	cmp	r3, #16
 800552a:	d00c      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005530:	2b30      	cmp	r3, #48	; 0x30
 8005532:	d008      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005538:	2b20      	cmp	r3, #32
 800553a:	d004      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 800553c:	f240 1137 	movw	r1, #311	; 0x137
 8005540:	4808      	ldr	r0, [pc, #32]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8005542:	f7fc fc84 	bl	8001e4e <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005546:	4b06      	ldr	r3, [pc, #24]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800554c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005554:	4902      	ldr	r1, [pc, #8]	; (8005560 <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8005556:	4313      	orrs	r3, r2
 8005558:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800555c:	e004      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 800555e:	bf00      	nop
 8005560:	40023800 	.word	0x40023800
 8005564:	08013d5c 	.word	0x08013d5c
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005570:	2b00      	cmp	r3, #0
 8005572:	d01f      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x814>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005578:	2b00      	cmp	r3, #0
 800557a:	d010      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005580:	2b40      	cmp	r3, #64	; 0x40
 8005582:	d00c      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005588:	2bc0      	cmp	r3, #192	; 0xc0
 800558a:	d008      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005590:	2b80      	cmp	r3, #128	; 0x80
 8005592:	d004      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8005594:	f240 1141 	movw	r1, #321	; 0x141
 8005598:	48a0      	ldr	r0, [pc, #640]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800559a:	f7fc fc58 	bl	8001e4e <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800559e:	4ba0      	ldr	r3, [pc, #640]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80055a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055a4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ac:	499c      	ldr	r1, [pc, #624]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d022      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x866>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d013      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x850>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055d0:	d00e      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x850>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055da:	d009      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x850>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055e4:	d004      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x850>
 80055e6:	f240 114b 	movw	r1, #331	; 0x14b
 80055ea:	488c      	ldr	r0, [pc, #560]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80055ec:	f7fc fc2f 	bl	8001e4e <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055f0:	4b8b      	ldr	r3, [pc, #556]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80055f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055fe:	4988      	ldr	r1, [pc, #544]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800560e:	2b00      	cmp	r3, #0
 8005610:	d022      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005616:	2b00      	cmp	r3, #0
 8005618:	d013      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800561e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005622:	d00e      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005628:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800562c:	d009      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005632:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005636:	d004      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8005638:	f240 1155 	movw	r1, #341	; 0x155
 800563c:	4877      	ldr	r0, [pc, #476]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800563e:	f7fc fc06 	bl	8001e4e <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005642:	4b77      	ldr	r3, [pc, #476]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005644:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005648:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005650:	4973      	ldr	r1, [pc, #460]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005652:	4313      	orrs	r3, r2
 8005654:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d022      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0x90a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005668:	2b00      	cmp	r3, #0
 800566a:	d013      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005674:	d00e      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800567a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800567e:	d009      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005684:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005688:	d004      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 800568a:	f240 115f 	movw	r1, #351	; 0x15f
 800568e:	4863      	ldr	r0, [pc, #396]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8005690:	f7fc fbdd 	bl	8001e4e <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005694:	4b62      	ldr	r3, [pc, #392]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800569a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056a2:	495f      	ldr	r1, [pc, #380]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d022      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d013      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056c6:	d00e      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056cc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80056d0:	d009      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056da:	d004      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80056dc:	f240 1169 	movw	r1, #361	; 0x169
 80056e0:	484e      	ldr	r0, [pc, #312]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80056e2:	f7fc fbb4 	bl	8001e4e <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80056e6:	4b4e      	ldr	r3, [pc, #312]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80056e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056f4:	494a      	ldr	r1, [pc, #296]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80056f6:	4313      	orrs	r3, r2
 80056f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d018      	beq.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x99a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800570c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005710:	d008      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005716:	2b00      	cmp	r3, #0
 8005718:	d004      	beq.n	8005724 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800571a:	f240 1173 	movw	r1, #371	; 0x173
 800571e:	483f      	ldr	r0, [pc, #252]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8005720:	f7fc fb95 	bl	8001e4e <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005724:	4b3e      	ldr	r3, [pc, #248]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800572a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005732:	493b      	ldr	r1, [pc, #236]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005734:	4313      	orrs	r3, r2
 8005736:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d01f      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800574a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800574e:	d008      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005754:	2b00      	cmp	r3, #0
 8005756:	d004      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8005758:	f240 117d 	movw	r1, #381	; 0x17d
 800575c:	482f      	ldr	r0, [pc, #188]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800575e:	f7fc fb76 	bl	8001e4e <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005762:	4b2f      	ldr	r3, [pc, #188]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005764:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005768:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005770:	492b      	ldr	r1, [pc, #172]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005772:	4313      	orrs	r3, r2
 8005774:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800577c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005780:	d101      	bne.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    {
      pllsaiused = 1;
 8005782:	2301      	movs	r3, #1
 8005784:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0308 	and.w	r3, r3, #8
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x9f6>
  {
    pllsaiused = 1;
 8005792:	2301      	movs	r3, #1
 8005794:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d022      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0xa48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d013      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80057b2:	d00e      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80057bc:	d009      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057c2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80057c6:	d004      	beq.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80057c8:	f240 1195 	movw	r1, #405	; 0x195
 80057cc:	4813      	ldr	r0, [pc, #76]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80057ce:	f7fc fb3e 	bl	8001e4e <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057d2:	4b13      	ldr	r3, [pc, #76]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80057d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057e0:	490f      	ldr	r1, [pc, #60]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80057e2:	4313      	orrs	r3, r2
 80057e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d020      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0xa96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80057fe:	d009      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005806:	2b00      	cmp	r3, #0
 8005808:	d004      	beq.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800580a:	f240 119f 	movw	r1, #415	; 0x19f
 800580e:	4803      	ldr	r0, [pc, #12]	; (800581c <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 8005810:	f7fc fb1d 	bl	8001e4e <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005814:	4b02      	ldr	r3, [pc, #8]	; (8005820 <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8005816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800581a:	e003      	b.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0xa84>
 800581c:	08013d5c 	.word	0x08013d5c
 8005820:	40023800 	.word	0x40023800
 8005824:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800582e:	4910      	ldr	r1, [pc, #64]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8005830:	4313      	orrs	r3, r2
 8005832:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	2b01      	cmp	r3, #1
 800583a:	d006      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005844:	2b00      	cmp	r3, #0
 8005846:	f000 8155 	beq.w	8005af4 <HAL_RCCEx_PeriphCLKConfig+0xd54>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800584a:	4b09      	ldr	r3, [pc, #36]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a08      	ldr	r2, [pc, #32]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8005850:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005854:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005856:	f7fc ffd5 	bl	8002804 <HAL_GetTick>
 800585a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800585c:	e00a      	b.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xad4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800585e:	f7fc ffd1 	bl	8002804 <HAL_GetTick>
 8005862:	4602      	mov	r2, r0
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	2b64      	cmp	r3, #100	; 0x64
 800586a:	d903      	bls.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e273      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8005870:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005874:	4b9a      	ldr	r3, [pc, #616]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1ee      	bne.n	800585e <HAL_RCCEx_PeriphCLKConfig+0xabe>
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	2b31      	cmp	r3, #49	; 0x31
 8005886:	d904      	bls.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8005890:	d904      	bls.n	800589c <HAL_RCCEx_PeriphCLKConfig+0xafc>
 8005892:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8005896:	4893      	ldr	r0, [pc, #588]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8005898:	f7fc fad9 	bl	8001e4e <assert_failed>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0301 	and.w	r3, r3, #1
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d02e      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0xb66>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d12a      	bne.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0xb66>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d903      	bls.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0xb20>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	2b07      	cmp	r3, #7
 80058be:	d904      	bls.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 80058c0:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 80058c4:	4887      	ldr	r0, [pc, #540]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80058c6:	f7fc fac2 	bl	8001e4e <assert_failed>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80058ca:	4b85      	ldr	r3, [pc, #532]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80058cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058d0:	0c1b      	lsrs	r3, r3, #16
 80058d2:	f003 0303 	and.w	r3, r3, #3
 80058d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80058d8:	4b81      	ldr	r3, [pc, #516]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80058da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058de:	0e1b      	lsrs	r3, r3, #24
 80058e0:	f003 030f 	and.w	r3, r3, #15
 80058e4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	019a      	lsls	r2, r3, #6
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	041b      	lsls	r3, r3, #16
 80058f0:	431a      	orrs	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	061b      	lsls	r3, r3, #24
 80058f6:	431a      	orrs	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	071b      	lsls	r3, r3, #28
 80058fe:	4978      	ldr	r1, [pc, #480]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005900:	4313      	orrs	r3, r2
 8005902:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800590e:	2b00      	cmp	r3, #0
 8005910:	d004      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005916:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800591a:	d00a      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0xb92>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005924:	2b00      	cmp	r3, #0
 8005926:	d048      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0xc1a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800592c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005930:	d143      	bne.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d903      	bls.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0xba2>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	2b0f      	cmp	r3, #15
 8005940:	d904      	bls.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005942:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8005946:	4867      	ldr	r0, [pc, #412]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8005948:	f7fc fa81 	bl	8001e4e <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005950:	2b00      	cmp	r3, #0
 8005952:	d003      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005958:	2b20      	cmp	r3, #32
 800595a:	d904      	bls.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0xbc6>
 800595c:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 8005960:	4860      	ldr	r0, [pc, #384]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8005962:	f7fc fa74 	bl	8001e4e <assert_failed>

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005966:	4b5e      	ldr	r3, [pc, #376]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005968:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800596c:	0c1b      	lsrs	r3, r3, #16
 800596e:	f003 0303 	and.w	r3, r3, #3
 8005972:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005974:	4b5a      	ldr	r3, [pc, #360]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005976:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800597a:	0f1b      	lsrs	r3, r3, #28
 800597c:	f003 0307 	and.w	r3, r3, #7
 8005980:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	019a      	lsls	r2, r3, #6
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	041b      	lsls	r3, r3, #16
 800598c:	431a      	orrs	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	061b      	lsls	r3, r3, #24
 8005994:	431a      	orrs	r2, r3
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	071b      	lsls	r3, r3, #28
 800599a:	4951      	ldr	r1, [pc, #324]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800599c:	4313      	orrs	r3, r2
 800599e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80059a2:	4b4f      	ldr	r3, [pc, #316]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80059a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059a8:	f023 021f 	bic.w	r2, r3, #31
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b0:	3b01      	subs	r3, #1
 80059b2:	494b      	ldr	r1, [pc, #300]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d032      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d010      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d00c      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	691b      	ldr	r3, [r3, #16]
 80059da:	2b02      	cmp	r3, #2
 80059dc:	d008      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	2b03      	cmp	r3, #3
 80059e4:	d004      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80059e6:	f240 2105 	movw	r1, #517	; 0x205
 80059ea:	483e      	ldr	r0, [pc, #248]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80059ec:	f7fc fa2f 	bl	8001e4e <assert_failed>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80059f0:	4b3b      	ldr	r3, [pc, #236]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80059f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059f6:	0e1b      	lsrs	r3, r3, #24
 80059f8:	f003 030f 	and.w	r3, r3, #15
 80059fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80059fe:	4b38      	ldr	r3, [pc, #224]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a04:	0f1b      	lsrs	r3, r3, #28
 8005a06:	f003 0307 	and.w	r3, r3, #7
 8005a0a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	019a      	lsls	r2, r3, #6
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	041b      	lsls	r3, r3, #16
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	061b      	lsls	r3, r3, #24
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	071b      	lsls	r3, r3, #28
 8005a24:	492e      	ldr	r1, [pc, #184]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d040      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d010      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	691b      	ldr	r3, [r3, #16]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d00c      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d008      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	2b03      	cmp	r3, #3
 8005a56:	d004      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8005a58:	f44f 7105 	mov.w	r1, #532	; 0x214
 8005a5c:	4821      	ldr	r0, [pc, #132]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8005a5e:	f7fc f9f6 	bl	8001e4e <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d903      	bls.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	2b07      	cmp	r3, #7
 8005a70:	d904      	bls.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8005a72:	f240 2115 	movw	r1, #533	; 0x215
 8005a76:	481b      	ldr	r0, [pc, #108]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8005a78:	f7fc f9e9 	bl	8001e4e <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d903      	bls.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xcec>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	2b0f      	cmp	r3, #15
 8005a8a:	d904      	bls.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
 8005a8c:	f240 2116 	movw	r1, #534	; 0x216
 8005a90:	4814      	ldr	r0, [pc, #80]	; (8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8005a92:	f7fc f9dc 	bl	8001e4e <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	019a      	lsls	r2, r3, #6
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	041b      	lsls	r3, r3, #16
 8005aa2:	431a      	orrs	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	061b      	lsls	r3, r3, #24
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	071b      	lsls	r3, r3, #28
 8005ab2:	490b      	ldr	r1, [pc, #44]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005aba:	4b09      	ldr	r3, [pc, #36]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a08      	ldr	r2, [pc, #32]	; (8005ae0 <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8005ac0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005ac4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ac6:	f7fc fe9d 	bl	8002804 <HAL_GetTick>
 8005aca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005acc:	e00c      	b.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005ace:	f7fc fe99 	bl	8002804 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	697b      	ldr	r3, [r7, #20]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	2b64      	cmp	r3, #100	; 0x64
 8005ada:	d905      	bls.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0xd48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005adc:	2303      	movs	r3, #3
 8005ade:	e13b      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8005ae0:	40023800 	.word	0x40023800
 8005ae4:	08013d5c 	.word	0x08013d5c
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ae8:	4b9d      	ldr	r3, [pc, #628]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d0ec      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0xd2e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	f040 812d 	bne.w	8005d56 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005afc:	4b98      	ldr	r3, [pc, #608]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a97      	ldr	r2, [pc, #604]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005b02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b08:	f7fc fe7c 	bl	8002804 <HAL_GetTick>
 8005b0c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b0e:	e008      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xd82>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005b10:	f7fc fe78 	bl	8002804 <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	2b64      	cmp	r3, #100	; 0x64
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xd82>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e11a      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005b22:	4b8f      	ldr	r3, [pc, #572]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005b2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005b2e:	d0ef      	beq.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xd70>
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	2b31      	cmp	r3, #49	; 0x31
 8005b36:	d904      	bls.n	8005b42 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8005b40:	d904      	bls.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8005b42:	f44f 7111 	mov.w	r1, #580	; 0x244
 8005b46:	4887      	ldr	r0, [pc, #540]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8005b48:	f7fc f981 	bl	8001e4e <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d003      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d009      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d048      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0xe5e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d144      	bne.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0xe5e>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	699b      	ldr	r3, [r3, #24]
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d903      	bls.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	2b0f      	cmp	r3, #15
 8005b82:	d904      	bls.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0xdee>
 8005b84:	f240 214b 	movw	r1, #587	; 0x24b
 8005b88:	4876      	ldr	r0, [pc, #472]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8005b8a:	f7fc f960 	bl	8001e4e <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d003      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b9a:	2b20      	cmp	r3, #32
 8005b9c:	d904      	bls.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8005b9e:	f240 214d 	movw	r1, #589	; 0x24d
 8005ba2:	4870      	ldr	r0, [pc, #448]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8005ba4:	f7fc f953 	bl	8001e4e <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005ba8:	4b6d      	ldr	r3, [pc, #436]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bae:	0c1b      	lsrs	r3, r3, #16
 8005bb0:	f003 0303 	and.w	r3, r3, #3
 8005bb4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005bb6:	4b6a      	ldr	r3, [pc, #424]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bbc:	0f1b      	lsrs	r3, r3, #28
 8005bbe:	f003 0307 	and.w	r3, r3, #7
 8005bc2:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	019a      	lsls	r2, r3, #6
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	041b      	lsls	r3, r3, #16
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	699b      	ldr	r3, [r3, #24]
 8005bd4:	061b      	lsls	r3, r3, #24
 8005bd6:	431a      	orrs	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	071b      	lsls	r3, r3, #28
 8005bdc:	4960      	ldr	r1, [pc, #384]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005bde:	4313      	orrs	r3, r2
 8005be0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005be4:	4b5e      	ldr	r3, [pc, #376]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005be6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bea:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bf2:	3b01      	subs	r3, #1
 8005bf4:	021b      	lsls	r3, r3, #8
 8005bf6:	495a      	ldr	r1, [pc, #360]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d037      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xeda>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c12:	d132      	bne.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0xeda>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6a1b      	ldr	r3, [r3, #32]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d010      	beq.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a1b      	ldr	r3, [r3, #32]
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d00c      	beq.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d008      	beq.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6a1b      	ldr	r3, [r3, #32]
 8005c30:	2b03      	cmp	r3, #3
 8005c32:	d004      	beq.n	8005c3e <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8005c34:	f44f 7118 	mov.w	r1, #608	; 0x260
 8005c38:	484a      	ldr	r0, [pc, #296]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8005c3a:	f7fc f908 	bl	8001e4e <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005c3e:	4b48      	ldr	r3, [pc, #288]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c44:	0e1b      	lsrs	r3, r3, #24
 8005c46:	f003 030f 	and.w	r3, r3, #15
 8005c4a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005c4c:	4b44      	ldr	r3, [pc, #272]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c52:	0f1b      	lsrs	r3, r3, #28
 8005c54:	f003 0307 	and.w	r3, r3, #7
 8005c58:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	019a      	lsls	r2, r3, #6
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a1b      	ldr	r3, [r3, #32]
 8005c64:	041b      	lsls	r3, r3, #16
 8005c66:	431a      	orrs	r2, r3
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	061b      	lsls	r3, r3, #24
 8005c6c:	431a      	orrs	r2, r3
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	071b      	lsls	r3, r3, #28
 8005c72:	493b      	ldr	r1, [pc, #236]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005c74:	4313      	orrs	r3, r2
 8005c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 0308 	and.w	r3, r3, #8
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d04d      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xf82>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	69db      	ldr	r3, [r3, #28]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d903      	bls.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0xef6>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	69db      	ldr	r3, [r3, #28]
 8005c92:	2b07      	cmp	r3, #7
 8005c94:	d904      	bls.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xf00>
 8005c96:	f240 216f 	movw	r1, #623	; 0x26f
 8005c9a:	4832      	ldr	r0, [pc, #200]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8005c9c:	f7fc f8d7 	bl	8001e4e <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d013      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cb0:	d00e      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005cba:	d009      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cc0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005cc4:	d004      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8005cc6:	f44f 711c 	mov.w	r1, #624	; 0x270
 8005cca:	4826      	ldr	r0, [pc, #152]	; (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8005ccc:	f7fc f8bf 	bl	8001e4e <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005cd0:	4b23      	ldr	r3, [pc, #140]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cd6:	0e1b      	lsrs	r3, r3, #24
 8005cd8:	f003 030f 	and.w	r3, r3, #15
 8005cdc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005cde:	4b20      	ldr	r3, [pc, #128]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ce4:	0c1b      	lsrs	r3, r3, #16
 8005ce6:	f003 0303 	and.w	r3, r3, #3
 8005cea:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	695b      	ldr	r3, [r3, #20]
 8005cf0:	019a      	lsls	r2, r3, #6
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	041b      	lsls	r3, r3, #16
 8005cf6:	431a      	orrs	r2, r3
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	061b      	lsls	r3, r3, #24
 8005cfc:	431a      	orrs	r2, r3
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	69db      	ldr	r3, [r3, #28]
 8005d02:	071b      	lsls	r3, r3, #28
 8005d04:	4916      	ldr	r1, [pc, #88]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005d0c:	4b14      	ldr	r3, [pc, #80]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005d0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d12:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1a:	4911      	ldr	r1, [pc, #68]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005d22:	4b0f      	ldr	r3, [pc, #60]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a0e      	ldr	r2, [pc, #56]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005d28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d2e:	f7fc fd69 	bl	8002804 <HAL_GetTick>
 8005d32:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005d34:	e008      	b.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005d36:	f7fc fd65 	bl	8002804 <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	2b64      	cmp	r3, #100	; 0x64
 8005d42:	d901      	bls.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d44:	2303      	movs	r3, #3
 8005d46:	e007      	b.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005d48:	4b05      	ldr	r3, [pc, #20]	; (8005d60 <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d54:	d1ef      	bne.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0xf96>
      }
    }
  }
  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3720      	adds	r7, #32
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	40023800 	.word	0x40023800
 8005d64:	08013d5c 	.word	0x08013d5c

08005d68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e0f5      	b.n	8005f66 <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a7c      	ldr	r2, [pc, #496]	; (8005f70 <HAL_TIM_Base_Init+0x208>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d045      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d8c:	d040      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a78      	ldr	r2, [pc, #480]	; (8005f74 <HAL_TIM_Base_Init+0x20c>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d03b      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a76      	ldr	r2, [pc, #472]	; (8005f78 <HAL_TIM_Base_Init+0x210>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d036      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a75      	ldr	r2, [pc, #468]	; (8005f7c <HAL_TIM_Base_Init+0x214>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d031      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a73      	ldr	r2, [pc, #460]	; (8005f80 <HAL_TIM_Base_Init+0x218>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d02c      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a72      	ldr	r2, [pc, #456]	; (8005f84 <HAL_TIM_Base_Init+0x21c>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d027      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a70      	ldr	r2, [pc, #448]	; (8005f88 <HAL_TIM_Base_Init+0x220>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d022      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a6f      	ldr	r2, [pc, #444]	; (8005f8c <HAL_TIM_Base_Init+0x224>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d01d      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a6d      	ldr	r2, [pc, #436]	; (8005f90 <HAL_TIM_Base_Init+0x228>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d018      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a6c      	ldr	r2, [pc, #432]	; (8005f94 <HAL_TIM_Base_Init+0x22c>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d013      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a6a      	ldr	r2, [pc, #424]	; (8005f98 <HAL_TIM_Base_Init+0x230>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d00e      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a69      	ldr	r2, [pc, #420]	; (8005f9c <HAL_TIM_Base_Init+0x234>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d009      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a67      	ldr	r2, [pc, #412]	; (8005fa0 <HAL_TIM_Base_Init+0x238>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d004      	beq.n	8005e10 <HAL_TIM_Base_Init+0xa8>
 8005e06:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005e0a:	4866      	ldr	r0, [pc, #408]	; (8005fa4 <HAL_TIM_Base_Init+0x23c>)
 8005e0c:	f7fc f81f 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d014      	beq.n	8005e42 <HAL_TIM_Base_Init+0xda>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	2b10      	cmp	r3, #16
 8005e1e:	d010      	beq.n	8005e42 <HAL_TIM_Base_Init+0xda>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	2b20      	cmp	r3, #32
 8005e26:	d00c      	beq.n	8005e42 <HAL_TIM_Base_Init+0xda>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	2b40      	cmp	r3, #64	; 0x40
 8005e2e:	d008      	beq.n	8005e42 <HAL_TIM_Base_Init+0xda>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	2b60      	cmp	r3, #96	; 0x60
 8005e36:	d004      	beq.n	8005e42 <HAL_TIM_Base_Init+0xda>
 8005e38:	f240 1117 	movw	r1, #279	; 0x117
 8005e3c:	4859      	ldr	r0, [pc, #356]	; (8005fa4 <HAL_TIM_Base_Init+0x23c>)
 8005e3e:	f7fc f806 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d00e      	beq.n	8005e68 <HAL_TIM_Base_Init+0x100>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	691b      	ldr	r3, [r3, #16]
 8005e4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e52:	d009      	beq.n	8005e68 <HAL_TIM_Base_Init+0x100>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	691b      	ldr	r3, [r3, #16]
 8005e58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e5c:	d004      	beq.n	8005e68 <HAL_TIM_Base_Init+0x100>
 8005e5e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8005e62:	4850      	ldr	r0, [pc, #320]	; (8005fa4 <HAL_TIM_Base_Init+0x23c>)
 8005e64:	f7fb fff3 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e70:	d004      	beq.n	8005e7c <HAL_TIM_Base_Init+0x114>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a41      	ldr	r2, [pc, #260]	; (8005f7c <HAL_TIM_Base_Init+0x214>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d107      	bne.n	8005e8c <HAL_TIM_Base_Init+0x124>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	bf14      	ite	ne
 8005e84:	2301      	movne	r3, #1
 8005e86:	2300      	moveq	r3, #0
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	e00e      	b.n	8005eaa <HAL_TIM_Base_Init+0x142>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d006      	beq.n	8005ea2 <HAL_TIM_Base_Init+0x13a>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e9c:	d201      	bcs.n	8005ea2 <HAL_TIM_Base_Init+0x13a>
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e000      	b.n	8005ea4 <HAL_TIM_Base_Init+0x13c>
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d104      	bne.n	8005eb8 <HAL_TIM_Base_Init+0x150>
 8005eae:	f240 1119 	movw	r1, #281	; 0x119
 8005eb2:	483c      	ldr	r0, [pc, #240]	; (8005fa4 <HAL_TIM_Base_Init+0x23c>)
 8005eb4:	f7fb ffcb 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d008      	beq.n	8005ed2 <HAL_TIM_Base_Init+0x16a>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	2b80      	cmp	r3, #128	; 0x80
 8005ec6:	d004      	beq.n	8005ed2 <HAL_TIM_Base_Init+0x16a>
 8005ec8:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8005ecc:	4835      	ldr	r0, [pc, #212]	; (8005fa4 <HAL_TIM_Base_Init+0x23c>)
 8005ece:	f7fb ffbe 	bl	8001e4e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d106      	bne.n	8005eec <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f7fc faf8 	bl	80024dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2202      	movs	r2, #2
 8005ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	3304      	adds	r3, #4
 8005efc:	4619      	mov	r1, r3
 8005efe:	4610      	mov	r0, r2
 8005f00:	f001 fa52 	bl	80073a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2201      	movs	r2, #1
 8005f08:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3708      	adds	r7, #8
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	40010000 	.word	0x40010000
 8005f74:	40000400 	.word	0x40000400
 8005f78:	40000800 	.word	0x40000800
 8005f7c:	40000c00 	.word	0x40000c00
 8005f80:	40001000 	.word	0x40001000
 8005f84:	40001400 	.word	0x40001400
 8005f88:	40010400 	.word	0x40010400
 8005f8c:	40014000 	.word	0x40014000
 8005f90:	40014400 	.word	0x40014400
 8005f94:	40014800 	.word	0x40014800
 8005f98:	40001800 	.word	0x40001800
 8005f9c:	40001c00 	.word	0x40001c00
 8005fa0:	40002000 	.word	0x40002000
 8005fa4:	08013d98 	.word	0x08013d98

08005fa8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d101      	bne.n	8005fba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e0f5      	b.n	80061a6 <HAL_TIM_PWM_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a7c      	ldr	r2, [pc, #496]	; (80061b0 <HAL_TIM_PWM_Init+0x208>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d045      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fcc:	d040      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a78      	ldr	r2, [pc, #480]	; (80061b4 <HAL_TIM_PWM_Init+0x20c>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d03b      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a76      	ldr	r2, [pc, #472]	; (80061b8 <HAL_TIM_PWM_Init+0x210>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d036      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a75      	ldr	r2, [pc, #468]	; (80061bc <HAL_TIM_PWM_Init+0x214>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d031      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a73      	ldr	r2, [pc, #460]	; (80061c0 <HAL_TIM_PWM_Init+0x218>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d02c      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a72      	ldr	r2, [pc, #456]	; (80061c4 <HAL_TIM_PWM_Init+0x21c>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d027      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a70      	ldr	r2, [pc, #448]	; (80061c8 <HAL_TIM_PWM_Init+0x220>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d022      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a6f      	ldr	r2, [pc, #444]	; (80061cc <HAL_TIM_PWM_Init+0x224>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d01d      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a6d      	ldr	r2, [pc, #436]	; (80061d0 <HAL_TIM_PWM_Init+0x228>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d018      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a6c      	ldr	r2, [pc, #432]	; (80061d4 <HAL_TIM_PWM_Init+0x22c>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d013      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a6a      	ldr	r2, [pc, #424]	; (80061d8 <HAL_TIM_PWM_Init+0x230>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d00e      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a69      	ldr	r2, [pc, #420]	; (80061dc <HAL_TIM_PWM_Init+0x234>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d009      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a67      	ldr	r2, [pc, #412]	; (80061e0 <HAL_TIM_PWM_Init+0x238>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d004      	beq.n	8006050 <HAL_TIM_PWM_Init+0xa8>
 8006046:	f240 5133 	movw	r1, #1331	; 0x533
 800604a:	4866      	ldr	r0, [pc, #408]	; (80061e4 <HAL_TIM_PWM_Init+0x23c>)
 800604c:	f7fb feff 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d014      	beq.n	8006082 <HAL_TIM_PWM_Init+0xda>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	2b10      	cmp	r3, #16
 800605e:	d010      	beq.n	8006082 <HAL_TIM_PWM_Init+0xda>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	2b20      	cmp	r3, #32
 8006066:	d00c      	beq.n	8006082 <HAL_TIM_PWM_Init+0xda>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	2b40      	cmp	r3, #64	; 0x40
 800606e:	d008      	beq.n	8006082 <HAL_TIM_PWM_Init+0xda>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	2b60      	cmp	r3, #96	; 0x60
 8006076:	d004      	beq.n	8006082 <HAL_TIM_PWM_Init+0xda>
 8006078:	f240 5134 	movw	r1, #1332	; 0x534
 800607c:	4859      	ldr	r0, [pc, #356]	; (80061e4 <HAL_TIM_PWM_Init+0x23c>)
 800607e:	f7fb fee6 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00e      	beq.n	80060a8 <HAL_TIM_PWM_Init+0x100>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006092:	d009      	beq.n	80060a8 <HAL_TIM_PWM_Init+0x100>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800609c:	d004      	beq.n	80060a8 <HAL_TIM_PWM_Init+0x100>
 800609e:	f240 5135 	movw	r1, #1333	; 0x535
 80060a2:	4850      	ldr	r0, [pc, #320]	; (80061e4 <HAL_TIM_PWM_Init+0x23c>)
 80060a4:	f7fb fed3 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060b0:	d004      	beq.n	80060bc <HAL_TIM_PWM_Init+0x114>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a41      	ldr	r2, [pc, #260]	; (80061bc <HAL_TIM_PWM_Init+0x214>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d107      	bne.n	80060cc <HAL_TIM_PWM_Init+0x124>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	bf14      	ite	ne
 80060c4:	2301      	movne	r3, #1
 80060c6:	2300      	moveq	r3, #0
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	e00e      	b.n	80060ea <HAL_TIM_PWM_Init+0x142>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d006      	beq.n	80060e2 <HAL_TIM_PWM_Init+0x13a>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060dc:	d201      	bcs.n	80060e2 <HAL_TIM_PWM_Init+0x13a>
 80060de:	2301      	movs	r3, #1
 80060e0:	e000      	b.n	80060e4 <HAL_TIM_PWM_Init+0x13c>
 80060e2:	2300      	movs	r3, #0
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	b2db      	uxtb	r3, r3
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d104      	bne.n	80060f8 <HAL_TIM_PWM_Init+0x150>
 80060ee:	f240 5136 	movw	r1, #1334	; 0x536
 80060f2:	483c      	ldr	r0, [pc, #240]	; (80061e4 <HAL_TIM_PWM_Init+0x23c>)
 80060f4:	f7fb feab 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d008      	beq.n	8006112 <HAL_TIM_PWM_Init+0x16a>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	699b      	ldr	r3, [r3, #24]
 8006104:	2b80      	cmp	r3, #128	; 0x80
 8006106:	d004      	beq.n	8006112 <HAL_TIM_PWM_Init+0x16a>
 8006108:	f240 5137 	movw	r1, #1335	; 0x537
 800610c:	4835      	ldr	r0, [pc, #212]	; (80061e4 <HAL_TIM_PWM_Init+0x23c>)
 800610e:	f7fb fe9e 	bl	8001e4e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006118:	b2db      	uxtb	r3, r3
 800611a:	2b00      	cmp	r3, #0
 800611c:	d106      	bne.n	800612c <HAL_TIM_PWM_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f85e 	bl	80061e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2202      	movs	r2, #2
 8006130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	3304      	adds	r3, #4
 800613c:	4619      	mov	r1, r3
 800613e:	4610      	mov	r0, r2
 8006140:	f001 f932 	bl	80073a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061a4:	2300      	movs	r3, #0
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3708      	adds	r7, #8
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	40010000 	.word	0x40010000
 80061b4:	40000400 	.word	0x40000400
 80061b8:	40000800 	.word	0x40000800
 80061bc:	40000c00 	.word	0x40000c00
 80061c0:	40001000 	.word	0x40001000
 80061c4:	40001400 	.word	0x40001400
 80061c8:	40010400 	.word	0x40010400
 80061cc:	40014000 	.word	0x40014000
 80061d0:	40014400 	.word	0x40014400
 80061d4:	40014800 	.word	0x40014800
 80061d8:	40001800 	.word	0x40001800
 80061dc:	40001c00 	.word	0x40001c00
 80061e0:	40002000 	.word	0x40002000
 80061e4:	08013d98 	.word	0x08013d98

080061e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a89      	ldr	r2, [pc, #548]	; (8006430 <HAL_TIM_PWM_Start+0x234>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d117      	bne.n	8006240 <HAL_TIM_PWM_Start+0x44>
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 80ae 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	2b04      	cmp	r3, #4
 800621c:	f000 80aa 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	2b08      	cmp	r3, #8
 8006224:	f000 80a6 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	2b0c      	cmp	r3, #12
 800622c:	f000 80a2 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	2b10      	cmp	r3, #16
 8006234:	f000 809e 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	2b14      	cmp	r3, #20
 800623c:	f000 809a 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006248:	d10f      	bne.n	800626a <HAL_TIM_PWM_Start+0x6e>
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	2b00      	cmp	r3, #0
 800624e:	f000 8091 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	2b04      	cmp	r3, #4
 8006256:	f000 808d 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b08      	cmp	r3, #8
 800625e:	f000 8089 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	2b0c      	cmp	r3, #12
 8006266:	f000 8085 	beq.w	8006374 <HAL_TIM_PWM_Start+0x178>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a71      	ldr	r2, [pc, #452]	; (8006434 <HAL_TIM_PWM_Start+0x238>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d10b      	bne.n	800628c <HAL_TIM_PWM_Start+0x90>
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d07c      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	2b04      	cmp	r3, #4
 800627e:	d079      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	2b08      	cmp	r3, #8
 8006284:	d076      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	2b0c      	cmp	r3, #12
 800628a:	d073      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a69      	ldr	r2, [pc, #420]	; (8006438 <HAL_TIM_PWM_Start+0x23c>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d10b      	bne.n	80062ae <HAL_TIM_PWM_Start+0xb2>
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d06b      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	2b04      	cmp	r3, #4
 80062a0:	d068      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d065      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	2b0c      	cmp	r3, #12
 80062ac:	d062      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a62      	ldr	r2, [pc, #392]	; (800643c <HAL_TIM_PWM_Start+0x240>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d10b      	bne.n	80062d0 <HAL_TIM_PWM_Start+0xd4>
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d05a      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	2b04      	cmp	r3, #4
 80062c2:	d057      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	2b08      	cmp	r3, #8
 80062c8:	d054      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	2b0c      	cmp	r3, #12
 80062ce:	d051      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a5a      	ldr	r2, [pc, #360]	; (8006440 <HAL_TIM_PWM_Start+0x244>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d111      	bne.n	80062fe <HAL_TIM_PWM_Start+0x102>
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d049      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	2b04      	cmp	r3, #4
 80062e4:	d046      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	2b08      	cmp	r3, #8
 80062ea:	d043      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	2b0c      	cmp	r3, #12
 80062f0:	d040      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	2b10      	cmp	r3, #16
 80062f6:	d03d      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	2b14      	cmp	r3, #20
 80062fc:	d03a      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a50      	ldr	r2, [pc, #320]	; (8006444 <HAL_TIM_PWM_Start+0x248>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d105      	bne.n	8006314 <HAL_TIM_PWM_Start+0x118>
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d032      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	2b04      	cmp	r3, #4
 8006312:	d02f      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a4b      	ldr	r2, [pc, #300]	; (8006448 <HAL_TIM_PWM_Start+0x24c>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d102      	bne.n	8006324 <HAL_TIM_PWM_Start+0x128>
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d027      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a48      	ldr	r2, [pc, #288]	; (800644c <HAL_TIM_PWM_Start+0x250>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d102      	bne.n	8006334 <HAL_TIM_PWM_Start+0x138>
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d01f      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a45      	ldr	r2, [pc, #276]	; (8006450 <HAL_TIM_PWM_Start+0x254>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d105      	bne.n	800634a <HAL_TIM_PWM_Start+0x14e>
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d017      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	2b04      	cmp	r3, #4
 8006348:	d014      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a41      	ldr	r2, [pc, #260]	; (8006454 <HAL_TIM_PWM_Start+0x258>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d102      	bne.n	800635a <HAL_TIM_PWM_Start+0x15e>
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00c      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a3e      	ldr	r2, [pc, #248]	; (8006458 <HAL_TIM_PWM_Start+0x25c>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d102      	bne.n	800636a <HAL_TIM_PWM_Start+0x16e>
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d004      	beq.n	8006374 <HAL_TIM_PWM_Start+0x178>
 800636a:	f240 51bc 	movw	r1, #1468	; 0x5bc
 800636e:	483b      	ldr	r0, [pc, #236]	; (800645c <HAL_TIM_PWM_Start+0x260>)
 8006370:	f7fb fd6d 	bl	8001e4e <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d109      	bne.n	800638e <HAL_TIM_PWM_Start+0x192>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b01      	cmp	r3, #1
 8006384:	bf14      	ite	ne
 8006386:	2301      	movne	r3, #1
 8006388:	2300      	moveq	r3, #0
 800638a:	b2db      	uxtb	r3, r3
 800638c:	e03c      	b.n	8006408 <HAL_TIM_PWM_Start+0x20c>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b04      	cmp	r3, #4
 8006392:	d109      	bne.n	80063a8 <HAL_TIM_PWM_Start+0x1ac>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b01      	cmp	r3, #1
 800639e:	bf14      	ite	ne
 80063a0:	2301      	movne	r3, #1
 80063a2:	2300      	moveq	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	e02f      	b.n	8006408 <HAL_TIM_PWM_Start+0x20c>
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	2b08      	cmp	r3, #8
 80063ac:	d109      	bne.n	80063c2 <HAL_TIM_PWM_Start+0x1c6>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	bf14      	ite	ne
 80063ba:	2301      	movne	r3, #1
 80063bc:	2300      	moveq	r3, #0
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	e022      	b.n	8006408 <HAL_TIM_PWM_Start+0x20c>
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	2b0c      	cmp	r3, #12
 80063c6:	d109      	bne.n	80063dc <HAL_TIM_PWM_Start+0x1e0>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	bf14      	ite	ne
 80063d4:	2301      	movne	r3, #1
 80063d6:	2300      	moveq	r3, #0
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	e015      	b.n	8006408 <HAL_TIM_PWM_Start+0x20c>
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	2b10      	cmp	r3, #16
 80063e0:	d109      	bne.n	80063f6 <HAL_TIM_PWM_Start+0x1fa>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	bf14      	ite	ne
 80063ee:	2301      	movne	r3, #1
 80063f0:	2300      	moveq	r3, #0
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	e008      	b.n	8006408 <HAL_TIM_PWM_Start+0x20c>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b01      	cmp	r3, #1
 8006400:	bf14      	ite	ne
 8006402:	2301      	movne	r3, #1
 8006404:	2300      	moveq	r3, #0
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <HAL_TIM_PWM_Start+0x214>
  {
    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e0aa      	b.n	8006566 <HAL_TIM_PWM_Start+0x36a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d104      	bne.n	8006420 <HAL_TIM_PWM_Start+0x224>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2202      	movs	r2, #2
 800641a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800641e:	e03b      	b.n	8006498 <HAL_TIM_PWM_Start+0x29c>
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	2b04      	cmp	r3, #4
 8006424:	d11c      	bne.n	8006460 <HAL_TIM_PWM_Start+0x264>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2202      	movs	r2, #2
 800642a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800642e:	e033      	b.n	8006498 <HAL_TIM_PWM_Start+0x29c>
 8006430:	40010000 	.word	0x40010000
 8006434:	40000400 	.word	0x40000400
 8006438:	40000800 	.word	0x40000800
 800643c:	40000c00 	.word	0x40000c00
 8006440:	40010400 	.word	0x40010400
 8006444:	40014000 	.word	0x40014000
 8006448:	40014400 	.word	0x40014400
 800644c:	40014800 	.word	0x40014800
 8006450:	40001800 	.word	0x40001800
 8006454:	40001c00 	.word	0x40001c00
 8006458:	40002000 	.word	0x40002000
 800645c:	08013d98 	.word	0x08013d98
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	2b08      	cmp	r3, #8
 8006464:	d104      	bne.n	8006470 <HAL_TIM_PWM_Start+0x274>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2202      	movs	r2, #2
 800646a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800646e:	e013      	b.n	8006498 <HAL_TIM_PWM_Start+0x29c>
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	2b0c      	cmp	r3, #12
 8006474:	d104      	bne.n	8006480 <HAL_TIM_PWM_Start+0x284>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2202      	movs	r2, #2
 800647a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800647e:	e00b      	b.n	8006498 <HAL_TIM_PWM_Start+0x29c>
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	2b10      	cmp	r3, #16
 8006484:	d104      	bne.n	8006490 <HAL_TIM_PWM_Start+0x294>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2202      	movs	r2, #2
 800648a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800648e:	e003      	b.n	8006498 <HAL_TIM_PWM_Start+0x29c>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2202      	movs	r2, #2
 8006494:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2201      	movs	r2, #1
 800649e:	6839      	ldr	r1, [r7, #0]
 80064a0:	4618      	mov	r0, r3
 80064a2:	f001 fba3 	bl	8007bec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a31      	ldr	r2, [pc, #196]	; (8006570 <HAL_TIM_PWM_Start+0x374>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d004      	beq.n	80064ba <HAL_TIM_PWM_Start+0x2be>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a2f      	ldr	r2, [pc, #188]	; (8006574 <HAL_TIM_PWM_Start+0x378>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d101      	bne.n	80064be <HAL_TIM_PWM_Start+0x2c2>
 80064ba:	2301      	movs	r3, #1
 80064bc:	e000      	b.n	80064c0 <HAL_TIM_PWM_Start+0x2c4>
 80064be:	2300      	movs	r3, #0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d007      	beq.n	80064d4 <HAL_TIM_PWM_Start+0x2d8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064d2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a25      	ldr	r2, [pc, #148]	; (8006570 <HAL_TIM_PWM_Start+0x374>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d022      	beq.n	8006524 <HAL_TIM_PWM_Start+0x328>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064e6:	d01d      	beq.n	8006524 <HAL_TIM_PWM_Start+0x328>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a22      	ldr	r2, [pc, #136]	; (8006578 <HAL_TIM_PWM_Start+0x37c>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d018      	beq.n	8006524 <HAL_TIM_PWM_Start+0x328>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a21      	ldr	r2, [pc, #132]	; (800657c <HAL_TIM_PWM_Start+0x380>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d013      	beq.n	8006524 <HAL_TIM_PWM_Start+0x328>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a1f      	ldr	r2, [pc, #124]	; (8006580 <HAL_TIM_PWM_Start+0x384>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00e      	beq.n	8006524 <HAL_TIM_PWM_Start+0x328>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a1a      	ldr	r2, [pc, #104]	; (8006574 <HAL_TIM_PWM_Start+0x378>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d009      	beq.n	8006524 <HAL_TIM_PWM_Start+0x328>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a1b      	ldr	r2, [pc, #108]	; (8006584 <HAL_TIM_PWM_Start+0x388>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d004      	beq.n	8006524 <HAL_TIM_PWM_Start+0x328>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a1a      	ldr	r2, [pc, #104]	; (8006588 <HAL_TIM_PWM_Start+0x38c>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d115      	bne.n	8006550 <HAL_TIM_PWM_Start+0x354>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689a      	ldr	r2, [r3, #8]
 800652a:	4b18      	ldr	r3, [pc, #96]	; (800658c <HAL_TIM_PWM_Start+0x390>)
 800652c:	4013      	ands	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2b06      	cmp	r3, #6
 8006534:	d015      	beq.n	8006562 <HAL_TIM_PWM_Start+0x366>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800653c:	d011      	beq.n	8006562 <HAL_TIM_PWM_Start+0x366>
    {
      __HAL_TIM_ENABLE(htim);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f042 0201 	orr.w	r2, r2, #1
 800654c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800654e:	e008      	b.n	8006562 <HAL_TIM_PWM_Start+0x366>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f042 0201 	orr.w	r2, r2, #1
 800655e:	601a      	str	r2, [r3, #0]
 8006560:	e000      	b.n	8006564 <HAL_TIM_PWM_Start+0x368>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006562:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	40010000 	.word	0x40010000
 8006574:	40010400 	.word	0x40010400
 8006578:	40000400 	.word	0x40000400
 800657c:	40000800 	.word	0x40000800
 8006580:	40000c00 	.word	0x40000c00
 8006584:	40014000 	.word	0x40014000
 8006588:	40001800 	.word	0x40001800
 800658c:	00010007 	.word	0x00010007

08006590 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	f003 0302 	and.w	r3, r3, #2
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d122      	bne.n	80065ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	f003 0302 	and.w	r3, r3, #2
 80065b0:	2b02      	cmp	r3, #2
 80065b2:	d11b      	bne.n	80065ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f06f 0202 	mvn.w	r2, #2
 80065bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	699b      	ldr	r3, [r3, #24]
 80065ca:	f003 0303 	and.w	r3, r3, #3
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 feca 	bl	800736c <HAL_TIM_IC_CaptureCallback>
 80065d8:	e005      	b.n	80065e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 febc 	bl	8007358 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 fecd 	bl	8007380 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	f003 0304 	and.w	r3, r3, #4
 80065f6:	2b04      	cmp	r3, #4
 80065f8:	d122      	bne.n	8006640 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68db      	ldr	r3, [r3, #12]
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b04      	cmp	r3, #4
 8006606:	d11b      	bne.n	8006640 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f06f 0204 	mvn.w	r2, #4
 8006610:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2202      	movs	r2, #2
 8006616:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006622:	2b00      	cmp	r3, #0
 8006624:	d003      	beq.n	800662e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f000 fea0 	bl	800736c <HAL_TIM_IC_CaptureCallback>
 800662c:	e005      	b.n	800663a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 fe92 	bl	8007358 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 fea3 	bl	8007380 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	f003 0308 	and.w	r3, r3, #8
 800664a:	2b08      	cmp	r3, #8
 800664c:	d122      	bne.n	8006694 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	f003 0308 	and.w	r3, r3, #8
 8006658:	2b08      	cmp	r3, #8
 800665a:	d11b      	bne.n	8006694 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f06f 0208 	mvn.w	r2, #8
 8006664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2204      	movs	r2, #4
 800666a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	69db      	ldr	r3, [r3, #28]
 8006672:	f003 0303 	and.w	r3, r3, #3
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 fe76 	bl	800736c <HAL_TIM_IC_CaptureCallback>
 8006680:	e005      	b.n	800668e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 fe68 	bl	8007358 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 fe79 	bl	8007380 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	691b      	ldr	r3, [r3, #16]
 800669a:	f003 0310 	and.w	r3, r3, #16
 800669e:	2b10      	cmp	r3, #16
 80066a0:	d122      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	f003 0310 	and.w	r3, r3, #16
 80066ac:	2b10      	cmp	r3, #16
 80066ae:	d11b      	bne.n	80066e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f06f 0210 	mvn.w	r2, #16
 80066b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2208      	movs	r2, #8
 80066be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	69db      	ldr	r3, [r3, #28]
 80066c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d003      	beq.n	80066d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 fe4c 	bl	800736c <HAL_TIM_IC_CaptureCallback>
 80066d4:	e005      	b.n	80066e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 fe3e 	bl	8007358 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 fe4f 	bl	8007380 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	691b      	ldr	r3, [r3, #16]
 80066ee:	f003 0301 	and.w	r3, r3, #1
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d10e      	bne.n	8006714 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	f003 0301 	and.w	r3, r3, #1
 8006700:	2b01      	cmp	r3, #1
 8006702:	d107      	bne.n	8006714 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f06f 0201 	mvn.w	r2, #1
 800670c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 fe18 	bl	8007344 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800671e:	2b80      	cmp	r3, #128	; 0x80
 8006720:	d10e      	bne.n	8006740 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800672c:	2b80      	cmp	r3, #128	; 0x80
 800672e:	d107      	bne.n	8006740 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f001 fc42 	bl	8007fc4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800674a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800674e:	d10e      	bne.n	800676e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800675a:	2b80      	cmp	r3, #128	; 0x80
 800675c:	d107      	bne.n	800676e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f001 fc35 	bl	8007fd8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	691b      	ldr	r3, [r3, #16]
 8006774:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006778:	2b40      	cmp	r3, #64	; 0x40
 800677a:	d10e      	bne.n	800679a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006786:	2b40      	cmp	r3, #64	; 0x40
 8006788:	d107      	bne.n	800679a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006792:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f000 fdfd 	bl	8007394 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	f003 0320 	and.w	r3, r3, #32
 80067a4:	2b20      	cmp	r3, #32
 80067a6:	d10e      	bne.n	80067c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f003 0320 	and.w	r3, r3, #32
 80067b2:	2b20      	cmp	r3, #32
 80067b4:	d107      	bne.n	80067c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f06f 0220 	mvn.w	r2, #32
 80067be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f001 fbf5 	bl	8007fb0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80067c6:	bf00      	nop
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
	...

080067d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b086      	sub	sp, #24
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067dc:	2300      	movs	r3, #0
 80067de:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d016      	beq.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x44>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2b04      	cmp	r3, #4
 80067ea:	d013      	beq.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x44>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2b08      	cmp	r3, #8
 80067f0:	d010      	beq.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x44>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2b0c      	cmp	r3, #12
 80067f6:	d00d      	beq.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x44>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2b10      	cmp	r3, #16
 80067fc:	d00a      	beq.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x44>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b14      	cmp	r3, #20
 8006802:	d007      	beq.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x44>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2b3c      	cmp	r3, #60	; 0x3c
 8006808:	d004      	beq.n	8006814 <HAL_TIM_PWM_ConfigChannel+0x44>
 800680a:	f241 01af 	movw	r1, #4271	; 0x10af
 800680e:	4895      	ldr	r0, [pc, #596]	; (8006a64 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006810:	f7fb fb1d 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2b60      	cmp	r3, #96	; 0x60
 800681a:	d01c      	beq.n	8006856 <HAL_TIM_PWM_ConfigChannel+0x86>
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2b70      	cmp	r3, #112	; 0x70
 8006822:	d018      	beq.n	8006856 <HAL_TIM_PWM_ConfigChannel+0x86>
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a8f      	ldr	r2, [pc, #572]	; (8006a68 <HAL_TIM_PWM_ConfigChannel+0x298>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d013      	beq.n	8006856 <HAL_TIM_PWM_ConfigChannel+0x86>
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a8e      	ldr	r2, [pc, #568]	; (8006a6c <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d00e      	beq.n	8006856 <HAL_TIM_PWM_ConfigChannel+0x86>
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a8c      	ldr	r2, [pc, #560]	; (8006a70 <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d009      	beq.n	8006856 <HAL_TIM_PWM_ConfigChannel+0x86>
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a8b      	ldr	r2, [pc, #556]	; (8006a74 <HAL_TIM_PWM_ConfigChannel+0x2a4>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d004      	beq.n	8006856 <HAL_TIM_PWM_ConfigChannel+0x86>
 800684c:	f241 01b0 	movw	r1, #4272	; 0x10b0
 8006850:	4884      	ldr	r0, [pc, #528]	; (8006a64 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006852:	f7fb fafc 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d008      	beq.n	8006870 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	2b02      	cmp	r3, #2
 8006864:	d004      	beq.n	8006870 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8006866:	f241 01b1 	movw	r1, #4273	; 0x10b1
 800686a:	487e      	ldr	r0, [pc, #504]	; (8006a64 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800686c:	f7fb faef 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	691b      	ldr	r3, [r3, #16]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d008      	beq.n	800688a <HAL_TIM_PWM_ConfigChannel+0xba>
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	691b      	ldr	r3, [r3, #16]
 800687c:	2b04      	cmp	r3, #4
 800687e:	d004      	beq.n	800688a <HAL_TIM_PWM_ConfigChannel+0xba>
 8006880:	f241 01b2 	movw	r1, #4274	; 0x10b2
 8006884:	4877      	ldr	r0, [pc, #476]	; (8006a64 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006886:	f7fb fae2 	bl	8001e4e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006890:	2b01      	cmp	r3, #1
 8006892:	d101      	bne.n	8006898 <HAL_TIM_PWM_ConfigChannel+0xc8>
 8006894:	2302      	movs	r3, #2
 8006896:	e1f3      	b.n	8006c80 <HAL_TIM_PWM_ConfigChannel+0x4b0>
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b14      	cmp	r3, #20
 80068a4:	f200 81e4 	bhi.w	8006c70 <HAL_TIM_PWM_ConfigChannel+0x4a0>
 80068a8:	a201      	add	r2, pc, #4	; (adr r2, 80068b0 <HAL_TIM_PWM_ConfigChannel+0xe0>)
 80068aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ae:	bf00      	nop
 80068b0:	08006905 	.word	0x08006905
 80068b4:	08006c71 	.word	0x08006c71
 80068b8:	08006c71 	.word	0x08006c71
 80068bc:	08006c71 	.word	0x08006c71
 80068c0:	080069c7 	.word	0x080069c7
 80068c4:	08006c71 	.word	0x08006c71
 80068c8:	08006c71 	.word	0x08006c71
 80068cc:	08006c71 	.word	0x08006c71
 80068d0:	08006aa5 	.word	0x08006aa5
 80068d4:	08006c71 	.word	0x08006c71
 80068d8:	08006c71 	.word	0x08006c71
 80068dc:	08006c71 	.word	0x08006c71
 80068e0:	08006b2b 	.word	0x08006b2b
 80068e4:	08006c71 	.word	0x08006c71
 80068e8:	08006c71 	.word	0x08006c71
 80068ec:	08006c71 	.word	0x08006c71
 80068f0:	08006bb3 	.word	0x08006bb3
 80068f4:	08006c71 	.word	0x08006c71
 80068f8:	08006c71 	.word	0x08006c71
 80068fc:	08006c71 	.word	0x08006c71
 8006900:	08006c11 	.word	0x08006c11
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a5b      	ldr	r2, [pc, #364]	; (8006a78 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d03b      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006916:	d036      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a57      	ldr	r2, [pc, #348]	; (8006a7c <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d031      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a56      	ldr	r2, [pc, #344]	; (8006a80 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d02c      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a54      	ldr	r2, [pc, #336]	; (8006a84 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d027      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a53      	ldr	r2, [pc, #332]	; (8006a88 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d022      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a51      	ldr	r2, [pc, #324]	; (8006a8c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d01d      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a50      	ldr	r2, [pc, #320]	; (8006a90 <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d018      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a4e      	ldr	r2, [pc, #312]	; (8006a94 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d013      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a4d      	ldr	r2, [pc, #308]	; (8006a98 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d00e      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a4b      	ldr	r2, [pc, #300]	; (8006a9c <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d009      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a4a      	ldr	r2, [pc, #296]	; (8006aa0 <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d004      	beq.n	8006986 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800697c:	f241 01bc 	movw	r1, #4284	; 0x10bc
 8006980:	4838      	ldr	r0, [pc, #224]	; (8006a64 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006982:	f7fb fa64 	bl	8001e4e <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68b9      	ldr	r1, [r7, #8]
 800698c:	4618      	mov	r0, r3
 800698e:	f000 fdab 	bl	80074e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	699a      	ldr	r2, [r3, #24]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f042 0208 	orr.w	r2, r2, #8
 80069a0:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	699a      	ldr	r2, [r3, #24]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f022 0204 	bic.w	r2, r2, #4
 80069b0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	6999      	ldr	r1, [r3, #24]
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	691a      	ldr	r2, [r3, #16]
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	430a      	orrs	r2, r1
 80069c2:	619a      	str	r2, [r3, #24]
      break;
 80069c4:	e157      	b.n	8006c76 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a2b      	ldr	r2, [pc, #172]	; (8006a78 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d027      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x250>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069d8:	d022      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x250>
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a27      	ldr	r2, [pc, #156]	; (8006a7c <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d01d      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x250>
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a25      	ldr	r2, [pc, #148]	; (8006a80 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d018      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x250>
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a24      	ldr	r2, [pc, #144]	; (8006a84 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d013      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x250>
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a22      	ldr	r2, [pc, #136]	; (8006a88 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d00e      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a21      	ldr	r2, [pc, #132]	; (8006a8c <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d009      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a21      	ldr	r2, [pc, #132]	; (8006a98 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d004      	beq.n	8006a20 <HAL_TIM_PWM_ConfigChannel+0x250>
 8006a16:	f241 01cd 	movw	r1, #4301	; 0x10cd
 8006a1a:	4812      	ldr	r0, [pc, #72]	; (8006a64 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8006a1c:	f7fb fa17 	bl	8001e4e <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	68b9      	ldr	r1, [r7, #8]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f000 fdfa 	bl	8007620 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	699a      	ldr	r2, [r3, #24]
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	699a      	ldr	r2, [r3, #24]
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	6999      	ldr	r1, [r3, #24]
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	021a      	lsls	r2, r3, #8
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	619a      	str	r2, [r3, #24]
      break;
 8006a60:	e109      	b.n	8006c76 <HAL_TIM_PWM_ConfigChannel+0x4a6>
 8006a62:	bf00      	nop
 8006a64:	08013d98 	.word	0x08013d98
 8006a68:	00010040 	.word	0x00010040
 8006a6c:	00010050 	.word	0x00010050
 8006a70:	00010060 	.word	0x00010060
 8006a74:	00010070 	.word	0x00010070
 8006a78:	40010000 	.word	0x40010000
 8006a7c:	40000400 	.word	0x40000400
 8006a80:	40000800 	.word	0x40000800
 8006a84:	40000c00 	.word	0x40000c00
 8006a88:	40010400 	.word	0x40010400
 8006a8c:	40014000 	.word	0x40014000
 8006a90:	40014400 	.word	0x40014400
 8006a94:	40014800 	.word	0x40014800
 8006a98:	40001800 	.word	0x40001800
 8006a9c:	40001c00 	.word	0x40001c00
 8006aa0:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a77      	ldr	r2, [pc, #476]	; (8006c88 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d01d      	beq.n	8006aea <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ab6:	d018      	beq.n	8006aea <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a73      	ldr	r2, [pc, #460]	; (8006c8c <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d013      	beq.n	8006aea <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a72      	ldr	r2, [pc, #456]	; (8006c90 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d00e      	beq.n	8006aea <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a70      	ldr	r2, [pc, #448]	; (8006c94 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d009      	beq.n	8006aea <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a6f      	ldr	r2, [pc, #444]	; (8006c98 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d004      	beq.n	8006aea <HAL_TIM_PWM_ConfigChannel+0x31a>
 8006ae0:	f241 01de 	movw	r1, #4318	; 0x10de
 8006ae4:	486d      	ldr	r0, [pc, #436]	; (8006c9c <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8006ae6:	f7fb f9b2 	bl	8001e4e <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	68b9      	ldr	r1, [r7, #8]
 8006af0:	4618      	mov	r0, r3
 8006af2:	f000 fe35 	bl	8007760 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	69da      	ldr	r2, [r3, #28]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f042 0208 	orr.w	r2, r2, #8
 8006b04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	69da      	ldr	r2, [r3, #28]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f022 0204 	bic.w	r2, r2, #4
 8006b14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	69d9      	ldr	r1, [r3, #28]
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	691a      	ldr	r2, [r3, #16]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	430a      	orrs	r2, r1
 8006b26:	61da      	str	r2, [r3, #28]
      break;
 8006b28:	e0a5      	b.n	8006c76 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a56      	ldr	r2, [pc, #344]	; (8006c88 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d01d      	beq.n	8006b70 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b3c:	d018      	beq.n	8006b70 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a52      	ldr	r2, [pc, #328]	; (8006c8c <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d013      	beq.n	8006b70 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a50      	ldr	r2, [pc, #320]	; (8006c90 <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d00e      	beq.n	8006b70 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a4f      	ldr	r2, [pc, #316]	; (8006c94 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d009      	beq.n	8006b70 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a4d      	ldr	r2, [pc, #308]	; (8006c98 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d004      	beq.n	8006b70 <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8006b66:	f241 01ef 	movw	r1, #4335	; 0x10ef
 8006b6a:	484c      	ldr	r0, [pc, #304]	; (8006c9c <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8006b6c:	f7fb f96f 	bl	8001e4e <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	68b9      	ldr	r1, [r7, #8]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f000 fe92 	bl	80078a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	69da      	ldr	r2, [r3, #28]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b8a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	69da      	ldr	r2, [r3, #28]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b9a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	69d9      	ldr	r1, [r3, #28]
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	691b      	ldr	r3, [r3, #16]
 8006ba6:	021a      	lsls	r2, r3, #8
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	61da      	str	r2, [r3, #28]
      break;
 8006bb0:	e061      	b.n	8006c76 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a34      	ldr	r2, [pc, #208]	; (8006c88 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d009      	beq.n	8006bd0 <HAL_TIM_PWM_ConfigChannel+0x400>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a35      	ldr	r2, [pc, #212]	; (8006c98 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d004      	beq.n	8006bd0 <HAL_TIM_PWM_ConfigChannel+0x400>
 8006bc6:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8006bca:	4834      	ldr	r0, [pc, #208]	; (8006c9c <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8006bcc:	f7fb f93f 	bl	8001e4e <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68b9      	ldr	r1, [r7, #8]
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f000 fec8 	bl	800796c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f042 0208 	orr.w	r2, r2, #8
 8006bea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f022 0204 	bic.w	r2, r2, #4
 8006bfa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	691a      	ldr	r2, [r3, #16]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	430a      	orrs	r2, r1
 8006c0c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006c0e:	e032      	b.n	8006c76 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a1c      	ldr	r2, [pc, #112]	; (8006c88 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d009      	beq.n	8006c2e <HAL_TIM_PWM_ConfigChannel+0x45e>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a1e      	ldr	r2, [pc, #120]	; (8006c98 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d004      	beq.n	8006c2e <HAL_TIM_PWM_ConfigChannel+0x45e>
 8006c24:	f241 1111 	movw	r1, #4369	; 0x1111
 8006c28:	481c      	ldr	r0, [pc, #112]	; (8006c9c <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8006c2a:	f7fb f910 	bl	8001e4e <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68b9      	ldr	r1, [r7, #8]
 8006c34:	4618      	mov	r0, r3
 8006c36:	f000 feeb 	bl	8007a10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c48:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c58:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	691b      	ldr	r3, [r3, #16]
 8006c64:	021a      	lsls	r2, r3, #8
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	430a      	orrs	r2, r1
 8006c6c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006c6e:	e002      	b.n	8006c76 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    default:
      status = HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	75fb      	strb	r3, [r7, #23]
      break;
 8006c74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3718      	adds	r7, #24
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	40010000 	.word	0x40010000
 8006c8c:	40000400 	.word	0x40000400
 8006c90:	40000800 	.word	0x40000800
 8006c94:	40000c00 	.word	0x40000c00
 8006c98:	40010400 	.word	0x40010400
 8006c9c:	08013d98 	.word	0x08013d98

08006ca0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006caa:	2300      	movs	r3, #0
 8006cac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d101      	bne.n	8006cbc <HAL_TIM_ConfigClockSource+0x1c>
 8006cb8:	2302      	movs	r3, #2
 8006cba:	e332      	b.n	8007322 <HAL_TIM_ConfigClockSource+0x682>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2202      	movs	r2, #2
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cd4:	d029      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2b70      	cmp	r3, #112	; 0x70
 8006cdc:	d025      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ce6:	d020      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2b40      	cmp	r3, #64	; 0x40
 8006cee:	d01c      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2b50      	cmp	r3, #80	; 0x50
 8006cf6:	d018      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	2b60      	cmp	r3, #96	; 0x60
 8006cfe:	d014      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d010      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b10      	cmp	r3, #16
 8006d0e:	d00c      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b20      	cmp	r3, #32
 8006d16:	d008      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b30      	cmp	r3, #48	; 0x30
 8006d1e:	d004      	beq.n	8006d2a <HAL_TIM_ConfigClockSource+0x8a>
 8006d20:	f241 514c 	movw	r1, #5452	; 0x154c
 8006d24:	4893      	ldr	r0, [pc, #588]	; (8006f74 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006d26:	f7fb f892 	bl	8001e4e <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d32:	68ba      	ldr	r2, [r7, #8]
 8006d34:	4b90      	ldr	r3, [pc, #576]	; (8006f78 <HAL_TIM_ConfigClockSource+0x2d8>)
 8006d36:	4013      	ands	r3, r2
 8006d38:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d40:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d52:	f000 812d 	beq.w	8006fb0 <HAL_TIM_ConfigClockSource+0x310>
 8006d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d5a:	f200 82d5 	bhi.w	8007308 <HAL_TIM_ConfigClockSource+0x668>
 8006d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d62:	d02e      	beq.n	8006dc2 <HAL_TIM_ConfigClockSource+0x122>
 8006d64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d68:	f200 82ce 	bhi.w	8007308 <HAL_TIM_ConfigClockSource+0x668>
 8006d6c:	2b70      	cmp	r3, #112	; 0x70
 8006d6e:	f000 8082 	beq.w	8006e76 <HAL_TIM_ConfigClockSource+0x1d6>
 8006d72:	2b70      	cmp	r3, #112	; 0x70
 8006d74:	f200 82c8 	bhi.w	8007308 <HAL_TIM_ConfigClockSource+0x668>
 8006d78:	2b60      	cmp	r3, #96	; 0x60
 8006d7a:	f000 81e0 	beq.w	800713e <HAL_TIM_ConfigClockSource+0x49e>
 8006d7e:	2b60      	cmp	r3, #96	; 0x60
 8006d80:	f200 82c2 	bhi.w	8007308 <HAL_TIM_ConfigClockSource+0x668>
 8006d84:	2b50      	cmp	r3, #80	; 0x50
 8006d86:	f000 8184 	beq.w	8007092 <HAL_TIM_ConfigClockSource+0x3f2>
 8006d8a:	2b50      	cmp	r3, #80	; 0x50
 8006d8c:	f200 82bc 	bhi.w	8007308 <HAL_TIM_ConfigClockSource+0x668>
 8006d90:	2b40      	cmp	r3, #64	; 0x40
 8006d92:	f000 8237 	beq.w	8007204 <HAL_TIM_ConfigClockSource+0x564>
 8006d96:	2b40      	cmp	r3, #64	; 0x40
 8006d98:	f200 82b6 	bhi.w	8007308 <HAL_TIM_ConfigClockSource+0x668>
 8006d9c:	2b30      	cmp	r3, #48	; 0x30
 8006d9e:	f000 8287 	beq.w	80072b0 <HAL_TIM_ConfigClockSource+0x610>
 8006da2:	2b30      	cmp	r3, #48	; 0x30
 8006da4:	f200 82b0 	bhi.w	8007308 <HAL_TIM_ConfigClockSource+0x668>
 8006da8:	2b20      	cmp	r3, #32
 8006daa:	f000 8281 	beq.w	80072b0 <HAL_TIM_ConfigClockSource+0x610>
 8006dae:	2b20      	cmp	r3, #32
 8006db0:	f200 82aa 	bhi.w	8007308 <HAL_TIM_ConfigClockSource+0x668>
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f000 827b 	beq.w	80072b0 <HAL_TIM_ConfigClockSource+0x610>
 8006dba:	2b10      	cmp	r3, #16
 8006dbc:	f000 8278 	beq.w	80072b0 <HAL_TIM_ConfigClockSource+0x610>
 8006dc0:	e2a2      	b.n	8007308 <HAL_TIM_ConfigClockSource+0x668>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a6d      	ldr	r2, [pc, #436]	; (8006f7c <HAL_TIM_ConfigClockSource+0x2dc>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	f000 82a0 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dd6:	f000 829a 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a68      	ldr	r2, [pc, #416]	; (8006f80 <HAL_TIM_ConfigClockSource+0x2e0>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	f000 8294 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a66      	ldr	r2, [pc, #408]	; (8006f84 <HAL_TIM_ConfigClockSource+0x2e4>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	f000 828e 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a64      	ldr	r2, [pc, #400]	; (8006f88 <HAL_TIM_ConfigClockSource+0x2e8>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	f000 8288 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a62      	ldr	r2, [pc, #392]	; (8006f8c <HAL_TIM_ConfigClockSource+0x2ec>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	f000 8282 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a60      	ldr	r2, [pc, #384]	; (8006f90 <HAL_TIM_ConfigClockSource+0x2f0>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	f000 827c 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a5e      	ldr	r2, [pc, #376]	; (8006f94 <HAL_TIM_ConfigClockSource+0x2f4>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	f000 8276 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a5c      	ldr	r2, [pc, #368]	; (8006f98 <HAL_TIM_ConfigClockSource+0x2f8>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	f000 8270 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a5a      	ldr	r2, [pc, #360]	; (8006f9c <HAL_TIM_ConfigClockSource+0x2fc>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	f000 826a 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a58      	ldr	r2, [pc, #352]	; (8006fa0 <HAL_TIM_ConfigClockSource+0x300>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	f000 8264 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a56      	ldr	r2, [pc, #344]	; (8006fa4 <HAL_TIM_ConfigClockSource+0x304>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	f000 825e 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a54      	ldr	r2, [pc, #336]	; (8006fa8 <HAL_TIM_ConfigClockSource+0x308>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	f000 8258 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a52      	ldr	r2, [pc, #328]	; (8006fac <HAL_TIM_ConfigClockSource+0x30c>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	f000 8252 	beq.w	800730e <HAL_TIM_ConfigClockSource+0x66e>
 8006e6a:	f241 5158 	movw	r1, #5464	; 0x1558
 8006e6e:	4841      	ldr	r0, [pc, #260]	; (8006f74 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006e70:	f7fa ffed 	bl	8001e4e <assert_failed>
      break;
 8006e74:	e24b      	b.n	800730e <HAL_TIM_ConfigClockSource+0x66e>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a40      	ldr	r2, [pc, #256]	; (8006f7c <HAL_TIM_ConfigClockSource+0x2dc>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d027      	beq.n	8006ed0 <HAL_TIM_ConfigClockSource+0x230>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e88:	d022      	beq.n	8006ed0 <HAL_TIM_ConfigClockSource+0x230>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a3c      	ldr	r2, [pc, #240]	; (8006f80 <HAL_TIM_ConfigClockSource+0x2e0>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d01d      	beq.n	8006ed0 <HAL_TIM_ConfigClockSource+0x230>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a3a      	ldr	r2, [pc, #232]	; (8006f84 <HAL_TIM_ConfigClockSource+0x2e4>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d018      	beq.n	8006ed0 <HAL_TIM_ConfigClockSource+0x230>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a39      	ldr	r2, [pc, #228]	; (8006f88 <HAL_TIM_ConfigClockSource+0x2e8>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d013      	beq.n	8006ed0 <HAL_TIM_ConfigClockSource+0x230>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a39      	ldr	r2, [pc, #228]	; (8006f94 <HAL_TIM_ConfigClockSource+0x2f4>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d00e      	beq.n	8006ed0 <HAL_TIM_ConfigClockSource+0x230>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a38      	ldr	r2, [pc, #224]	; (8006f98 <HAL_TIM_ConfigClockSource+0x2f8>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d009      	beq.n	8006ed0 <HAL_TIM_ConfigClockSource+0x230>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a38      	ldr	r2, [pc, #224]	; (8006fa4 <HAL_TIM_ConfigClockSource+0x304>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d004      	beq.n	8006ed0 <HAL_TIM_ConfigClockSource+0x230>
 8006ec6:	f241 515f 	movw	r1, #5471	; 0x155f
 8006eca:	482a      	ldr	r0, [pc, #168]	; (8006f74 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006ecc:	f7fa ffbf 	bl	8001e4e <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d013      	beq.n	8006f00 <HAL_TIM_ConfigClockSource+0x260>
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ee0:	d00e      	beq.n	8006f00 <HAL_TIM_ConfigClockSource+0x260>
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eea:	d009      	beq.n	8006f00 <HAL_TIM_ConfigClockSource+0x260>
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006ef4:	d004      	beq.n	8006f00 <HAL_TIM_ConfigClockSource+0x260>
 8006ef6:	f241 5162 	movw	r1, #5474	; 0x1562
 8006efa:	481e      	ldr	r0, [pc, #120]	; (8006f74 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006efc:	f7fa ffa7 	bl	8001e4e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f08:	d014      	beq.n	8006f34 <HAL_TIM_ConfigClockSource+0x294>
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d010      	beq.n	8006f34 <HAL_TIM_ConfigClockSource+0x294>
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00c      	beq.n	8006f34 <HAL_TIM_ConfigClockSource+0x294>
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d008      	beq.n	8006f34 <HAL_TIM_ConfigClockSource+0x294>
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	2b0a      	cmp	r3, #10
 8006f28:	d004      	beq.n	8006f34 <HAL_TIM_ConfigClockSource+0x294>
 8006f2a:	f241 5163 	movw	r1, #5475	; 0x1563
 8006f2e:	4811      	ldr	r0, [pc, #68]	; (8006f74 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006f30:	f7fa ff8d 	bl	8001e4e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	2b0f      	cmp	r3, #15
 8006f3a:	d904      	bls.n	8006f46 <HAL_TIM_ConfigClockSource+0x2a6>
 8006f3c:	f241 5164 	movw	r1, #5476	; 0x1564
 8006f40:	480c      	ldr	r0, [pc, #48]	; (8006f74 <HAL_TIM_ConfigClockSource+0x2d4>)
 8006f42:	f7fa ff84 	bl	8001e4e <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6818      	ldr	r0, [r3, #0]
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	6899      	ldr	r1, [r3, #8]
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	685a      	ldr	r2, [r3, #4]
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	f000 fe29 	bl	8007bac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006f68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	68ba      	ldr	r2, [r7, #8]
 8006f70:	609a      	str	r2, [r3, #8]
      break;
 8006f72:	e1cd      	b.n	8007310 <HAL_TIM_ConfigClockSource+0x670>
 8006f74:	08013d98 	.word	0x08013d98
 8006f78:	fffeff88 	.word	0xfffeff88
 8006f7c:	40010000 	.word	0x40010000
 8006f80:	40000400 	.word	0x40000400
 8006f84:	40000800 	.word	0x40000800
 8006f88:	40000c00 	.word	0x40000c00
 8006f8c:	40001000 	.word	0x40001000
 8006f90:	40001400 	.word	0x40001400
 8006f94:	40010400 	.word	0x40010400
 8006f98:	40014000 	.word	0x40014000
 8006f9c:	40014400 	.word	0x40014400
 8006fa0:	40014800 	.word	0x40014800
 8006fa4:	40001800 	.word	0x40001800
 8006fa8:	40001c00 	.word	0x40001c00
 8006fac:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a8d      	ldr	r2, [pc, #564]	; (80071ec <HAL_TIM_ConfigClockSource+0x54c>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d01d      	beq.n	8006ff6 <HAL_TIM_ConfigClockSource+0x356>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fc2:	d018      	beq.n	8006ff6 <HAL_TIM_ConfigClockSource+0x356>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a89      	ldr	r2, [pc, #548]	; (80071f0 <HAL_TIM_ConfigClockSource+0x550>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d013      	beq.n	8006ff6 <HAL_TIM_ConfigClockSource+0x356>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a88      	ldr	r2, [pc, #544]	; (80071f4 <HAL_TIM_ConfigClockSource+0x554>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d00e      	beq.n	8006ff6 <HAL_TIM_ConfigClockSource+0x356>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a86      	ldr	r2, [pc, #536]	; (80071f8 <HAL_TIM_ConfigClockSource+0x558>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d009      	beq.n	8006ff6 <HAL_TIM_ConfigClockSource+0x356>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a85      	ldr	r2, [pc, #532]	; (80071fc <HAL_TIM_ConfigClockSource+0x55c>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d004      	beq.n	8006ff6 <HAL_TIM_ConfigClockSource+0x356>
 8006fec:	f241 5177 	movw	r1, #5495	; 0x1577
 8006ff0:	4883      	ldr	r0, [pc, #524]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 8006ff2:	f7fa ff2c 	bl	8001e4e <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d013      	beq.n	8007026 <HAL_TIM_ConfigClockSource+0x386>
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007006:	d00e      	beq.n	8007026 <HAL_TIM_ConfigClockSource+0x386>
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007010:	d009      	beq.n	8007026 <HAL_TIM_ConfigClockSource+0x386>
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800701a:	d004      	beq.n	8007026 <HAL_TIM_ConfigClockSource+0x386>
 800701c:	f241 517a 	movw	r1, #5498	; 0x157a
 8007020:	4877      	ldr	r0, [pc, #476]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 8007022:	f7fa ff14 	bl	8001e4e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800702e:	d014      	beq.n	800705a <HAL_TIM_ConfigClockSource+0x3ba>
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d010      	beq.n	800705a <HAL_TIM_ConfigClockSource+0x3ba>
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00c      	beq.n	800705a <HAL_TIM_ConfigClockSource+0x3ba>
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	2b02      	cmp	r3, #2
 8007046:	d008      	beq.n	800705a <HAL_TIM_ConfigClockSource+0x3ba>
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	2b0a      	cmp	r3, #10
 800704e:	d004      	beq.n	800705a <HAL_TIM_ConfigClockSource+0x3ba>
 8007050:	f241 517b 	movw	r1, #5499	; 0x157b
 8007054:	486a      	ldr	r0, [pc, #424]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 8007056:	f7fa fefa 	bl	8001e4e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	2b0f      	cmp	r3, #15
 8007060:	d904      	bls.n	800706c <HAL_TIM_ConfigClockSource+0x3cc>
 8007062:	f241 517c 	movw	r1, #5500	; 0x157c
 8007066:	4866      	ldr	r0, [pc, #408]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 8007068:	f7fa fef1 	bl	8001e4e <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6818      	ldr	r0, [r3, #0]
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	6899      	ldr	r1, [r3, #8]
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685a      	ldr	r2, [r3, #4]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	68db      	ldr	r3, [r3, #12]
 800707c:	f000 fd96 	bl	8007bac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	689a      	ldr	r2, [r3, #8]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800708e:	609a      	str	r2, [r3, #8]
      break;
 8007090:	e13e      	b.n	8007310 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a55      	ldr	r2, [pc, #340]	; (80071ec <HAL_TIM_ConfigClockSource+0x54c>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d01d      	beq.n	80070d8 <HAL_TIM_ConfigClockSource+0x438>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070a4:	d018      	beq.n	80070d8 <HAL_TIM_ConfigClockSource+0x438>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a51      	ldr	r2, [pc, #324]	; (80071f0 <HAL_TIM_ConfigClockSource+0x550>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d013      	beq.n	80070d8 <HAL_TIM_ConfigClockSource+0x438>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a4f      	ldr	r2, [pc, #316]	; (80071f4 <HAL_TIM_ConfigClockSource+0x554>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d00e      	beq.n	80070d8 <HAL_TIM_ConfigClockSource+0x438>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a4e      	ldr	r2, [pc, #312]	; (80071f8 <HAL_TIM_ConfigClockSource+0x558>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d009      	beq.n	80070d8 <HAL_TIM_ConfigClockSource+0x438>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4a4c      	ldr	r2, [pc, #304]	; (80071fc <HAL_TIM_ConfigClockSource+0x55c>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d004      	beq.n	80070d8 <HAL_TIM_ConfigClockSource+0x438>
 80070ce:	f241 518b 	movw	r1, #5515	; 0x158b
 80070d2:	484b      	ldr	r0, [pc, #300]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 80070d4:	f7fa febb 	bl	8001e4e <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070e0:	d014      	beq.n	800710c <HAL_TIM_ConfigClockSource+0x46c>
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d010      	beq.n	800710c <HAL_TIM_ConfigClockSource+0x46c>
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00c      	beq.n	800710c <HAL_TIM_ConfigClockSource+0x46c>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d008      	beq.n	800710c <HAL_TIM_ConfigClockSource+0x46c>
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	2b0a      	cmp	r3, #10
 8007100:	d004      	beq.n	800710c <HAL_TIM_ConfigClockSource+0x46c>
 8007102:	f241 518e 	movw	r1, #5518	; 0x158e
 8007106:	483e      	ldr	r0, [pc, #248]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 8007108:	f7fa fea1 	bl	8001e4e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	68db      	ldr	r3, [r3, #12]
 8007110:	2b0f      	cmp	r3, #15
 8007112:	d904      	bls.n	800711e <HAL_TIM_ConfigClockSource+0x47e>
 8007114:	f241 518f 	movw	r1, #5519	; 0x158f
 8007118:	4839      	ldr	r0, [pc, #228]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 800711a:	f7fa fe98 	bl	8001e4e <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6818      	ldr	r0, [r3, #0]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	6859      	ldr	r1, [r3, #4]
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	461a      	mov	r2, r3
 800712c:	f000 fcc4 	bl	8007ab8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2150      	movs	r1, #80	; 0x50
 8007136:	4618      	mov	r0, r3
 8007138:	f000 fd1d 	bl	8007b76 <TIM_ITRx_SetConfig>
      break;
 800713c:	e0e8      	b.n	8007310 <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a2a      	ldr	r2, [pc, #168]	; (80071ec <HAL_TIM_ConfigClockSource+0x54c>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d01d      	beq.n	8007184 <HAL_TIM_ConfigClockSource+0x4e4>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007150:	d018      	beq.n	8007184 <HAL_TIM_ConfigClockSource+0x4e4>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a26      	ldr	r2, [pc, #152]	; (80071f0 <HAL_TIM_ConfigClockSource+0x550>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d013      	beq.n	8007184 <HAL_TIM_ConfigClockSource+0x4e4>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a24      	ldr	r2, [pc, #144]	; (80071f4 <HAL_TIM_ConfigClockSource+0x554>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d00e      	beq.n	8007184 <HAL_TIM_ConfigClockSource+0x4e4>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a23      	ldr	r2, [pc, #140]	; (80071f8 <HAL_TIM_ConfigClockSource+0x558>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d009      	beq.n	8007184 <HAL_TIM_ConfigClockSource+0x4e4>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a21      	ldr	r2, [pc, #132]	; (80071fc <HAL_TIM_ConfigClockSource+0x55c>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d004      	beq.n	8007184 <HAL_TIM_ConfigClockSource+0x4e4>
 800717a:	f241 519b 	movw	r1, #5531	; 0x159b
 800717e:	4820      	ldr	r0, [pc, #128]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 8007180:	f7fa fe65 	bl	8001e4e <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800718c:	d014      	beq.n	80071b8 <HAL_TIM_ConfigClockSource+0x518>
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d010      	beq.n	80071b8 <HAL_TIM_ConfigClockSource+0x518>
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00c      	beq.n	80071b8 <HAL_TIM_ConfigClockSource+0x518>
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d008      	beq.n	80071b8 <HAL_TIM_ConfigClockSource+0x518>
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	2b0a      	cmp	r3, #10
 80071ac:	d004      	beq.n	80071b8 <HAL_TIM_ConfigClockSource+0x518>
 80071ae:	f241 519e 	movw	r1, #5534	; 0x159e
 80071b2:	4813      	ldr	r0, [pc, #76]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 80071b4:	f7fa fe4b 	bl	8001e4e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	2b0f      	cmp	r3, #15
 80071be:	d904      	bls.n	80071ca <HAL_TIM_ConfigClockSource+0x52a>
 80071c0:	f241 519f 	movw	r1, #5535	; 0x159f
 80071c4:	480e      	ldr	r0, [pc, #56]	; (8007200 <HAL_TIM_ConfigClockSource+0x560>)
 80071c6:	f7fa fe42 	bl	8001e4e <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6818      	ldr	r0, [r3, #0]
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	6859      	ldr	r1, [r3, #4]
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	461a      	mov	r2, r3
 80071d8:	f000 fc9d 	bl	8007b16 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2160      	movs	r1, #96	; 0x60
 80071e2:	4618      	mov	r0, r3
 80071e4:	f000 fcc7 	bl	8007b76 <TIM_ITRx_SetConfig>
      break;
 80071e8:	e092      	b.n	8007310 <HAL_TIM_ConfigClockSource+0x670>
 80071ea:	bf00      	nop
 80071ec:	40010000 	.word	0x40010000
 80071f0:	40000400 	.word	0x40000400
 80071f4:	40000800 	.word	0x40000800
 80071f8:	40000c00 	.word	0x40000c00
 80071fc:	40010400 	.word	0x40010400
 8007200:	08013d98 	.word	0x08013d98
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a48      	ldr	r2, [pc, #288]	; (800732c <HAL_TIM_ConfigClockSource+0x68c>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d01d      	beq.n	800724a <HAL_TIM_ConfigClockSource+0x5aa>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007216:	d018      	beq.n	800724a <HAL_TIM_ConfigClockSource+0x5aa>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a44      	ldr	r2, [pc, #272]	; (8007330 <HAL_TIM_ConfigClockSource+0x690>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d013      	beq.n	800724a <HAL_TIM_ConfigClockSource+0x5aa>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a43      	ldr	r2, [pc, #268]	; (8007334 <HAL_TIM_ConfigClockSource+0x694>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d00e      	beq.n	800724a <HAL_TIM_ConfigClockSource+0x5aa>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a41      	ldr	r2, [pc, #260]	; (8007338 <HAL_TIM_ConfigClockSource+0x698>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d009      	beq.n	800724a <HAL_TIM_ConfigClockSource+0x5aa>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a40      	ldr	r2, [pc, #256]	; (800733c <HAL_TIM_ConfigClockSource+0x69c>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d004      	beq.n	800724a <HAL_TIM_ConfigClockSource+0x5aa>
 8007240:	f241 51ab 	movw	r1, #5547	; 0x15ab
 8007244:	483e      	ldr	r0, [pc, #248]	; (8007340 <HAL_TIM_ConfigClockSource+0x6a0>)
 8007246:	f7fa fe02 	bl	8001e4e <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007252:	d014      	beq.n	800727e <HAL_TIM_ConfigClockSource+0x5de>
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d010      	beq.n	800727e <HAL_TIM_ConfigClockSource+0x5de>
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00c      	beq.n	800727e <HAL_TIM_ConfigClockSource+0x5de>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	2b02      	cmp	r3, #2
 800726a:	d008      	beq.n	800727e <HAL_TIM_ConfigClockSource+0x5de>
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	2b0a      	cmp	r3, #10
 8007272:	d004      	beq.n	800727e <HAL_TIM_ConfigClockSource+0x5de>
 8007274:	f241 51ae 	movw	r1, #5550	; 0x15ae
 8007278:	4831      	ldr	r0, [pc, #196]	; (8007340 <HAL_TIM_ConfigClockSource+0x6a0>)
 800727a:	f7fa fde8 	bl	8001e4e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	68db      	ldr	r3, [r3, #12]
 8007282:	2b0f      	cmp	r3, #15
 8007284:	d904      	bls.n	8007290 <HAL_TIM_ConfigClockSource+0x5f0>
 8007286:	f241 51af 	movw	r1, #5551	; 0x15af
 800728a:	482d      	ldr	r0, [pc, #180]	; (8007340 <HAL_TIM_ConfigClockSource+0x6a0>)
 800728c:	f7fa fddf 	bl	8001e4e <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6818      	ldr	r0, [r3, #0]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	6859      	ldr	r1, [r3, #4]
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	461a      	mov	r2, r3
 800729e:	f000 fc0b 	bl	8007ab8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2140      	movs	r1, #64	; 0x40
 80072a8:	4618      	mov	r0, r3
 80072aa:	f000 fc64 	bl	8007b76 <TIM_ITRx_SetConfig>
      break;
 80072ae:	e02f      	b.n	8007310 <HAL_TIM_ConfigClockSource+0x670>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a1d      	ldr	r2, [pc, #116]	; (800732c <HAL_TIM_ConfigClockSource+0x68c>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d01d      	beq.n	80072f6 <HAL_TIM_ConfigClockSource+0x656>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072c2:	d018      	beq.n	80072f6 <HAL_TIM_ConfigClockSource+0x656>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a19      	ldr	r2, [pc, #100]	; (8007330 <HAL_TIM_ConfigClockSource+0x690>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d013      	beq.n	80072f6 <HAL_TIM_ConfigClockSource+0x656>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a18      	ldr	r2, [pc, #96]	; (8007334 <HAL_TIM_ConfigClockSource+0x694>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d00e      	beq.n	80072f6 <HAL_TIM_ConfigClockSource+0x656>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a16      	ldr	r2, [pc, #88]	; (8007338 <HAL_TIM_ConfigClockSource+0x698>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d009      	beq.n	80072f6 <HAL_TIM_ConfigClockSource+0x656>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a15      	ldr	r2, [pc, #84]	; (800733c <HAL_TIM_ConfigClockSource+0x69c>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d004      	beq.n	80072f6 <HAL_TIM_ConfigClockSource+0x656>
 80072ec:	f241 51be 	movw	r1, #5566	; 0x15be
 80072f0:	4813      	ldr	r0, [pc, #76]	; (8007340 <HAL_TIM_ConfigClockSource+0x6a0>)
 80072f2:	f7fa fdac 	bl	8001e4e <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4619      	mov	r1, r3
 8007300:	4610      	mov	r0, r2
 8007302:	f000 fc38 	bl	8007b76 <TIM_ITRx_SetConfig>
      break;
 8007306:	e003      	b.n	8007310 <HAL_TIM_ConfigClockSource+0x670>
    }

    default:
      status = HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	73fb      	strb	r3, [r7, #15]
      break;
 800730c:	e000      	b.n	8007310 <HAL_TIM_ConfigClockSource+0x670>
      break;
 800730e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007320:	7bfb      	ldrb	r3, [r7, #15]
}
 8007322:	4618      	mov	r0, r3
 8007324:	3710      	adds	r7, #16
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}
 800732a:	bf00      	nop
 800732c:	40010000 	.word	0x40010000
 8007330:	40000400 	.word	0x40000400
 8007334:	40000800 	.word	0x40000800
 8007338:	40000c00 	.word	0x40000c00
 800733c:	40010400 	.word	0x40010400
 8007340:	08013d98 	.word	0x08013d98

08007344 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007344:	b480      	push	{r7}
 8007346:	b083      	sub	sp, #12
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800734c:	bf00      	nop
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007360:	bf00      	nop
 8007362:	370c      	adds	r7, #12
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007374:	bf00      	nop
 8007376:	370c      	adds	r7, #12
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr

08007380 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007388:	bf00      	nop
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800739c:	bf00      	nop
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4a40      	ldr	r2, [pc, #256]	; (80074bc <TIM_Base_SetConfig+0x114>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d013      	beq.n	80073e8 <TIM_Base_SetConfig+0x40>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073c6:	d00f      	beq.n	80073e8 <TIM_Base_SetConfig+0x40>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	4a3d      	ldr	r2, [pc, #244]	; (80074c0 <TIM_Base_SetConfig+0x118>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d00b      	beq.n	80073e8 <TIM_Base_SetConfig+0x40>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a3c      	ldr	r2, [pc, #240]	; (80074c4 <TIM_Base_SetConfig+0x11c>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d007      	beq.n	80073e8 <TIM_Base_SetConfig+0x40>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a3b      	ldr	r2, [pc, #236]	; (80074c8 <TIM_Base_SetConfig+0x120>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d003      	beq.n	80073e8 <TIM_Base_SetConfig+0x40>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a3a      	ldr	r2, [pc, #232]	; (80074cc <TIM_Base_SetConfig+0x124>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d108      	bne.n	80073fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a2f      	ldr	r2, [pc, #188]	; (80074bc <TIM_Base_SetConfig+0x114>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d02b      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007408:	d027      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a2c      	ldr	r2, [pc, #176]	; (80074c0 <TIM_Base_SetConfig+0x118>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d023      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a2b      	ldr	r2, [pc, #172]	; (80074c4 <TIM_Base_SetConfig+0x11c>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d01f      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4a2a      	ldr	r2, [pc, #168]	; (80074c8 <TIM_Base_SetConfig+0x120>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d01b      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a29      	ldr	r2, [pc, #164]	; (80074cc <TIM_Base_SetConfig+0x124>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d017      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a28      	ldr	r2, [pc, #160]	; (80074d0 <TIM_Base_SetConfig+0x128>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d013      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a27      	ldr	r2, [pc, #156]	; (80074d4 <TIM_Base_SetConfig+0x12c>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d00f      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a26      	ldr	r2, [pc, #152]	; (80074d8 <TIM_Base_SetConfig+0x130>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d00b      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a25      	ldr	r2, [pc, #148]	; (80074dc <TIM_Base_SetConfig+0x134>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d007      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	4a24      	ldr	r2, [pc, #144]	; (80074e0 <TIM_Base_SetConfig+0x138>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d003      	beq.n	800745a <TIM_Base_SetConfig+0xb2>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	4a23      	ldr	r2, [pc, #140]	; (80074e4 <TIM_Base_SetConfig+0x13c>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d108      	bne.n	800746c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007460:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	68fa      	ldr	r2, [r7, #12]
 8007468:	4313      	orrs	r3, r2
 800746a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	4313      	orrs	r3, r2
 8007478:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	68fa      	ldr	r2, [r7, #12]
 800747e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	689a      	ldr	r2, [r3, #8]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4a0a      	ldr	r2, [pc, #40]	; (80074bc <TIM_Base_SetConfig+0x114>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d003      	beq.n	80074a0 <TIM_Base_SetConfig+0xf8>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a0c      	ldr	r2, [pc, #48]	; (80074cc <TIM_Base_SetConfig+0x124>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d103      	bne.n	80074a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	691a      	ldr	r2, [r3, #16]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	615a      	str	r2, [r3, #20]
}
 80074ae:	bf00      	nop
 80074b0:	3714      	adds	r7, #20
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr
 80074ba:	bf00      	nop
 80074bc:	40010000 	.word	0x40010000
 80074c0:	40000400 	.word	0x40000400
 80074c4:	40000800 	.word	0x40000800
 80074c8:	40000c00 	.word	0x40000c00
 80074cc:	40010400 	.word	0x40010400
 80074d0:	40014000 	.word	0x40014000
 80074d4:	40014400 	.word	0x40014400
 80074d8:	40014800 	.word	0x40014800
 80074dc:	40001800 	.word	0x40001800
 80074e0:	40001c00 	.word	0x40001c00
 80074e4:	40002000 	.word	0x40002000

080074e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b086      	sub	sp, #24
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6a1b      	ldr	r3, [r3, #32]
 80074f6:	f023 0201 	bic.w	r2, r3, #1
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a1b      	ldr	r3, [r3, #32]
 8007502:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	699b      	ldr	r3, [r3, #24]
 800750e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	4b3f      	ldr	r3, [pc, #252]	; (8007610 <TIM_OC1_SetConfig+0x128>)
 8007514:	4013      	ands	r3, r2
 8007516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f023 0303 	bic.w	r3, r3, #3
 800751e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68fa      	ldr	r2, [r7, #12]
 8007526:	4313      	orrs	r3, r2
 8007528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	f023 0302 	bic.w	r3, r3, #2
 8007530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	4313      	orrs	r3, r2
 800753a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4a35      	ldr	r2, [pc, #212]	; (8007614 <TIM_OC1_SetConfig+0x12c>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d003      	beq.n	800754c <TIM_OC1_SetConfig+0x64>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a34      	ldr	r2, [pc, #208]	; (8007618 <TIM_OC1_SetConfig+0x130>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d119      	bne.n	8007580 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	68db      	ldr	r3, [r3, #12]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d008      	beq.n	8007566 <TIM_OC1_SetConfig+0x7e>
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	68db      	ldr	r3, [r3, #12]
 8007558:	2b08      	cmp	r3, #8
 800755a:	d004      	beq.n	8007566 <TIM_OC1_SetConfig+0x7e>
 800755c:	f641 3167 	movw	r1, #7015	; 0x1b67
 8007560:	482e      	ldr	r0, [pc, #184]	; (800761c <TIM_OC1_SetConfig+0x134>)
 8007562:	f7fa fc74 	bl	8001e4e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	f023 0308 	bic.w	r3, r3, #8
 800756c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	697a      	ldr	r2, [r7, #20]
 8007574:	4313      	orrs	r3, r2
 8007576:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	f023 0304 	bic.w	r3, r3, #4
 800757e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	4a24      	ldr	r2, [pc, #144]	; (8007614 <TIM_OC1_SetConfig+0x12c>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d003      	beq.n	8007590 <TIM_OC1_SetConfig+0xa8>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a23      	ldr	r2, [pc, #140]	; (8007618 <TIM_OC1_SetConfig+0x130>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d12d      	bne.n	80075ec <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	699b      	ldr	r3, [r3, #24]
 8007594:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007598:	d008      	beq.n	80075ac <TIM_OC1_SetConfig+0xc4>
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	699b      	ldr	r3, [r3, #24]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d004      	beq.n	80075ac <TIM_OC1_SetConfig+0xc4>
 80075a2:	f641 3174 	movw	r1, #7028	; 0x1b74
 80075a6:	481d      	ldr	r0, [pc, #116]	; (800761c <TIM_OC1_SetConfig+0x134>)
 80075a8:	f7fa fc51 	bl	8001e4e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	695b      	ldr	r3, [r3, #20]
 80075b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075b4:	d008      	beq.n	80075c8 <TIM_OC1_SetConfig+0xe0>
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	695b      	ldr	r3, [r3, #20]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d004      	beq.n	80075c8 <TIM_OC1_SetConfig+0xe0>
 80075be:	f641 3175 	movw	r1, #7029	; 0x1b75
 80075c2:	4816      	ldr	r0, [pc, #88]	; (800761c <TIM_OC1_SetConfig+0x134>)
 80075c4:	f7fa fc43 	bl	8001e4e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80075c8:	693b      	ldr	r3, [r7, #16]
 80075ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80075d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	695b      	ldr	r3, [r3, #20]
 80075dc:	693a      	ldr	r2, [r7, #16]
 80075de:	4313      	orrs	r3, r2
 80075e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	693a      	ldr	r2, [r7, #16]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	685a      	ldr	r2, [r3, #4]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	621a      	str	r2, [r3, #32]
}
 8007606:	bf00      	nop
 8007608:	3718      	adds	r7, #24
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	fffeff8f 	.word	0xfffeff8f
 8007614:	40010000 	.word	0x40010000
 8007618:	40010400 	.word	0x40010400
 800761c:	08013d98 	.word	0x08013d98

08007620 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	f023 0210 	bic.w	r2, r3, #16
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a1b      	ldr	r3, [r3, #32]
 800763a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	699b      	ldr	r3, [r3, #24]
 8007646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007648:	68fa      	ldr	r2, [r7, #12]
 800764a:	4b41      	ldr	r3, [pc, #260]	; (8007750 <TIM_OC2_SetConfig+0x130>)
 800764c:	4013      	ands	r3, r2
 800764e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007656:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	021b      	lsls	r3, r3, #8
 800765e:	68fa      	ldr	r2, [r7, #12]
 8007660:	4313      	orrs	r3, r2
 8007662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	f023 0320 	bic.w	r3, r3, #32
 800766a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	011b      	lsls	r3, r3, #4
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	4313      	orrs	r3, r2
 8007676:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4a36      	ldr	r2, [pc, #216]	; (8007754 <TIM_OC2_SetConfig+0x134>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d003      	beq.n	8007688 <TIM_OC2_SetConfig+0x68>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	4a35      	ldr	r2, [pc, #212]	; (8007758 <TIM_OC2_SetConfig+0x138>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d11a      	bne.n	80076be <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d008      	beq.n	80076a2 <TIM_OC2_SetConfig+0x82>
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	2b08      	cmp	r3, #8
 8007696:	d004      	beq.n	80076a2 <TIM_OC2_SetConfig+0x82>
 8007698:	f641 31b2 	movw	r1, #7090	; 0x1bb2
 800769c:	482f      	ldr	r0, [pc, #188]	; (800775c <TIM_OC2_SetConfig+0x13c>)
 800769e:	f7fa fbd6 	bl	8001e4e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80076a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	011b      	lsls	r3, r3, #4
 80076b0:	697a      	ldr	r2, [r7, #20]
 80076b2:	4313      	orrs	r3, r2
 80076b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076bc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a24      	ldr	r2, [pc, #144]	; (8007754 <TIM_OC2_SetConfig+0x134>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d003      	beq.n	80076ce <TIM_OC2_SetConfig+0xae>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	4a23      	ldr	r2, [pc, #140]	; (8007758 <TIM_OC2_SetConfig+0x138>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d12f      	bne.n	800772e <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	699b      	ldr	r3, [r3, #24]
 80076d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076d6:	d008      	beq.n	80076ea <TIM_OC2_SetConfig+0xca>
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	699b      	ldr	r3, [r3, #24]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d004      	beq.n	80076ea <TIM_OC2_SetConfig+0xca>
 80076e0:	f44f 51de 	mov.w	r1, #7104	; 0x1bc0
 80076e4:	481d      	ldr	r0, [pc, #116]	; (800775c <TIM_OC2_SetConfig+0x13c>)
 80076e6:	f7fa fbb2 	bl	8001e4e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	695b      	ldr	r3, [r3, #20]
 80076ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076f2:	d008      	beq.n	8007706 <TIM_OC2_SetConfig+0xe6>
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	695b      	ldr	r3, [r3, #20]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d004      	beq.n	8007706 <TIM_OC2_SetConfig+0xe6>
 80076fc:	f641 31c1 	movw	r1, #7105	; 0x1bc1
 8007700:	4816      	ldr	r0, [pc, #88]	; (800775c <TIM_OC2_SetConfig+0x13c>)
 8007702:	f7fa fba4 	bl	8001e4e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800770c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007714:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	695b      	ldr	r3, [r3, #20]
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	693a      	ldr	r2, [r7, #16]
 800771e:	4313      	orrs	r3, r2
 8007720:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	699b      	ldr	r3, [r3, #24]
 8007726:	009b      	lsls	r3, r3, #2
 8007728:	693a      	ldr	r2, [r7, #16]
 800772a:	4313      	orrs	r3, r2
 800772c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	693a      	ldr	r2, [r7, #16]
 8007732:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	68fa      	ldr	r2, [r7, #12]
 8007738:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	685a      	ldr	r2, [r3, #4]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	697a      	ldr	r2, [r7, #20]
 8007746:	621a      	str	r2, [r3, #32]
}
 8007748:	bf00      	nop
 800774a:	3718      	adds	r7, #24
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}
 8007750:	feff8fff 	.word	0xfeff8fff
 8007754:	40010000 	.word	0x40010000
 8007758:	40010400 	.word	0x40010400
 800775c:	08013d98 	.word	0x08013d98

08007760 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b086      	sub	sp, #24
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6a1b      	ldr	r3, [r3, #32]
 800776e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a1b      	ldr	r3, [r3, #32]
 800777a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007788:	68fa      	ldr	r2, [r7, #12]
 800778a:	4b41      	ldr	r3, [pc, #260]	; (8007890 <TIM_OC3_SetConfig+0x130>)
 800778c:	4013      	ands	r3, r2
 800778e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f023 0303 	bic.w	r3, r3, #3
 8007796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	4313      	orrs	r3, r2
 80077a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	689b      	ldr	r3, [r3, #8]
 80077ae:	021b      	lsls	r3, r3, #8
 80077b0:	697a      	ldr	r2, [r7, #20]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a36      	ldr	r2, [pc, #216]	; (8007894 <TIM_OC3_SetConfig+0x134>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d003      	beq.n	80077c6 <TIM_OC3_SetConfig+0x66>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a35      	ldr	r2, [pc, #212]	; (8007898 <TIM_OC3_SetConfig+0x138>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d11a      	bne.n	80077fc <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68db      	ldr	r3, [r3, #12]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d008      	beq.n	80077e0 <TIM_OC3_SetConfig+0x80>
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	68db      	ldr	r3, [r3, #12]
 80077d2:	2b08      	cmp	r3, #8
 80077d4:	d004      	beq.n	80077e0 <TIM_OC3_SetConfig+0x80>
 80077d6:	f641 31fd 	movw	r1, #7165	; 0x1bfd
 80077da:	4830      	ldr	r0, [pc, #192]	; (800789c <TIM_OC3_SetConfig+0x13c>)
 80077dc:	f7fa fb37 	bl	8001e4e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	021b      	lsls	r3, r3, #8
 80077ee:	697a      	ldr	r2, [r7, #20]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	4a25      	ldr	r2, [pc, #148]	; (8007894 <TIM_OC3_SetConfig+0x134>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d003      	beq.n	800780c <TIM_OC3_SetConfig+0xac>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a24      	ldr	r2, [pc, #144]	; (8007898 <TIM_OC3_SetConfig+0x138>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d12f      	bne.n	800786c <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007814:	d008      	beq.n	8007828 <TIM_OC3_SetConfig+0xc8>
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d004      	beq.n	8007828 <TIM_OC3_SetConfig+0xc8>
 800781e:	f641 410a 	movw	r1, #7178	; 0x1c0a
 8007822:	481e      	ldr	r0, [pc, #120]	; (800789c <TIM_OC3_SetConfig+0x13c>)
 8007824:	f7fa fb13 	bl	8001e4e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	695b      	ldr	r3, [r3, #20]
 800782c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007830:	d008      	beq.n	8007844 <TIM_OC3_SetConfig+0xe4>
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	695b      	ldr	r3, [r3, #20]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d004      	beq.n	8007844 <TIM_OC3_SetConfig+0xe4>
 800783a:	f641 410b 	movw	r1, #7179	; 0x1c0b
 800783e:	4817      	ldr	r0, [pc, #92]	; (800789c <TIM_OC3_SetConfig+0x13c>)
 8007840:	f7fa fb05 	bl	8001e4e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800784a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007852:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	695b      	ldr	r3, [r3, #20]
 8007858:	011b      	lsls	r3, r3, #4
 800785a:	693a      	ldr	r2, [r7, #16]
 800785c:	4313      	orrs	r3, r2
 800785e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	699b      	ldr	r3, [r3, #24]
 8007864:	011b      	lsls	r3, r3, #4
 8007866:	693a      	ldr	r2, [r7, #16]
 8007868:	4313      	orrs	r3, r2
 800786a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	685a      	ldr	r2, [r3, #4]
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	697a      	ldr	r2, [r7, #20]
 8007884:	621a      	str	r2, [r3, #32]
}
 8007886:	bf00      	nop
 8007888:	3718      	adds	r7, #24
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	fffeff8f 	.word	0xfffeff8f
 8007894:	40010000 	.word	0x40010000
 8007898:	40010400 	.word	0x40010400
 800789c:	08013d98 	.word	0x08013d98

080078a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b086      	sub	sp, #24
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a1b      	ldr	r3, [r3, #32]
 80078ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	69db      	ldr	r3, [r3, #28]
 80078c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078c8:	68fa      	ldr	r2, [r7, #12]
 80078ca:	4b24      	ldr	r3, [pc, #144]	; (800795c <TIM_OC4_SetConfig+0xbc>)
 80078cc:	4013      	ands	r3, r2
 80078ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	021b      	lsls	r3, r3, #8
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	4313      	orrs	r3, r2
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	031b      	lsls	r3, r3, #12
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	4a19      	ldr	r2, [pc, #100]	; (8007960 <TIM_OC4_SetConfig+0xc0>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d003      	beq.n	8007908 <TIM_OC4_SetConfig+0x68>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a18      	ldr	r2, [pc, #96]	; (8007964 <TIM_OC4_SetConfig+0xc4>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d117      	bne.n	8007938 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	695b      	ldr	r3, [r3, #20]
 800790c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007910:	d008      	beq.n	8007924 <TIM_OC4_SetConfig+0x84>
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d004      	beq.n	8007924 <TIM_OC4_SetConfig+0x84>
 800791a:	f641 4149 	movw	r1, #7241	; 0x1c49
 800791e:	4812      	ldr	r0, [pc, #72]	; (8007968 <TIM_OC4_SetConfig+0xc8>)
 8007920:	f7fa fa95 	bl	8001e4e <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800792a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	695b      	ldr	r3, [r3, #20]
 8007930:	019b      	lsls	r3, r3, #6
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	4313      	orrs	r3, r2
 8007936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	697a      	ldr	r2, [r7, #20]
 800793c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	685a      	ldr	r2, [r3, #4]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	693a      	ldr	r2, [r7, #16]
 8007950:	621a      	str	r2, [r3, #32]
}
 8007952:	bf00      	nop
 8007954:	3718      	adds	r7, #24
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}
 800795a:	bf00      	nop
 800795c:	feff8fff 	.word	0xfeff8fff
 8007960:	40010000 	.word	0x40010000
 8007964:	40010400 	.word	0x40010400
 8007968:	08013d98 	.word	0x08013d98

0800796c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800796c:	b480      	push	{r7}
 800796e:	b087      	sub	sp, #28
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007994:	68fa      	ldr	r2, [r7, #12]
 8007996:	4b1b      	ldr	r3, [pc, #108]	; (8007a04 <TIM_OC5_SetConfig+0x98>)
 8007998:	4013      	ands	r3, r2
 800799a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80079ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	041b      	lsls	r3, r3, #16
 80079b4:	693a      	ldr	r2, [r7, #16]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a12      	ldr	r2, [pc, #72]	; (8007a08 <TIM_OC5_SetConfig+0x9c>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d003      	beq.n	80079ca <TIM_OC5_SetConfig+0x5e>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a11      	ldr	r2, [pc, #68]	; (8007a0c <TIM_OC5_SetConfig+0xa0>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d109      	bne.n	80079de <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80079d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	695b      	ldr	r3, [r3, #20]
 80079d6:	021b      	lsls	r3, r3, #8
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	4313      	orrs	r3, r2
 80079dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	697a      	ldr	r2, [r7, #20]
 80079e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	685a      	ldr	r2, [r3, #4]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	621a      	str	r2, [r3, #32]
}
 80079f8:	bf00      	nop
 80079fa:	371c      	adds	r7, #28
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr
 8007a04:	fffeff8f 	.word	0xfffeff8f
 8007a08:	40010000 	.word	0x40010000
 8007a0c:	40010400 	.word	0x40010400

08007a10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b087      	sub	sp, #28
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a1b      	ldr	r3, [r3, #32]
 8007a1e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6a1b      	ldr	r3, [r3, #32]
 8007a2a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	4b1c      	ldr	r3, [pc, #112]	; (8007aac <TIM_OC6_SetConfig+0x9c>)
 8007a3c:	4013      	ands	r3, r2
 8007a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	021b      	lsls	r3, r3, #8
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007a52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	051b      	lsls	r3, r3, #20
 8007a5a:	693a      	ldr	r2, [r7, #16]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	4a13      	ldr	r2, [pc, #76]	; (8007ab0 <TIM_OC6_SetConfig+0xa0>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d003      	beq.n	8007a70 <TIM_OC6_SetConfig+0x60>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	4a12      	ldr	r2, [pc, #72]	; (8007ab4 <TIM_OC6_SetConfig+0xa4>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d109      	bne.n	8007a84 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a76:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	695b      	ldr	r3, [r3, #20]
 8007a7c:	029b      	lsls	r3, r3, #10
 8007a7e:	697a      	ldr	r2, [r7, #20]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	621a      	str	r2, [r3, #32]
}
 8007a9e:	bf00      	nop
 8007aa0:	371c      	adds	r7, #28
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr
 8007aaa:	bf00      	nop
 8007aac:	feff8fff 	.word	0xfeff8fff
 8007ab0:	40010000 	.word	0x40010000
 8007ab4:	40010400 	.word	0x40010400

08007ab8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b087      	sub	sp, #28
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	60f8      	str	r0, [r7, #12]
 8007ac0:	60b9      	str	r1, [r7, #8]
 8007ac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6a1b      	ldr	r3, [r3, #32]
 8007ac8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6a1b      	ldr	r3, [r3, #32]
 8007ace:	f023 0201 	bic.w	r2, r3, #1
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	699b      	ldr	r3, [r3, #24]
 8007ada:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ae2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	011b      	lsls	r3, r3, #4
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	f023 030a 	bic.w	r3, r3, #10
 8007af4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007af6:	697a      	ldr	r2, [r7, #20]
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	4313      	orrs	r3, r2
 8007afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	693a      	ldr	r2, [r7, #16]
 8007b02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	697a      	ldr	r2, [r7, #20]
 8007b08:	621a      	str	r2, [r3, #32]
}
 8007b0a:	bf00      	nop
 8007b0c:	371c      	adds	r7, #28
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr

08007b16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b16:	b480      	push	{r7}
 8007b18:	b087      	sub	sp, #28
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	60f8      	str	r0, [r7, #12]
 8007b1e:	60b9      	str	r1, [r7, #8]
 8007b20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6a1b      	ldr	r3, [r3, #32]
 8007b26:	f023 0210 	bic.w	r2, r3, #16
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	699b      	ldr	r3, [r3, #24]
 8007b32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6a1b      	ldr	r3, [r3, #32]
 8007b38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	031b      	lsls	r3, r3, #12
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	011b      	lsls	r3, r3, #4
 8007b58:	693a      	ldr	r2, [r7, #16]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	693a      	ldr	r2, [r7, #16]
 8007b68:	621a      	str	r2, [r3, #32]
}
 8007b6a:	bf00      	nop
 8007b6c:	371c      	adds	r7, #28
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr

08007b76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b76:	b480      	push	{r7}
 8007b78:	b085      	sub	sp, #20
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	6078      	str	r0, [r7, #4]
 8007b7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b8e:	683a      	ldr	r2, [r7, #0]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	f043 0307 	orr.w	r3, r3, #7
 8007b98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	68fa      	ldr	r2, [r7, #12]
 8007b9e:	609a      	str	r2, [r3, #8]
}
 8007ba0:	bf00      	nop
 8007ba2:	3714      	adds	r7, #20
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr

08007bac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
 8007bb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007bc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	021a      	lsls	r2, r3, #8
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	431a      	orrs	r2, r3
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	697a      	ldr	r2, [r7, #20]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	697a      	ldr	r2, [r7, #20]
 8007bde:	609a      	str	r2, [r3, #8]
}
 8007be0:	bf00      	nop
 8007be2:	371c      	adds	r7, #28
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b086      	sub	sp, #24
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	4a35      	ldr	r2, [pc, #212]	; (8007cd0 <TIM_CCxChannelCmd+0xe4>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d030      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c06:	d02c      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	4a32      	ldr	r2, [pc, #200]	; (8007cd4 <TIM_CCxChannelCmd+0xe8>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d028      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	4a31      	ldr	r2, [pc, #196]	; (8007cd8 <TIM_CCxChannelCmd+0xec>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d024      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	4a30      	ldr	r2, [pc, #192]	; (8007cdc <TIM_CCxChannelCmd+0xf0>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d020      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	4a2f      	ldr	r2, [pc, #188]	; (8007ce0 <TIM_CCxChannelCmd+0xf4>)
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d01c      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	4a2e      	ldr	r2, [pc, #184]	; (8007ce4 <TIM_CCxChannelCmd+0xf8>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d018      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	4a2d      	ldr	r2, [pc, #180]	; (8007ce8 <TIM_CCxChannelCmd+0xfc>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d014      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	4a2c      	ldr	r2, [pc, #176]	; (8007cec <TIM_CCxChannelCmd+0x100>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d010      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	4a2b      	ldr	r2, [pc, #172]	; (8007cf0 <TIM_CCxChannelCmd+0x104>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d00c      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	4a2a      	ldr	r2, [pc, #168]	; (8007cf4 <TIM_CCxChannelCmd+0x108>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d008      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	4a29      	ldr	r2, [pc, #164]	; (8007cf8 <TIM_CCxChannelCmd+0x10c>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d004      	beq.n	8007c62 <TIM_CCxChannelCmd+0x76>
 8007c58:	f641 61a1 	movw	r1, #7841	; 0x1ea1
 8007c5c:	4827      	ldr	r0, [pc, #156]	; (8007cfc <TIM_CCxChannelCmd+0x110>)
 8007c5e:	f7fa f8f6 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d016      	beq.n	8007c96 <TIM_CCxChannelCmd+0xaa>
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	2b04      	cmp	r3, #4
 8007c6c:	d013      	beq.n	8007c96 <TIM_CCxChannelCmd+0xaa>
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	2b08      	cmp	r3, #8
 8007c72:	d010      	beq.n	8007c96 <TIM_CCxChannelCmd+0xaa>
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	2b0c      	cmp	r3, #12
 8007c78:	d00d      	beq.n	8007c96 <TIM_CCxChannelCmd+0xaa>
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	2b10      	cmp	r3, #16
 8007c7e:	d00a      	beq.n	8007c96 <TIM_CCxChannelCmd+0xaa>
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	2b14      	cmp	r3, #20
 8007c84:	d007      	beq.n	8007c96 <TIM_CCxChannelCmd+0xaa>
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	2b3c      	cmp	r3, #60	; 0x3c
 8007c8a:	d004      	beq.n	8007c96 <TIM_CCxChannelCmd+0xaa>
 8007c8c:	f641 61a2 	movw	r1, #7842	; 0x1ea2
 8007c90:	481a      	ldr	r0, [pc, #104]	; (8007cfc <TIM_CCxChannelCmd+0x110>)
 8007c92:	f7fa f8dc 	bl	8001e4e <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	f003 031f 	and.w	r3, r3, #31
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6a1a      	ldr	r2, [r3, #32]
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	43db      	mvns	r3, r3
 8007cac:	401a      	ands	r2, r3
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	6a1a      	ldr	r2, [r3, #32]
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	f003 031f 	and.w	r3, r3, #31
 8007cbc:	6879      	ldr	r1, [r7, #4]
 8007cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007cc2:	431a      	orrs	r2, r3
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	621a      	str	r2, [r3, #32]
}
 8007cc8:	bf00      	nop
 8007cca:	3718      	adds	r7, #24
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	40010000 	.word	0x40010000
 8007cd4:	40000400 	.word	0x40000400
 8007cd8:	40000800 	.word	0x40000800
 8007cdc:	40000c00 	.word	0x40000c00
 8007ce0:	40010400 	.word	0x40010400
 8007ce4:	40014000 	.word	0x40014000
 8007ce8:	40014400 	.word	0x40014400
 8007cec:	40014800 	.word	0x40014800
 8007cf0:	40001800 	.word	0x40001800
 8007cf4:	40001c00 	.word	0x40001c00
 8007cf8:	40002000 	.word	0x40002000
 8007cfc:	08013d98 	.word	0x08013d98

08007d00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a32      	ldr	r2, [pc, #200]	; (8007dd8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d027      	beq.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d1c:	d022      	beq.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a2e      	ldr	r2, [pc, #184]	; (8007ddc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d01d      	beq.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a2c      	ldr	r2, [pc, #176]	; (8007de0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d018      	beq.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a2b      	ldr	r2, [pc, #172]	; (8007de4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d013      	beq.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a29      	ldr	r2, [pc, #164]	; (8007de8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d00e      	beq.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a28      	ldr	r2, [pc, #160]	; (8007dec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d009      	beq.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a26      	ldr	r2, [pc, #152]	; (8007df0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d004      	beq.n	8007d64 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8007d5a:	f240 71b6 	movw	r1, #1974	; 0x7b6
 8007d5e:	4825      	ldr	r0, [pc, #148]	; (8007df4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d60:	f7fa f875 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d020      	beq.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2b10      	cmp	r3, #16
 8007d72:	d01c      	beq.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2b20      	cmp	r3, #32
 8007d7a:	d018      	beq.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2b30      	cmp	r3, #48	; 0x30
 8007d82:	d014      	beq.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2b40      	cmp	r3, #64	; 0x40
 8007d8a:	d010      	beq.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2b50      	cmp	r3, #80	; 0x50
 8007d92:	d00c      	beq.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2b60      	cmp	r3, #96	; 0x60
 8007d9a:	d008      	beq.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2b70      	cmp	r3, #112	; 0x70
 8007da2:	d004      	beq.n	8007dae <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007da4:	f240 71b7 	movw	r1, #1975	; 0x7b7
 8007da8:	4812      	ldr	r0, [pc, #72]	; (8007df4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007daa:	f7fa f850 	bl	8001e4e <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	2b80      	cmp	r3, #128	; 0x80
 8007db4:	d008      	beq.n	8007dc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d004      	beq.n	8007dc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007dbe:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 8007dc2:	480c      	ldr	r0, [pc, #48]	; (8007df4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007dc4:	f7fa f843 	bl	8001e4e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	d112      	bne.n	8007df8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8007dd2:	2302      	movs	r3, #2
 8007dd4:	e0d7      	b.n	8007f86 <HAL_TIMEx_MasterConfigSynchronization+0x286>
 8007dd6:	bf00      	nop
 8007dd8:	40010000 	.word	0x40010000
 8007ddc:	40000400 	.word	0x40000400
 8007de0:	40000800 	.word	0x40000800
 8007de4:	40000c00 	.word	0x40000c00
 8007de8:	40001000 	.word	0x40001000
 8007dec:	40001400 	.word	0x40001400
 8007df0:	40010400 	.word	0x40010400
 8007df4:	08013dd0 	.word	0x08013dd0
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2202      	movs	r2, #2
 8007e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a5c      	ldr	r2, [pc, #368]	; (8007f90 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d004      	beq.n	8007e2c <HAL_TIMEx_MasterConfigSynchronization+0x12c>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4a5b      	ldr	r2, [pc, #364]	; (8007f94 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d161      	bne.n	8007ef0 <HAL_TIMEx_MasterConfigSynchronization+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d054      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e3c:	d04f      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e46:	d04a      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007e50:	d045      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e5a:	d040      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8007e64:	d03b      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e6e:	d036      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e78:	d031      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8007e82:	d02c      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007e8c:	d027      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	f5b3 0f10 	cmp.w	r3, #9437184	; 0x900000
 8007e96:	d022      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8007ea0:	d01d      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	f5b3 0f30 	cmp.w	r3, #11534336	; 0xb00000
 8007eaa:	d018      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007eb4:	d013      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	f5b3 0f50 	cmp.w	r3, #13631488	; 0xd00000
 8007ebe:	d00e      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	f5b3 0f60 	cmp.w	r3, #14680064	; 0xe00000
 8007ec8:	d009      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	f5b3 0f70 	cmp.w	r3, #15728640	; 0xf00000
 8007ed2:	d004      	beq.n	8007ede <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8007ed4:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8007ed8:	482f      	ldr	r0, [pc, #188]	; (8007f98 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 8007eda:	f7f9 ffb8 	bl	8001e4e <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ee4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	685b      	ldr	r3, [r3, #4]
 8007eea:	68fa      	ldr	r2, [r7, #12]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ef6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	68fa      	ldr	r2, [r7, #12]
 8007f08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a20      	ldr	r2, [pc, #128]	; (8007f90 <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d022      	beq.n	8007f5a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f1c:	d01d      	beq.n	8007f5a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a1e      	ldr	r2, [pc, #120]	; (8007f9c <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d018      	beq.n	8007f5a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a1c      	ldr	r2, [pc, #112]	; (8007fa0 <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d013      	beq.n	8007f5a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a1b      	ldr	r2, [pc, #108]	; (8007fa4 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d00e      	beq.n	8007f5a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a14      	ldr	r2, [pc, #80]	; (8007f94 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d009      	beq.n	8007f5a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a17      	ldr	r2, [pc, #92]	; (8007fa8 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d004      	beq.n	8007f5a <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a15      	ldr	r2, [pc, #84]	; (8007fac <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d10c      	bne.n	8007f74 <HAL_TIMEx_MasterConfigSynchronization+0x274>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	68ba      	ldr	r2, [r7, #8]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f84:	2300      	movs	r3, #0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3710      	adds	r7, #16
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	40010000 	.word	0x40010000
 8007f94:	40010400 	.word	0x40010400
 8007f98:	08013dd0 	.word	0x08013dd0
 8007f9c:	40000400 	.word	0x40000400
 8007fa0:	40000800 	.word	0x40000800
 8007fa4:	40000c00 	.word	0x40000c00
 8007fa8:	40014000 	.word	0x40014000
 8007fac:	40001800 	.word	0x40001800

08007fb0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fb8:	bf00      	nop
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fcc:	bf00      	nop
 8007fce:	370c      	adds	r7, #12
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d101      	bne.n	8007ffe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	e09f      	b.n	800813e <HAL_UART_Init+0x152>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	699b      	ldr	r3, [r3, #24]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d02d      	beq.n	8008062 <HAL_UART_Init+0x76>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a4f      	ldr	r2, [pc, #316]	; (8008148 <HAL_UART_Init+0x15c>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d055      	beq.n	80080bc <HAL_UART_Init+0xd0>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a4d      	ldr	r2, [pc, #308]	; (800814c <HAL_UART_Init+0x160>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d050      	beq.n	80080bc <HAL_UART_Init+0xd0>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a4c      	ldr	r2, [pc, #304]	; (8008150 <HAL_UART_Init+0x164>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d04b      	beq.n	80080bc <HAL_UART_Init+0xd0>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a4a      	ldr	r2, [pc, #296]	; (8008154 <HAL_UART_Init+0x168>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d046      	beq.n	80080bc <HAL_UART_Init+0xd0>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	4a49      	ldr	r2, [pc, #292]	; (8008158 <HAL_UART_Init+0x16c>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d041      	beq.n	80080bc <HAL_UART_Init+0xd0>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a47      	ldr	r2, [pc, #284]	; (800815c <HAL_UART_Init+0x170>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d03c      	beq.n	80080bc <HAL_UART_Init+0xd0>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a46      	ldr	r2, [pc, #280]	; (8008160 <HAL_UART_Init+0x174>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d037      	beq.n	80080bc <HAL_UART_Init+0xd0>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a44      	ldr	r2, [pc, #272]	; (8008164 <HAL_UART_Init+0x178>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d032      	beq.n	80080bc <HAL_UART_Init+0xd0>
 8008056:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800805a:	4843      	ldr	r0, [pc, #268]	; (8008168 <HAL_UART_Init+0x17c>)
 800805c:	f7f9 fef7 	bl	8001e4e <assert_failed>
 8008060:	e02c      	b.n	80080bc <HAL_UART_Init+0xd0>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a38      	ldr	r2, [pc, #224]	; (8008148 <HAL_UART_Init+0x15c>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d027      	beq.n	80080bc <HAL_UART_Init+0xd0>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a36      	ldr	r2, [pc, #216]	; (800814c <HAL_UART_Init+0x160>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d022      	beq.n	80080bc <HAL_UART_Init+0xd0>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a35      	ldr	r2, [pc, #212]	; (8008150 <HAL_UART_Init+0x164>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d01d      	beq.n	80080bc <HAL_UART_Init+0xd0>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a33      	ldr	r2, [pc, #204]	; (8008154 <HAL_UART_Init+0x168>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d018      	beq.n	80080bc <HAL_UART_Init+0xd0>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a32      	ldr	r2, [pc, #200]	; (8008158 <HAL_UART_Init+0x16c>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d013      	beq.n	80080bc <HAL_UART_Init+0xd0>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a30      	ldr	r2, [pc, #192]	; (800815c <HAL_UART_Init+0x170>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d00e      	beq.n	80080bc <HAL_UART_Init+0xd0>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a2f      	ldr	r2, [pc, #188]	; (8008160 <HAL_UART_Init+0x174>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d009      	beq.n	80080bc <HAL_UART_Init+0xd0>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a2d      	ldr	r2, [pc, #180]	; (8008164 <HAL_UART_Init+0x178>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d004      	beq.n	80080bc <HAL_UART_Init+0xd0>
 80080b2:	f240 1131 	movw	r1, #305	; 0x131
 80080b6:	482c      	ldr	r0, [pc, #176]	; (8008168 <HAL_UART_Init+0x17c>)
 80080b8:	f7f9 fec9 	bl	8001e4e <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d106      	bne.n	80080d2 <HAL_UART_Init+0xe6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2200      	movs	r2, #0
 80080c8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f7fa fa9d 	bl	800260c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2224      	movs	r2, #36	; 0x24
 80080d6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f022 0201 	bic.w	r2, r2, #1
 80080e6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 fbf9 	bl	80088e0 <UART_SetConfig>
 80080ee:	4603      	mov	r3, r0
 80080f0:	2b01      	cmp	r3, #1
 80080f2:	d101      	bne.n	80080f8 <HAL_UART_Init+0x10c>
  {
    return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	e022      	b.n	800813e <HAL_UART_Init+0x152>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d002      	beq.n	8008106 <HAL_UART_Init+0x11a>
  {
    UART_AdvFeatureConfig(huart);
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 fee3 	bl	8008ecc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	685a      	ldr	r2, [r3, #4]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008114:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	689a      	ldr	r2, [r3, #8]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008124:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f042 0201 	orr.w	r2, r2, #1
 8008134:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f001 f820 	bl	800917c <UART_CheckIdleState>
 800813c:	4603      	mov	r3, r0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	40011000 	.word	0x40011000
 800814c:	40004400 	.word	0x40004400
 8008150:	40004800 	.word	0x40004800
 8008154:	40004c00 	.word	0x40004c00
 8008158:	40005000 	.word	0x40005000
 800815c:	40011400 	.word	0x40011400
 8008160:	40007800 	.word	0x40007800
 8008164:	40007c00 	.word	0x40007c00
 8008168:	08013e0c 	.word	0x08013e0c

0800816c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b08a      	sub	sp, #40	; 0x28
 8008170:	af02      	add	r7, sp, #8
 8008172:	60f8      	str	r0, [r7, #12]
 8008174:	60b9      	str	r1, [r7, #8]
 8008176:	603b      	str	r3, [r7, #0]
 8008178:	4613      	mov	r3, r2
 800817a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008180:	2b20      	cmp	r3, #32
 8008182:	d171      	bne.n	8008268 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d002      	beq.n	8008190 <HAL_UART_Transmit+0x24>
 800818a:	88fb      	ldrh	r3, [r7, #6]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d101      	bne.n	8008194 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	e06a      	b.n	800826a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2200      	movs	r2, #0
 8008198:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2221      	movs	r2, #33	; 0x21
 80081a0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081a2:	f7fa fb2f 	bl	8002804 <HAL_GetTick>
 80081a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	88fa      	ldrh	r2, [r7, #6]
 80081ac:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	88fa      	ldrh	r2, [r7, #6]
 80081b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	689b      	ldr	r3, [r3, #8]
 80081bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081c0:	d108      	bne.n	80081d4 <HAL_UART_Transmit+0x68>
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	691b      	ldr	r3, [r3, #16]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d104      	bne.n	80081d4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80081ca:	2300      	movs	r3, #0
 80081cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	61bb      	str	r3, [r7, #24]
 80081d2:	e003      	b.n	80081dc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081d8:	2300      	movs	r3, #0
 80081da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80081dc:	e02c      	b.n	8008238 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	9300      	str	r3, [sp, #0]
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	2200      	movs	r2, #0
 80081e6:	2180      	movs	r1, #128	; 0x80
 80081e8:	68f8      	ldr	r0, [r7, #12]
 80081ea:	f000 fffe 	bl	80091ea <UART_WaitOnFlagUntilTimeout>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d001      	beq.n	80081f8 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80081f4:	2303      	movs	r3, #3
 80081f6:	e038      	b.n	800826a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80081f8:	69fb      	ldr	r3, [r7, #28]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d10b      	bne.n	8008216 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80081fe:	69bb      	ldr	r3, [r7, #24]
 8008200:	881b      	ldrh	r3, [r3, #0]
 8008202:	461a      	mov	r2, r3
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800820c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800820e:	69bb      	ldr	r3, [r7, #24]
 8008210:	3302      	adds	r3, #2
 8008212:	61bb      	str	r3, [r7, #24]
 8008214:	e007      	b.n	8008226 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008216:	69fb      	ldr	r3, [r7, #28]
 8008218:	781a      	ldrb	r2, [r3, #0]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	3301      	adds	r3, #1
 8008224:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800822c:	b29b      	uxth	r3, r3
 800822e:	3b01      	subs	r3, #1
 8008230:	b29a      	uxth	r2, r3
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800823e:	b29b      	uxth	r3, r3
 8008240:	2b00      	cmp	r3, #0
 8008242:	d1cc      	bne.n	80081de <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	9300      	str	r3, [sp, #0]
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	2200      	movs	r2, #0
 800824c:	2140      	movs	r1, #64	; 0x40
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f000 ffcb 	bl	80091ea <UART_WaitOnFlagUntilTimeout>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d001      	beq.n	800825e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800825a:	2303      	movs	r3, #3
 800825c:	e005      	b.n	800826a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2220      	movs	r2, #32
 8008262:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008264:	2300      	movs	r3, #0
 8008266:	e000      	b.n	800826a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8008268:	2302      	movs	r3, #2
  }
}
 800826a:	4618      	mov	r0, r3
 800826c:	3720      	adds	r7, #32
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}

08008272 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008272:	b580      	push	{r7, lr}
 8008274:	b08a      	sub	sp, #40	; 0x28
 8008276:	af00      	add	r7, sp, #0
 8008278:	60f8      	str	r0, [r7, #12]
 800827a:	60b9      	str	r1, [r7, #8]
 800827c:	4613      	mov	r3, r2
 800827e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008286:	2b20      	cmp	r3, #32
 8008288:	d132      	bne.n	80082f0 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d002      	beq.n	8008296 <HAL_UART_Receive_IT+0x24>
 8008290:	88fb      	ldrh	r3, [r7, #6]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d101      	bne.n	800829a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	e02b      	b.n	80082f2 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2200      	movs	r2, #0
 800829e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d018      	beq.n	80082e0 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	e853 3f00 	ldrex	r3, [r3]
 80082ba:	613b      	str	r3, [r7, #16]
   return(result);
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80082c2:	627b      	str	r3, [r7, #36]	; 0x24
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	461a      	mov	r2, r3
 80082ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082cc:	623b      	str	r3, [r7, #32]
 80082ce:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082d0:	69f9      	ldr	r1, [r7, #28]
 80082d2:	6a3a      	ldr	r2, [r7, #32]
 80082d4:	e841 2300 	strex	r3, r2, [r1]
 80082d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d1e6      	bne.n	80082ae <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80082e0:	88fb      	ldrh	r3, [r7, #6]
 80082e2:	461a      	mov	r2, r3
 80082e4:	68b9      	ldr	r1, [r7, #8]
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f001 f846 	bl	8009378 <UART_Start_Receive_IT>
 80082ec:	4603      	mov	r3, r0
 80082ee:	e000      	b.n	80082f2 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80082f0:	2302      	movs	r3, #2
  }
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3728      	adds	r7, #40	; 0x28
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
	...

080082fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b0ba      	sub	sp, #232	; 0xe8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	69db      	ldr	r3, [r3, #28]
 800830a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008322:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008326:	f640 030f 	movw	r3, #2063	; 0x80f
 800832a:	4013      	ands	r3, r2
 800832c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008330:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008334:	2b00      	cmp	r3, #0
 8008336:	d115      	bne.n	8008364 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800833c:	f003 0320 	and.w	r3, r3, #32
 8008340:	2b00      	cmp	r3, #0
 8008342:	d00f      	beq.n	8008364 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008348:	f003 0320 	and.w	r3, r3, #32
 800834c:	2b00      	cmp	r3, #0
 800834e:	d009      	beq.n	8008364 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008354:	2b00      	cmp	r3, #0
 8008356:	f000 8297 	beq.w	8008888 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	4798      	blx	r3
      }
      return;
 8008362:	e291      	b.n	8008888 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008364:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 8117 	beq.w	800859c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800836e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008372:	f003 0301 	and.w	r3, r3, #1
 8008376:	2b00      	cmp	r3, #0
 8008378:	d106      	bne.n	8008388 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800837a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800837e:	4b85      	ldr	r3, [pc, #532]	; (8008594 <HAL_UART_IRQHandler+0x298>)
 8008380:	4013      	ands	r3, r2
 8008382:	2b00      	cmp	r3, #0
 8008384:	f000 810a 	beq.w	800859c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800838c:	f003 0301 	and.w	r3, r3, #1
 8008390:	2b00      	cmp	r3, #0
 8008392:	d011      	beq.n	80083b8 <HAL_UART_IRQHandler+0xbc>
 8008394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800839c:	2b00      	cmp	r3, #0
 800839e:	d00b      	beq.n	80083b8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2201      	movs	r2, #1
 80083a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083ae:	f043 0201 	orr.w	r2, r3, #1
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083bc:	f003 0302 	and.w	r3, r3, #2
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d011      	beq.n	80083e8 <HAL_UART_IRQHandler+0xec>
 80083c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083c8:	f003 0301 	and.w	r3, r3, #1
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d00b      	beq.n	80083e8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	2202      	movs	r2, #2
 80083d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083de:	f043 0204 	orr.w	r2, r3, #4
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ec:	f003 0304 	and.w	r3, r3, #4
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d011      	beq.n	8008418 <HAL_UART_IRQHandler+0x11c>
 80083f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083f8:	f003 0301 	and.w	r3, r3, #1
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00b      	beq.n	8008418 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2204      	movs	r2, #4
 8008406:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800840e:	f043 0202 	orr.w	r2, r3, #2
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800841c:	f003 0308 	and.w	r3, r3, #8
 8008420:	2b00      	cmp	r3, #0
 8008422:	d017      	beq.n	8008454 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008428:	f003 0320 	and.w	r3, r3, #32
 800842c:	2b00      	cmp	r3, #0
 800842e:	d105      	bne.n	800843c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008430:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008434:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00b      	beq.n	8008454 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2208      	movs	r2, #8
 8008442:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800844a:	f043 0208 	orr.w	r2, r3, #8
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008458:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800845c:	2b00      	cmp	r3, #0
 800845e:	d012      	beq.n	8008486 <HAL_UART_IRQHandler+0x18a>
 8008460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008464:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008468:	2b00      	cmp	r3, #0
 800846a:	d00c      	beq.n	8008486 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008474:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800847c:	f043 0220 	orr.w	r2, r3, #32
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800848c:	2b00      	cmp	r3, #0
 800848e:	f000 81fd 	beq.w	800888c <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008496:	f003 0320 	and.w	r3, r3, #32
 800849a:	2b00      	cmp	r3, #0
 800849c:	d00d      	beq.n	80084ba <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800849e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084a2:	f003 0320 	and.w	r3, r3, #32
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d007      	beq.n	80084ba <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d003      	beq.n	80084ba <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80084c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ce:	2b40      	cmp	r3, #64	; 0x40
 80084d0:	d005      	beq.n	80084de <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80084d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80084d6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d04f      	beq.n	800857e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f001 f810 	bl	8009504 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ee:	2b40      	cmp	r3, #64	; 0x40
 80084f0:	d141      	bne.n	8008576 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	3308      	adds	r3, #8
 80084f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008500:	e853 3f00 	ldrex	r3, [r3]
 8008504:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008508:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800850c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008510:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	3308      	adds	r3, #8
 800851a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800851e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008522:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008526:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800852a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008536:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800853a:	2b00      	cmp	r3, #0
 800853c:	d1d9      	bne.n	80084f2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008542:	2b00      	cmp	r3, #0
 8008544:	d013      	beq.n	800856e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800854a:	4a13      	ldr	r2, [pc, #76]	; (8008598 <HAL_UART_IRQHandler+0x29c>)
 800854c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008552:	4618      	mov	r0, r3
 8008554:	f7fa fb36 	bl	8002bc4 <HAL_DMA_Abort_IT>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d017      	beq.n	800858e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008564:	687a      	ldr	r2, [r7, #4]
 8008566:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008568:	4610      	mov	r0, r2
 800856a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800856c:	e00f      	b.n	800858e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f000 f9a0 	bl	80088b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008574:	e00b      	b.n	800858e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f99c 	bl	80088b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800857c:	e007      	b.n	800858e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f998 	bl	80088b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800858c:	e17e      	b.n	800888c <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800858e:	bf00      	nop
    return;
 8008590:	e17c      	b.n	800888c <HAL_UART_IRQHandler+0x590>
 8008592:	bf00      	nop
 8008594:	04000120 	.word	0x04000120
 8008598:	080095cd 	.word	0x080095cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	f040 814c 	bne.w	800883e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80085a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085aa:	f003 0310 	and.w	r3, r3, #16
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	f000 8145 	beq.w	800883e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80085b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085b8:	f003 0310 	and.w	r3, r3, #16
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f000 813e 	beq.w	800883e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	2210      	movs	r2, #16
 80085c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	689b      	ldr	r3, [r3, #8]
 80085d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085d4:	2b40      	cmp	r3, #64	; 0x40
 80085d6:	f040 80b6 	bne.w	8008746 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80085e6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f000 8150 	beq.w	8008890 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80085f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80085fa:	429a      	cmp	r2, r3
 80085fc:	f080 8148 	bcs.w	8008890 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008606:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800860e:	69db      	ldr	r3, [r3, #28]
 8008610:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008614:	f000 8086 	beq.w	8008724 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008620:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008624:	e853 3f00 	ldrex	r3, [r3]
 8008628:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800862c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008630:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008634:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	461a      	mov	r2, r3
 800863e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008642:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008646:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800864e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008652:	e841 2300 	strex	r3, r2, [r1]
 8008656:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800865a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800865e:	2b00      	cmp	r3, #0
 8008660:	d1da      	bne.n	8008618 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	3308      	adds	r3, #8
 8008668:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800866c:	e853 3f00 	ldrex	r3, [r3]
 8008670:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008672:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008674:	f023 0301 	bic.w	r3, r3, #1
 8008678:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	3308      	adds	r3, #8
 8008682:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008686:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800868a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800868c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800868e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008692:	e841 2300 	strex	r3, r2, [r1]
 8008696:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008698:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800869a:	2b00      	cmp	r3, #0
 800869c:	d1e1      	bne.n	8008662 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	3308      	adds	r3, #8
 80086a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80086a8:	e853 3f00 	ldrex	r3, [r3]
 80086ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80086ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80086b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	3308      	adds	r3, #8
 80086be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80086c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80086c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80086c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80086ca:	e841 2300 	strex	r3, r2, [r1]
 80086ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80086d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d1e3      	bne.n	800869e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2220      	movs	r2, #32
 80086da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2200      	movs	r2, #0
 80086e2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086ec:	e853 3f00 	ldrex	r3, [r3]
 80086f0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80086f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086f4:	f023 0310 	bic.w	r3, r3, #16
 80086f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	461a      	mov	r2, r3
 8008702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008706:	65bb      	str	r3, [r7, #88]	; 0x58
 8008708:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800870a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800870c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800870e:	e841 2300 	strex	r3, r2, [r1]
 8008712:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008714:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008716:	2b00      	cmp	r3, #0
 8008718:	d1e4      	bne.n	80086e4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800871e:	4618      	mov	r0, r3
 8008720:	f7fa f9e0 	bl	8002ae4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2202      	movs	r2, #2
 8008728:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008736:	b29b      	uxth	r3, r3
 8008738:	1ad3      	subs	r3, r2, r3
 800873a:	b29b      	uxth	r3, r3
 800873c:	4619      	mov	r1, r3
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 f8c2 	bl	80088c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008744:	e0a4      	b.n	8008890 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008752:	b29b      	uxth	r3, r3
 8008754:	1ad3      	subs	r3, r2, r3
 8008756:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008760:	b29b      	uxth	r3, r3
 8008762:	2b00      	cmp	r3, #0
 8008764:	f000 8096 	beq.w	8008894 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8008768:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800876c:	2b00      	cmp	r3, #0
 800876e:	f000 8091 	beq.w	8008894 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800877a:	e853 3f00 	ldrex	r3, [r3]
 800877e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008782:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008786:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	461a      	mov	r2, r3
 8008790:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008794:	647b      	str	r3, [r7, #68]	; 0x44
 8008796:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008798:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800879a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800879c:	e841 2300 	strex	r3, r2, [r1]
 80087a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80087a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d1e4      	bne.n	8008772 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	3308      	adds	r3, #8
 80087ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b2:	e853 3f00 	ldrex	r3, [r3]
 80087b6:	623b      	str	r3, [r7, #32]
   return(result);
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	f023 0301 	bic.w	r3, r3, #1
 80087be:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	3308      	adds	r3, #8
 80087c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80087cc:	633a      	str	r2, [r7, #48]	; 0x30
 80087ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087d4:	e841 2300 	strex	r3, r2, [r1]
 80087d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80087da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d1e3      	bne.n	80087a8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2220      	movs	r2, #32
 80087e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2200      	movs	r2, #0
 80087ec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	e853 3f00 	ldrex	r3, [r3]
 8008800:	60fb      	str	r3, [r7, #12]
   return(result);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f023 0310 	bic.w	r3, r3, #16
 8008808:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	461a      	mov	r2, r3
 8008812:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008816:	61fb      	str	r3, [r7, #28]
 8008818:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881a:	69b9      	ldr	r1, [r7, #24]
 800881c:	69fa      	ldr	r2, [r7, #28]
 800881e:	e841 2300 	strex	r3, r2, [r1]
 8008822:	617b      	str	r3, [r7, #20]
   return(result);
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d1e4      	bne.n	80087f4 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2202      	movs	r2, #2
 800882e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008830:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008834:	4619      	mov	r1, r3
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 f846 	bl	80088c8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800883c:	e02a      	b.n	8008894 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800883e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008846:	2b00      	cmp	r3, #0
 8008848:	d00e      	beq.n	8008868 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800884a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800884e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008852:	2b00      	cmp	r3, #0
 8008854:	d008      	beq.n	8008868 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800885a:	2b00      	cmp	r3, #0
 800885c:	d01c      	beq.n	8008898 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	4798      	blx	r3
    }
    return;
 8008866:	e017      	b.n	8008898 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800886c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008870:	2b00      	cmp	r3, #0
 8008872:	d012      	beq.n	800889a <HAL_UART_IRQHandler+0x59e>
 8008874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00c      	beq.n	800889a <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 feb9 	bl	80095f8 <UART_EndTransmit_IT>
    return;
 8008886:	e008      	b.n	800889a <HAL_UART_IRQHandler+0x59e>
      return;
 8008888:	bf00      	nop
 800888a:	e006      	b.n	800889a <HAL_UART_IRQHandler+0x59e>
    return;
 800888c:	bf00      	nop
 800888e:	e004      	b.n	800889a <HAL_UART_IRQHandler+0x59e>
      return;
 8008890:	bf00      	nop
 8008892:	e002      	b.n	800889a <HAL_UART_IRQHandler+0x59e>
      return;
 8008894:	bf00      	nop
 8008896:	e000      	b.n	800889a <HAL_UART_IRQHandler+0x59e>
    return;
 8008898:	bf00      	nop
  }

}
 800889a:	37e8      	adds	r7, #232	; 0xe8
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80088a8:	bf00      	nop
 80088aa:	370c      	adds	r7, #12
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b083      	sub	sp, #12
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80088bc:	bf00      	nop
 80088be:	370c      	adds	r7, #12
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b083      	sub	sp, #12
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	460b      	mov	r3, r1
 80088d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088d4:	bf00      	nop
 80088d6:	370c      	adds	r7, #12
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b088      	sub	sp, #32
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80088e8:	2300      	movs	r3, #0
 80088ea:	77bb      	strb	r3, [r7, #30]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	4aa0      	ldr	r2, [pc, #640]	; (8008b74 <UART_SetConfig+0x294>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d904      	bls.n	8008900 <UART_SetConfig+0x20>
 80088f6:	f640 315d 	movw	r1, #2909	; 0xb5d
 80088fa:	489f      	ldr	r0, [pc, #636]	; (8008b78 <UART_SetConfig+0x298>)
 80088fc:	f7f9 faa7 	bl	8001e4e <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008908:	d00d      	beq.n	8008926 <UART_SetConfig+0x46>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	689b      	ldr	r3, [r3, #8]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d009      	beq.n	8008926 <UART_SetConfig+0x46>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	689b      	ldr	r3, [r3, #8]
 8008916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800891a:	d004      	beq.n	8008926 <UART_SetConfig+0x46>
 800891c:	f640 315e 	movw	r1, #2910	; 0xb5e
 8008920:	4895      	ldr	r0, [pc, #596]	; (8008b78 <UART_SetConfig+0x298>)
 8008922:	f7f9 fa94 	bl	8001e4e <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800892e:	d012      	beq.n	8008956 <UART_SetConfig+0x76>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	68db      	ldr	r3, [r3, #12]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d00e      	beq.n	8008956 <UART_SetConfig+0x76>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008940:	d009      	beq.n	8008956 <UART_SetConfig+0x76>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	68db      	ldr	r3, [r3, #12]
 8008946:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800894a:	d004      	beq.n	8008956 <UART_SetConfig+0x76>
 800894c:	f640 315f 	movw	r1, #2911	; 0xb5f
 8008950:	4889      	ldr	r0, [pc, #548]	; (8008b78 <UART_SetConfig+0x298>)
 8008952:	f7f9 fa7c 	bl	8001e4e <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6a1b      	ldr	r3, [r3, #32]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d009      	beq.n	8008972 <UART_SetConfig+0x92>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6a1b      	ldr	r3, [r3, #32]
 8008962:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008966:	d004      	beq.n	8008972 <UART_SetConfig+0x92>
 8008968:	f44f 6136 	mov.w	r1, #2912	; 0xb60
 800896c:	4882      	ldr	r0, [pc, #520]	; (8008b78 <UART_SetConfig+0x298>)
 800896e:	f7f9 fa6e 	bl	8001e4e <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	691b      	ldr	r3, [r3, #16]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d00e      	beq.n	8008998 <UART_SetConfig+0xb8>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	691b      	ldr	r3, [r3, #16]
 800897e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008982:	d009      	beq.n	8008998 <UART_SetConfig+0xb8>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	691b      	ldr	r3, [r3, #16]
 8008988:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800898c:	d004      	beq.n	8008998 <UART_SetConfig+0xb8>
 800898e:	f640 3162 	movw	r1, #2914	; 0xb62
 8008992:	4879      	ldr	r0, [pc, #484]	; (8008b78 <UART_SetConfig+0x298>)
 8008994:	f7f9 fa5b 	bl	8001e4e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	695b      	ldr	r3, [r3, #20]
 800899c:	f023 030c 	bic.w	r3, r3, #12
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d103      	bne.n	80089ac <UART_SetConfig+0xcc>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	695b      	ldr	r3, [r3, #20]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d104      	bne.n	80089b6 <UART_SetConfig+0xd6>
 80089ac:	f640 3163 	movw	r1, #2915	; 0xb63
 80089b0:	4871      	ldr	r0, [pc, #452]	; (8008b78 <UART_SetConfig+0x298>)
 80089b2:	f7f9 fa4c 	bl	8001e4e <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	699b      	ldr	r3, [r3, #24]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d013      	beq.n	80089e6 <UART_SetConfig+0x106>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	699b      	ldr	r3, [r3, #24]
 80089c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089c6:	d00e      	beq.n	80089e6 <UART_SetConfig+0x106>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	699b      	ldr	r3, [r3, #24]
 80089cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089d0:	d009      	beq.n	80089e6 <UART_SetConfig+0x106>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	699b      	ldr	r3, [r3, #24]
 80089d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80089da:	d004      	beq.n	80089e6 <UART_SetConfig+0x106>
 80089dc:	f640 3164 	movw	r1, #2916	; 0xb64
 80089e0:	4865      	ldr	r0, [pc, #404]	; (8008b78 <UART_SetConfig+0x298>)
 80089e2:	f7f9 fa34 	bl	8001e4e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	69db      	ldr	r3, [r3, #28]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d009      	beq.n	8008a02 <UART_SetConfig+0x122>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	69db      	ldr	r3, [r3, #28]
 80089f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089f6:	d004      	beq.n	8008a02 <UART_SetConfig+0x122>
 80089f8:	f640 3165 	movw	r1, #2917	; 0xb65
 80089fc:	485e      	ldr	r0, [pc, #376]	; (8008b78 <UART_SetConfig+0x298>)
 80089fe:	f7f9 fa26 	bl	8001e4e <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	689a      	ldr	r2, [r3, #8]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	691b      	ldr	r3, [r3, #16]
 8008a0a:	431a      	orrs	r2, r3
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	695b      	ldr	r3, [r3, #20]
 8008a10:	431a      	orrs	r2, r3
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	69db      	ldr	r3, [r3, #28]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	681a      	ldr	r2, [r3, #0]
 8008a20:	4b56      	ldr	r3, [pc, #344]	; (8008b7c <UART_SetConfig+0x29c>)
 8008a22:	4013      	ands	r3, r2
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	6812      	ldr	r2, [r2, #0]
 8008a28:	6979      	ldr	r1, [r7, #20]
 8008a2a:	430b      	orrs	r3, r1
 8008a2c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	68da      	ldr	r2, [r3, #12]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	430a      	orrs	r2, r1
 8008a42:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6a1b      	ldr	r3, [r3, #32]
 8008a4e:	697a      	ldr	r2, [r7, #20]
 8008a50:	4313      	orrs	r3, r2
 8008a52:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	697a      	ldr	r2, [r7, #20]
 8008a64:	430a      	orrs	r2, r1
 8008a66:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a44      	ldr	r2, [pc, #272]	; (8008b80 <UART_SetConfig+0x2a0>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d121      	bne.n	8008ab6 <UART_SetConfig+0x1d6>
 8008a72:	4b44      	ldr	r3, [pc, #272]	; (8008b84 <UART_SetConfig+0x2a4>)
 8008a74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a78:	f003 0303 	and.w	r3, r3, #3
 8008a7c:	2b03      	cmp	r3, #3
 8008a7e:	d817      	bhi.n	8008ab0 <UART_SetConfig+0x1d0>
 8008a80:	a201      	add	r2, pc, #4	; (adr r2, 8008a88 <UART_SetConfig+0x1a8>)
 8008a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a86:	bf00      	nop
 8008a88:	08008a99 	.word	0x08008a99
 8008a8c:	08008aa5 	.word	0x08008aa5
 8008a90:	08008a9f 	.word	0x08008a9f
 8008a94:	08008aab 	.word	0x08008aab
 8008a98:	2301      	movs	r3, #1
 8008a9a:	77fb      	strb	r3, [r7, #31]
 8008a9c:	e14c      	b.n	8008d38 <UART_SetConfig+0x458>
 8008a9e:	2302      	movs	r3, #2
 8008aa0:	77fb      	strb	r3, [r7, #31]
 8008aa2:	e149      	b.n	8008d38 <UART_SetConfig+0x458>
 8008aa4:	2304      	movs	r3, #4
 8008aa6:	77fb      	strb	r3, [r7, #31]
 8008aa8:	e146      	b.n	8008d38 <UART_SetConfig+0x458>
 8008aaa:	2308      	movs	r3, #8
 8008aac:	77fb      	strb	r3, [r7, #31]
 8008aae:	e143      	b.n	8008d38 <UART_SetConfig+0x458>
 8008ab0:	2310      	movs	r3, #16
 8008ab2:	77fb      	strb	r3, [r7, #31]
 8008ab4:	e140      	b.n	8008d38 <UART_SetConfig+0x458>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4a33      	ldr	r2, [pc, #204]	; (8008b88 <UART_SetConfig+0x2a8>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d132      	bne.n	8008b26 <UART_SetConfig+0x246>
 8008ac0:	4b30      	ldr	r3, [pc, #192]	; (8008b84 <UART_SetConfig+0x2a4>)
 8008ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ac6:	f003 030c 	and.w	r3, r3, #12
 8008aca:	2b0c      	cmp	r3, #12
 8008acc:	d828      	bhi.n	8008b20 <UART_SetConfig+0x240>
 8008ace:	a201      	add	r2, pc, #4	; (adr r2, 8008ad4 <UART_SetConfig+0x1f4>)
 8008ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad4:	08008b09 	.word	0x08008b09
 8008ad8:	08008b21 	.word	0x08008b21
 8008adc:	08008b21 	.word	0x08008b21
 8008ae0:	08008b21 	.word	0x08008b21
 8008ae4:	08008b15 	.word	0x08008b15
 8008ae8:	08008b21 	.word	0x08008b21
 8008aec:	08008b21 	.word	0x08008b21
 8008af0:	08008b21 	.word	0x08008b21
 8008af4:	08008b0f 	.word	0x08008b0f
 8008af8:	08008b21 	.word	0x08008b21
 8008afc:	08008b21 	.word	0x08008b21
 8008b00:	08008b21 	.word	0x08008b21
 8008b04:	08008b1b 	.word	0x08008b1b
 8008b08:	2300      	movs	r3, #0
 8008b0a:	77fb      	strb	r3, [r7, #31]
 8008b0c:	e114      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b0e:	2302      	movs	r3, #2
 8008b10:	77fb      	strb	r3, [r7, #31]
 8008b12:	e111      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b14:	2304      	movs	r3, #4
 8008b16:	77fb      	strb	r3, [r7, #31]
 8008b18:	e10e      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b1a:	2308      	movs	r3, #8
 8008b1c:	77fb      	strb	r3, [r7, #31]
 8008b1e:	e10b      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b20:	2310      	movs	r3, #16
 8008b22:	77fb      	strb	r3, [r7, #31]
 8008b24:	e108      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	4a18      	ldr	r2, [pc, #96]	; (8008b8c <UART_SetConfig+0x2ac>)
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	d12f      	bne.n	8008b90 <UART_SetConfig+0x2b0>
 8008b30:	4b14      	ldr	r3, [pc, #80]	; (8008b84 <UART_SetConfig+0x2a4>)
 8008b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b36:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008b3a:	2b30      	cmp	r3, #48	; 0x30
 8008b3c:	d013      	beq.n	8008b66 <UART_SetConfig+0x286>
 8008b3e:	2b30      	cmp	r3, #48	; 0x30
 8008b40:	d814      	bhi.n	8008b6c <UART_SetConfig+0x28c>
 8008b42:	2b20      	cmp	r3, #32
 8008b44:	d009      	beq.n	8008b5a <UART_SetConfig+0x27a>
 8008b46:	2b20      	cmp	r3, #32
 8008b48:	d810      	bhi.n	8008b6c <UART_SetConfig+0x28c>
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d002      	beq.n	8008b54 <UART_SetConfig+0x274>
 8008b4e:	2b10      	cmp	r3, #16
 8008b50:	d006      	beq.n	8008b60 <UART_SetConfig+0x280>
 8008b52:	e00b      	b.n	8008b6c <UART_SetConfig+0x28c>
 8008b54:	2300      	movs	r3, #0
 8008b56:	77fb      	strb	r3, [r7, #31]
 8008b58:	e0ee      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b5a:	2302      	movs	r3, #2
 8008b5c:	77fb      	strb	r3, [r7, #31]
 8008b5e:	e0eb      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b60:	2304      	movs	r3, #4
 8008b62:	77fb      	strb	r3, [r7, #31]
 8008b64:	e0e8      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b66:	2308      	movs	r3, #8
 8008b68:	77fb      	strb	r3, [r7, #31]
 8008b6a:	e0e5      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b6c:	2310      	movs	r3, #16
 8008b6e:	77fb      	strb	r3, [r7, #31]
 8008b70:	e0e2      	b.n	8008d38 <UART_SetConfig+0x458>
 8008b72:	bf00      	nop
 8008b74:	019bfcc0 	.word	0x019bfcc0
 8008b78:	08013e0c 	.word	0x08013e0c
 8008b7c:	efff69f3 	.word	0xefff69f3
 8008b80:	40011000 	.word	0x40011000
 8008b84:	40023800 	.word	0x40023800
 8008b88:	40004400 	.word	0x40004400
 8008b8c:	40004800 	.word	0x40004800
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4aa5      	ldr	r2, [pc, #660]	; (8008e2c <UART_SetConfig+0x54c>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d120      	bne.n	8008bdc <UART_SetConfig+0x2fc>
 8008b9a:	4ba5      	ldr	r3, [pc, #660]	; (8008e30 <UART_SetConfig+0x550>)
 8008b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ba0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008ba4:	2bc0      	cmp	r3, #192	; 0xc0
 8008ba6:	d013      	beq.n	8008bd0 <UART_SetConfig+0x2f0>
 8008ba8:	2bc0      	cmp	r3, #192	; 0xc0
 8008baa:	d814      	bhi.n	8008bd6 <UART_SetConfig+0x2f6>
 8008bac:	2b80      	cmp	r3, #128	; 0x80
 8008bae:	d009      	beq.n	8008bc4 <UART_SetConfig+0x2e4>
 8008bb0:	2b80      	cmp	r3, #128	; 0x80
 8008bb2:	d810      	bhi.n	8008bd6 <UART_SetConfig+0x2f6>
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d002      	beq.n	8008bbe <UART_SetConfig+0x2de>
 8008bb8:	2b40      	cmp	r3, #64	; 0x40
 8008bba:	d006      	beq.n	8008bca <UART_SetConfig+0x2ea>
 8008bbc:	e00b      	b.n	8008bd6 <UART_SetConfig+0x2f6>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	77fb      	strb	r3, [r7, #31]
 8008bc2:	e0b9      	b.n	8008d38 <UART_SetConfig+0x458>
 8008bc4:	2302      	movs	r3, #2
 8008bc6:	77fb      	strb	r3, [r7, #31]
 8008bc8:	e0b6      	b.n	8008d38 <UART_SetConfig+0x458>
 8008bca:	2304      	movs	r3, #4
 8008bcc:	77fb      	strb	r3, [r7, #31]
 8008bce:	e0b3      	b.n	8008d38 <UART_SetConfig+0x458>
 8008bd0:	2308      	movs	r3, #8
 8008bd2:	77fb      	strb	r3, [r7, #31]
 8008bd4:	e0b0      	b.n	8008d38 <UART_SetConfig+0x458>
 8008bd6:	2310      	movs	r3, #16
 8008bd8:	77fb      	strb	r3, [r7, #31]
 8008bda:	e0ad      	b.n	8008d38 <UART_SetConfig+0x458>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a94      	ldr	r2, [pc, #592]	; (8008e34 <UART_SetConfig+0x554>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d125      	bne.n	8008c32 <UART_SetConfig+0x352>
 8008be6:	4b92      	ldr	r3, [pc, #584]	; (8008e30 <UART_SetConfig+0x550>)
 8008be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bf0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008bf4:	d017      	beq.n	8008c26 <UART_SetConfig+0x346>
 8008bf6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008bfa:	d817      	bhi.n	8008c2c <UART_SetConfig+0x34c>
 8008bfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c00:	d00b      	beq.n	8008c1a <UART_SetConfig+0x33a>
 8008c02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c06:	d811      	bhi.n	8008c2c <UART_SetConfig+0x34c>
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d003      	beq.n	8008c14 <UART_SetConfig+0x334>
 8008c0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c10:	d006      	beq.n	8008c20 <UART_SetConfig+0x340>
 8008c12:	e00b      	b.n	8008c2c <UART_SetConfig+0x34c>
 8008c14:	2300      	movs	r3, #0
 8008c16:	77fb      	strb	r3, [r7, #31]
 8008c18:	e08e      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c1a:	2302      	movs	r3, #2
 8008c1c:	77fb      	strb	r3, [r7, #31]
 8008c1e:	e08b      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c20:	2304      	movs	r3, #4
 8008c22:	77fb      	strb	r3, [r7, #31]
 8008c24:	e088      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c26:	2308      	movs	r3, #8
 8008c28:	77fb      	strb	r3, [r7, #31]
 8008c2a:	e085      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c2c:	2310      	movs	r3, #16
 8008c2e:	77fb      	strb	r3, [r7, #31]
 8008c30:	e082      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a80      	ldr	r2, [pc, #512]	; (8008e38 <UART_SetConfig+0x558>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d125      	bne.n	8008c88 <UART_SetConfig+0x3a8>
 8008c3c:	4b7c      	ldr	r3, [pc, #496]	; (8008e30 <UART_SetConfig+0x550>)
 8008c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c42:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008c46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008c4a:	d017      	beq.n	8008c7c <UART_SetConfig+0x39c>
 8008c4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008c50:	d817      	bhi.n	8008c82 <UART_SetConfig+0x3a2>
 8008c52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c56:	d00b      	beq.n	8008c70 <UART_SetConfig+0x390>
 8008c58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c5c:	d811      	bhi.n	8008c82 <UART_SetConfig+0x3a2>
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d003      	beq.n	8008c6a <UART_SetConfig+0x38a>
 8008c62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c66:	d006      	beq.n	8008c76 <UART_SetConfig+0x396>
 8008c68:	e00b      	b.n	8008c82 <UART_SetConfig+0x3a2>
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	77fb      	strb	r3, [r7, #31]
 8008c6e:	e063      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c70:	2302      	movs	r3, #2
 8008c72:	77fb      	strb	r3, [r7, #31]
 8008c74:	e060      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c76:	2304      	movs	r3, #4
 8008c78:	77fb      	strb	r3, [r7, #31]
 8008c7a:	e05d      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c7c:	2308      	movs	r3, #8
 8008c7e:	77fb      	strb	r3, [r7, #31]
 8008c80:	e05a      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c82:	2310      	movs	r3, #16
 8008c84:	77fb      	strb	r3, [r7, #31]
 8008c86:	e057      	b.n	8008d38 <UART_SetConfig+0x458>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a6b      	ldr	r2, [pc, #428]	; (8008e3c <UART_SetConfig+0x55c>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d125      	bne.n	8008cde <UART_SetConfig+0x3fe>
 8008c92:	4b67      	ldr	r3, [pc, #412]	; (8008e30 <UART_SetConfig+0x550>)
 8008c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c98:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008c9c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008ca0:	d017      	beq.n	8008cd2 <UART_SetConfig+0x3f2>
 8008ca2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008ca6:	d817      	bhi.n	8008cd8 <UART_SetConfig+0x3f8>
 8008ca8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008cac:	d00b      	beq.n	8008cc6 <UART_SetConfig+0x3e6>
 8008cae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008cb2:	d811      	bhi.n	8008cd8 <UART_SetConfig+0x3f8>
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d003      	beq.n	8008cc0 <UART_SetConfig+0x3e0>
 8008cb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cbc:	d006      	beq.n	8008ccc <UART_SetConfig+0x3ec>
 8008cbe:	e00b      	b.n	8008cd8 <UART_SetConfig+0x3f8>
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	77fb      	strb	r3, [r7, #31]
 8008cc4:	e038      	b.n	8008d38 <UART_SetConfig+0x458>
 8008cc6:	2302      	movs	r3, #2
 8008cc8:	77fb      	strb	r3, [r7, #31]
 8008cca:	e035      	b.n	8008d38 <UART_SetConfig+0x458>
 8008ccc:	2304      	movs	r3, #4
 8008cce:	77fb      	strb	r3, [r7, #31]
 8008cd0:	e032      	b.n	8008d38 <UART_SetConfig+0x458>
 8008cd2:	2308      	movs	r3, #8
 8008cd4:	77fb      	strb	r3, [r7, #31]
 8008cd6:	e02f      	b.n	8008d38 <UART_SetConfig+0x458>
 8008cd8:	2310      	movs	r3, #16
 8008cda:	77fb      	strb	r3, [r7, #31]
 8008cdc:	e02c      	b.n	8008d38 <UART_SetConfig+0x458>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a57      	ldr	r2, [pc, #348]	; (8008e40 <UART_SetConfig+0x560>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d125      	bne.n	8008d34 <UART_SetConfig+0x454>
 8008ce8:	4b51      	ldr	r3, [pc, #324]	; (8008e30 <UART_SetConfig+0x550>)
 8008cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008cf2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008cf6:	d017      	beq.n	8008d28 <UART_SetConfig+0x448>
 8008cf8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008cfc:	d817      	bhi.n	8008d2e <UART_SetConfig+0x44e>
 8008cfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d02:	d00b      	beq.n	8008d1c <UART_SetConfig+0x43c>
 8008d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d08:	d811      	bhi.n	8008d2e <UART_SetConfig+0x44e>
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d003      	beq.n	8008d16 <UART_SetConfig+0x436>
 8008d0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008d12:	d006      	beq.n	8008d22 <UART_SetConfig+0x442>
 8008d14:	e00b      	b.n	8008d2e <UART_SetConfig+0x44e>
 8008d16:	2300      	movs	r3, #0
 8008d18:	77fb      	strb	r3, [r7, #31]
 8008d1a:	e00d      	b.n	8008d38 <UART_SetConfig+0x458>
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	77fb      	strb	r3, [r7, #31]
 8008d20:	e00a      	b.n	8008d38 <UART_SetConfig+0x458>
 8008d22:	2304      	movs	r3, #4
 8008d24:	77fb      	strb	r3, [r7, #31]
 8008d26:	e007      	b.n	8008d38 <UART_SetConfig+0x458>
 8008d28:	2308      	movs	r3, #8
 8008d2a:	77fb      	strb	r3, [r7, #31]
 8008d2c:	e004      	b.n	8008d38 <UART_SetConfig+0x458>
 8008d2e:	2310      	movs	r3, #16
 8008d30:	77fb      	strb	r3, [r7, #31]
 8008d32:	e001      	b.n	8008d38 <UART_SetConfig+0x458>
 8008d34:	2310      	movs	r3, #16
 8008d36:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	69db      	ldr	r3, [r3, #28]
 8008d3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d40:	d15c      	bne.n	8008dfc <UART_SetConfig+0x51c>
  {
    switch (clocksource)
 8008d42:	7ffb      	ldrb	r3, [r7, #31]
 8008d44:	2b08      	cmp	r3, #8
 8008d46:	d828      	bhi.n	8008d9a <UART_SetConfig+0x4ba>
 8008d48:	a201      	add	r2, pc, #4	; (adr r2, 8008d50 <UART_SetConfig+0x470>)
 8008d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4e:	bf00      	nop
 8008d50:	08008d75 	.word	0x08008d75
 8008d54:	08008d7d 	.word	0x08008d7d
 8008d58:	08008d85 	.word	0x08008d85
 8008d5c:	08008d9b 	.word	0x08008d9b
 8008d60:	08008d8b 	.word	0x08008d8b
 8008d64:	08008d9b 	.word	0x08008d9b
 8008d68:	08008d9b 	.word	0x08008d9b
 8008d6c:	08008d9b 	.word	0x08008d9b
 8008d70:	08008d93 	.word	0x08008d93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d74:	f7fb ffec 	bl	8004d50 <HAL_RCC_GetPCLK1Freq>
 8008d78:	61b8      	str	r0, [r7, #24]
        break;
 8008d7a:	e013      	b.n	8008da4 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d7c:	f7fb fffc 	bl	8004d78 <HAL_RCC_GetPCLK2Freq>
 8008d80:	61b8      	str	r0, [r7, #24]
        break;
 8008d82:	e00f      	b.n	8008da4 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d84:	4b2f      	ldr	r3, [pc, #188]	; (8008e44 <UART_SetConfig+0x564>)
 8008d86:	61bb      	str	r3, [r7, #24]
        break;
 8008d88:	e00c      	b.n	8008da4 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d8a:	f7fb ff0f 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 8008d8e:	61b8      	str	r0, [r7, #24]
        break;
 8008d90:	e008      	b.n	8008da4 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d96:	61bb      	str	r3, [r7, #24]
        break;
 8008d98:	e004      	b.n	8008da4 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	77bb      	strb	r3, [r7, #30]
        break;
 8008da2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008da4:	69bb      	ldr	r3, [r7, #24]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	f000 8082 	beq.w	8008eb0 <UART_SetConfig+0x5d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008dac:	69bb      	ldr	r3, [r7, #24]
 8008dae:	005a      	lsls	r2, r3, #1
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	085b      	lsrs	r3, r3, #1
 8008db6:	441a      	add	r2, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dc0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	2b0f      	cmp	r3, #15
 8008dc6:	d916      	bls.n	8008df6 <UART_SetConfig+0x516>
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008dce:	d212      	bcs.n	8008df6 <UART_SetConfig+0x516>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	b29b      	uxth	r3, r3
 8008dd4:	f023 030f 	bic.w	r3, r3, #15
 8008dd8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	085b      	lsrs	r3, r3, #1
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	f003 0307 	and.w	r3, r3, #7
 8008de4:	b29a      	uxth	r2, r3
 8008de6:	89fb      	ldrh	r3, [r7, #14]
 8008de8:	4313      	orrs	r3, r2
 8008dea:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	89fa      	ldrh	r2, [r7, #14]
 8008df2:	60da      	str	r2, [r3, #12]
 8008df4:	e05c      	b.n	8008eb0 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 8008df6:	2301      	movs	r3, #1
 8008df8:	77bb      	strb	r3, [r7, #30]
 8008dfa:	e059      	b.n	8008eb0 <UART_SetConfig+0x5d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008dfc:	7ffb      	ldrb	r3, [r7, #31]
 8008dfe:	2b08      	cmp	r3, #8
 8008e00:	d835      	bhi.n	8008e6e <UART_SetConfig+0x58e>
 8008e02:	a201      	add	r2, pc, #4	; (adr r2, 8008e08 <UART_SetConfig+0x528>)
 8008e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e08:	08008e49 	.word	0x08008e49
 8008e0c:	08008e51 	.word	0x08008e51
 8008e10:	08008e59 	.word	0x08008e59
 8008e14:	08008e6f 	.word	0x08008e6f
 8008e18:	08008e5f 	.word	0x08008e5f
 8008e1c:	08008e6f 	.word	0x08008e6f
 8008e20:	08008e6f 	.word	0x08008e6f
 8008e24:	08008e6f 	.word	0x08008e6f
 8008e28:	08008e67 	.word	0x08008e67
 8008e2c:	40004c00 	.word	0x40004c00
 8008e30:	40023800 	.word	0x40023800
 8008e34:	40005000 	.word	0x40005000
 8008e38:	40011400 	.word	0x40011400
 8008e3c:	40007800 	.word	0x40007800
 8008e40:	40007c00 	.word	0x40007c00
 8008e44:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e48:	f7fb ff82 	bl	8004d50 <HAL_RCC_GetPCLK1Freq>
 8008e4c:	61b8      	str	r0, [r7, #24]
        break;
 8008e4e:	e013      	b.n	8008e78 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e50:	f7fb ff92 	bl	8004d78 <HAL_RCC_GetPCLK2Freq>
 8008e54:	61b8      	str	r0, [r7, #24]
        break;
 8008e56:	e00f      	b.n	8008e78 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e58:	4b1b      	ldr	r3, [pc, #108]	; (8008ec8 <UART_SetConfig+0x5e8>)
 8008e5a:	61bb      	str	r3, [r7, #24]
        break;
 8008e5c:	e00c      	b.n	8008e78 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e5e:	f7fb fea5 	bl	8004bac <HAL_RCC_GetSysClockFreq>
 8008e62:	61b8      	str	r0, [r7, #24]
        break;
 8008e64:	e008      	b.n	8008e78 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e6a:	61bb      	str	r3, [r7, #24]
        break;
 8008e6c:	e004      	b.n	8008e78 <UART_SetConfig+0x598>
      default:
        pclk = 0U;
 8008e6e:	2300      	movs	r3, #0
 8008e70:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	77bb      	strb	r3, [r7, #30]
        break;
 8008e76:	bf00      	nop
    }

    if (pclk != 0U)
 8008e78:	69bb      	ldr	r3, [r7, #24]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d018      	beq.n	8008eb0 <UART_SetConfig+0x5d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	685b      	ldr	r3, [r3, #4]
 8008e82:	085a      	lsrs	r2, r3, #1
 8008e84:	69bb      	ldr	r3, [r7, #24]
 8008e86:	441a      	add	r2, r3
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e90:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	2b0f      	cmp	r3, #15
 8008e96:	d909      	bls.n	8008eac <UART_SetConfig+0x5cc>
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e9e:	d205      	bcs.n	8008eac <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008ea0:	693b      	ldr	r3, [r7, #16]
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	60da      	str	r2, [r3, #12]
 8008eaa:	e001      	b.n	8008eb0 <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 8008eac:	2301      	movs	r3, #1
 8008eae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008ebc:	7fbb      	ldrb	r3, [r7, #30]
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3720      	adds	r7, #32
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop
 8008ec8:	00f42400 	.word	0x00f42400

08008ecc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b082      	sub	sp, #8
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed8:	2bff      	cmp	r3, #255	; 0xff
 8008eda:	d904      	bls.n	8008ee6 <UART_AdvFeatureConfig+0x1a>
 8008edc:	f640 31e6 	movw	r1, #3046	; 0xbe6
 8008ee0:	488e      	ldr	r0, [pc, #568]	; (800911c <UART_AdvFeatureConfig+0x250>)
 8008ee2:	f7f8 ffb4 	bl	8001e4e <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eea:	f003 0301 	and.w	r3, r3, #1
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d018      	beq.n	8008f24 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d009      	beq.n	8008f0e <UART_AdvFeatureConfig+0x42>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008efe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008f02:	d004      	beq.n	8008f0e <UART_AdvFeatureConfig+0x42>
 8008f04:	f640 31eb 	movw	r1, #3051	; 0xbeb
 8008f08:	4884      	ldr	r0, [pc, #528]	; (800911c <UART_AdvFeatureConfig+0x250>)
 8008f0a:	f7f8 ffa0 	bl	8001e4e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	430a      	orrs	r2, r1
 8008f22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f28:	f003 0302 	and.w	r3, r3, #2
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d018      	beq.n	8008f62 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d009      	beq.n	8008f4c <UART_AdvFeatureConfig+0x80>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f40:	d004      	beq.n	8008f4c <UART_AdvFeatureConfig+0x80>
 8008f42:	f640 31f2 	movw	r1, #3058	; 0xbf2
 8008f46:	4875      	ldr	r0, [pc, #468]	; (800911c <UART_AdvFeatureConfig+0x250>)
 8008f48:	f7f8 ff81 	bl	8001e4e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	430a      	orrs	r2, r1
 8008f60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f66:	f003 0304 	and.w	r3, r3, #4
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d018      	beq.n	8008fa0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d009      	beq.n	8008f8a <UART_AdvFeatureConfig+0xbe>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f7a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008f7e:	d004      	beq.n	8008f8a <UART_AdvFeatureConfig+0xbe>
 8008f80:	f640 31f9 	movw	r1, #3065	; 0xbf9
 8008f84:	4865      	ldr	r0, [pc, #404]	; (800911c <UART_AdvFeatureConfig+0x250>)
 8008f86:	f7f8 ff62 	bl	8001e4e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	430a      	orrs	r2, r1
 8008f9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fa4:	f003 0308 	and.w	r3, r3, #8
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d018      	beq.n	8008fde <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d009      	beq.n	8008fc8 <UART_AdvFeatureConfig+0xfc>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fbc:	d004      	beq.n	8008fc8 <UART_AdvFeatureConfig+0xfc>
 8008fbe:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8008fc2:	4856      	ldr	r0, [pc, #344]	; (800911c <UART_AdvFeatureConfig+0x250>)
 8008fc4:	f7f8 ff43 	bl	8001e4e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	430a      	orrs	r2, r1
 8008fdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe2:	f003 0310 	and.w	r3, r3, #16
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d018      	beq.n	800901c <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d009      	beq.n	8009006 <UART_AdvFeatureConfig+0x13a>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ffa:	d004      	beq.n	8009006 <UART_AdvFeatureConfig+0x13a>
 8008ffc:	f640 4107 	movw	r1, #3079	; 0xc07
 8009000:	4846      	ldr	r0, [pc, #280]	; (800911c <UART_AdvFeatureConfig+0x250>)
 8009002:	f7f8 ff24 	bl	8001e4e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	430a      	orrs	r2, r1
 800901a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009020:	f003 0320 	and.w	r3, r3, #32
 8009024:	2b00      	cmp	r3, #0
 8009026:	d018      	beq.n	800905a <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800902c:	2b00      	cmp	r3, #0
 800902e:	d009      	beq.n	8009044 <UART_AdvFeatureConfig+0x178>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009034:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009038:	d004      	beq.n	8009044 <UART_AdvFeatureConfig+0x178>
 800903a:	f640 410e 	movw	r1, #3086	; 0xc0e
 800903e:	4837      	ldr	r0, [pc, #220]	; (800911c <UART_AdvFeatureConfig+0x250>)
 8009040:	f7f8 ff05 	bl	8001e4e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	430a      	orrs	r2, r1
 8009058:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800905e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009062:	2b00      	cmp	r3, #0
 8009064:	d064      	beq.n	8009130 <UART_AdvFeatureConfig+0x264>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a2d      	ldr	r2, [pc, #180]	; (8009120 <UART_AdvFeatureConfig+0x254>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d013      	beq.n	8009098 <UART_AdvFeatureConfig+0x1cc>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a2b      	ldr	r2, [pc, #172]	; (8009124 <UART_AdvFeatureConfig+0x258>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d00e      	beq.n	8009098 <UART_AdvFeatureConfig+0x1cc>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a2a      	ldr	r2, [pc, #168]	; (8009128 <UART_AdvFeatureConfig+0x25c>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d009      	beq.n	8009098 <UART_AdvFeatureConfig+0x1cc>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a28      	ldr	r2, [pc, #160]	; (800912c <UART_AdvFeatureConfig+0x260>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d004      	beq.n	8009098 <UART_AdvFeatureConfig+0x1cc>
 800908e:	f640 4115 	movw	r1, #3093	; 0xc15
 8009092:	4822      	ldr	r0, [pc, #136]	; (800911c <UART_AdvFeatureConfig+0x250>)
 8009094:	f7f8 fedb 	bl	8001e4e <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909c:	2b00      	cmp	r3, #0
 800909e:	d009      	beq.n	80090b4 <UART_AdvFeatureConfig+0x1e8>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090a8:	d004      	beq.n	80090b4 <UART_AdvFeatureConfig+0x1e8>
 80090aa:	f640 4116 	movw	r1, #3094	; 0xc16
 80090ae:	481b      	ldr	r0, [pc, #108]	; (800911c <UART_AdvFeatureConfig+0x250>)
 80090b0:	f7f8 fecd 	bl	8001e4e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	430a      	orrs	r2, r1
 80090c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80090d2:	d12d      	bne.n	8009130 <UART_AdvFeatureConfig+0x264>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d013      	beq.n	8009104 <UART_AdvFeatureConfig+0x238>
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80090e4:	d00e      	beq.n	8009104 <UART_AdvFeatureConfig+0x238>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80090ee:	d009      	beq.n	8009104 <UART_AdvFeatureConfig+0x238>
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090f4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80090f8:	d004      	beq.n	8009104 <UART_AdvFeatureConfig+0x238>
 80090fa:	f640 411b 	movw	r1, #3099	; 0xc1b
 80090fe:	4807      	ldr	r0, [pc, #28]	; (800911c <UART_AdvFeatureConfig+0x250>)
 8009100:	f7f8 fea5 	bl	8001e4e <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	430a      	orrs	r2, r1
 8009118:	605a      	str	r2, [r3, #4]
 800911a:	e009      	b.n	8009130 <UART_AdvFeatureConfig+0x264>
 800911c:	08013e0c 	.word	0x08013e0c
 8009120:	40011000 	.word	0x40011000
 8009124:	40004400 	.word	0x40004400
 8009128:	40004800 	.word	0x40004800
 800912c:	40011400 	.word	0x40011400
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009138:	2b00      	cmp	r3, #0
 800913a:	d018      	beq.n	800916e <UART_AdvFeatureConfig+0x2a2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009140:	2b00      	cmp	r3, #0
 8009142:	d009      	beq.n	8009158 <UART_AdvFeatureConfig+0x28c>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009148:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800914c:	d004      	beq.n	8009158 <UART_AdvFeatureConfig+0x28c>
 800914e:	f640 4123 	movw	r1, #3107	; 0xc23
 8009152:	4809      	ldr	r0, [pc, #36]	; (8009178 <UART_AdvFeatureConfig+0x2ac>)
 8009154:	f7f8 fe7b 	bl	8001e4e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	430a      	orrs	r2, r1
 800916c:	605a      	str	r2, [r3, #4]
  }
}
 800916e:	bf00      	nop
 8009170:	3708      	adds	r7, #8
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	08013e0c 	.word	0x08013e0c

0800917c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b086      	sub	sp, #24
 8009180:	af02      	add	r7, sp, #8
 8009182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800918c:	f7f9 fb3a 	bl	8002804 <HAL_GetTick>
 8009190:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f003 0308 	and.w	r3, r3, #8
 800919c:	2b08      	cmp	r3, #8
 800919e:	d10e      	bne.n	80091be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80091a4:	9300      	str	r3, [sp, #0]
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2200      	movs	r2, #0
 80091aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f000 f81b 	bl	80091ea <UART_WaitOnFlagUntilTimeout>
 80091b4:	4603      	mov	r3, r0
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d001      	beq.n	80091be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091ba:	2303      	movs	r3, #3
 80091bc:	e011      	b.n	80091e2 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2220      	movs	r2, #32
 80091c2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2220      	movs	r2, #32
 80091c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2200      	movs	r2, #0
 80091d0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	2200      	movs	r2, #0
 80091d6:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2200      	movs	r2, #0
 80091dc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}

080091ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b09c      	sub	sp, #112	; 0x70
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	60f8      	str	r0, [r7, #12]
 80091f2:	60b9      	str	r1, [r7, #8]
 80091f4:	603b      	str	r3, [r7, #0]
 80091f6:	4613      	mov	r3, r2
 80091f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091fa:	e0a7      	b.n	800934c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80091fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009202:	f000 80a3 	beq.w	800934c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009206:	f7f9 fafd 	bl	8002804 <HAL_GetTick>
 800920a:	4602      	mov	r2, r0
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	1ad3      	subs	r3, r2, r3
 8009210:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009212:	429a      	cmp	r2, r3
 8009214:	d302      	bcc.n	800921c <UART_WaitOnFlagUntilTimeout+0x32>
 8009216:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009218:	2b00      	cmp	r3, #0
 800921a:	d13f      	bne.n	800929c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009222:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009224:	e853 3f00 	ldrex	r3, [r3]
 8009228:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800922a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800922c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009230:	667b      	str	r3, [r7, #100]	; 0x64
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	461a      	mov	r2, r3
 8009238:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800923a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800923c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009240:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009242:	e841 2300 	strex	r3, r2, [r1]
 8009246:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009248:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800924a:	2b00      	cmp	r3, #0
 800924c:	d1e6      	bne.n	800921c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	3308      	adds	r3, #8
 8009254:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009256:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009258:	e853 3f00 	ldrex	r3, [r3]
 800925c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800925e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009260:	f023 0301 	bic.w	r3, r3, #1
 8009264:	663b      	str	r3, [r7, #96]	; 0x60
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	3308      	adds	r3, #8
 800926c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800926e:	64ba      	str	r2, [r7, #72]	; 0x48
 8009270:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009272:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009274:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009276:	e841 2300 	strex	r3, r2, [r1]
 800927a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800927c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1e5      	bne.n	800924e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2220      	movs	r2, #32
 8009286:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	2220      	movs	r2, #32
 800928c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2200      	movs	r2, #0
 8009294:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8009298:	2303      	movs	r3, #3
 800929a:	e068      	b.n	800936e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f003 0304 	and.w	r3, r3, #4
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d050      	beq.n	800934c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	69db      	ldr	r3, [r3, #28]
 80092b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092b8:	d148      	bne.n	800934c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092c2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092cc:	e853 3f00 	ldrex	r3, [r3]
 80092d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80092d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80092d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	461a      	mov	r2, r3
 80092e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092e2:	637b      	str	r3, [r7, #52]	; 0x34
 80092e4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80092ea:	e841 2300 	strex	r3, r2, [r1]
 80092ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80092f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d1e6      	bne.n	80092c4 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	3308      	adds	r3, #8
 80092fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	e853 3f00 	ldrex	r3, [r3]
 8009304:	613b      	str	r3, [r7, #16]
   return(result);
 8009306:	693b      	ldr	r3, [r7, #16]
 8009308:	f023 0301 	bic.w	r3, r3, #1
 800930c:	66bb      	str	r3, [r7, #104]	; 0x68
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	3308      	adds	r3, #8
 8009314:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009316:	623a      	str	r2, [r7, #32]
 8009318:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800931a:	69f9      	ldr	r1, [r7, #28]
 800931c:	6a3a      	ldr	r2, [r7, #32]
 800931e:	e841 2300 	strex	r3, r2, [r1]
 8009322:	61bb      	str	r3, [r7, #24]
   return(result);
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d1e5      	bne.n	80092f6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2220      	movs	r2, #32
 800932e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2220      	movs	r2, #32
 8009334:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	2220      	movs	r2, #32
 800933c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8009348:	2303      	movs	r3, #3
 800934a:	e010      	b.n	800936e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	69da      	ldr	r2, [r3, #28]
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	4013      	ands	r3, r2
 8009356:	68ba      	ldr	r2, [r7, #8]
 8009358:	429a      	cmp	r2, r3
 800935a:	bf0c      	ite	eq
 800935c:	2301      	moveq	r3, #1
 800935e:	2300      	movne	r3, #0
 8009360:	b2db      	uxtb	r3, r3
 8009362:	461a      	mov	r2, r3
 8009364:	79fb      	ldrb	r3, [r7, #7]
 8009366:	429a      	cmp	r2, r3
 8009368:	f43f af48 	beq.w	80091fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800936c:	2300      	movs	r3, #0
}
 800936e:	4618      	mov	r0, r3
 8009370:	3770      	adds	r7, #112	; 0x70
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
	...

08009378 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009378:	b480      	push	{r7}
 800937a:	b097      	sub	sp, #92	; 0x5c
 800937c:	af00      	add	r7, sp, #0
 800937e:	60f8      	str	r0, [r7, #12]
 8009380:	60b9      	str	r1, [r7, #8]
 8009382:	4613      	mov	r3, r2
 8009384:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	88fa      	ldrh	r2, [r7, #6]
 8009390:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	88fa      	ldrh	r2, [r7, #6]
 8009398:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2200      	movs	r2, #0
 80093a0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093aa:	d10e      	bne.n	80093ca <UART_Start_Receive_IT+0x52>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	691b      	ldr	r3, [r3, #16]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d105      	bne.n	80093c0 <UART_Start_Receive_IT+0x48>
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80093ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80093be:	e02d      	b.n	800941c <UART_Start_Receive_IT+0xa4>
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	22ff      	movs	r2, #255	; 0xff
 80093c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80093c8:	e028      	b.n	800941c <UART_Start_Receive_IT+0xa4>
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	689b      	ldr	r3, [r3, #8]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d10d      	bne.n	80093ee <UART_Start_Receive_IT+0x76>
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	691b      	ldr	r3, [r3, #16]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d104      	bne.n	80093e4 <UART_Start_Receive_IT+0x6c>
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	22ff      	movs	r2, #255	; 0xff
 80093de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80093e2:	e01b      	b.n	800941c <UART_Start_Receive_IT+0xa4>
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	227f      	movs	r2, #127	; 0x7f
 80093e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80093ec:	e016      	b.n	800941c <UART_Start_Receive_IT+0xa4>
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	689b      	ldr	r3, [r3, #8]
 80093f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80093f6:	d10d      	bne.n	8009414 <UART_Start_Receive_IT+0x9c>
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	691b      	ldr	r3, [r3, #16]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d104      	bne.n	800940a <UART_Start_Receive_IT+0x92>
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	227f      	movs	r2, #127	; 0x7f
 8009404:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009408:	e008      	b.n	800941c <UART_Start_Receive_IT+0xa4>
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	223f      	movs	r2, #63	; 0x3f
 800940e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009412:	e003      	b.n	800941c <UART_Start_Receive_IT+0xa4>
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2200      	movs	r2, #0
 8009418:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2200      	movs	r2, #0
 8009420:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	2222      	movs	r2, #34	; 0x22
 8009428:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	3308      	adds	r3, #8
 8009432:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009436:	e853 3f00 	ldrex	r3, [r3]
 800943a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800943c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800943e:	f043 0301 	orr.w	r3, r3, #1
 8009442:	657b      	str	r3, [r7, #84]	; 0x54
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	3308      	adds	r3, #8
 800944a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800944c:	64ba      	str	r2, [r7, #72]	; 0x48
 800944e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009450:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009452:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009454:	e841 2300 	strex	r3, r2, [r1]
 8009458:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800945a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800945c:	2b00      	cmp	r3, #0
 800945e:	d1e5      	bne.n	800942c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	689b      	ldr	r3, [r3, #8]
 8009464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009468:	d107      	bne.n	800947a <UART_Start_Receive_IT+0x102>
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	691b      	ldr	r3, [r3, #16]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d103      	bne.n	800947a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	4a21      	ldr	r2, [pc, #132]	; (80094fc <UART_Start_Receive_IT+0x184>)
 8009476:	669a      	str	r2, [r3, #104]	; 0x68
 8009478:	e002      	b.n	8009480 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	4a20      	ldr	r2, [pc, #128]	; (8009500 <UART_Start_Receive_IT+0x188>)
 800947e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	691b      	ldr	r3, [r3, #16]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d019      	beq.n	80094bc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009490:	e853 3f00 	ldrex	r3, [r3]
 8009494:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009498:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800949c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	461a      	mov	r2, r3
 80094a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094a6:	637b      	str	r3, [r7, #52]	; 0x34
 80094a8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80094ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80094ae:	e841 2300 	strex	r3, r2, [r1]
 80094b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80094b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d1e6      	bne.n	8009488 <UART_Start_Receive_IT+0x110>
 80094ba:	e018      	b.n	80094ee <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	e853 3f00 	ldrex	r3, [r3]
 80094c8:	613b      	str	r3, [r7, #16]
   return(result);
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	f043 0320 	orr.w	r3, r3, #32
 80094d0:	653b      	str	r3, [r7, #80]	; 0x50
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	461a      	mov	r2, r3
 80094d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094da:	623b      	str	r3, [r7, #32]
 80094dc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094de:	69f9      	ldr	r1, [r7, #28]
 80094e0:	6a3a      	ldr	r2, [r7, #32]
 80094e2:	e841 2300 	strex	r3, r2, [r1]
 80094e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80094e8:	69bb      	ldr	r3, [r7, #24]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d1e6      	bne.n	80094bc <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	375c      	adds	r7, #92	; 0x5c
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr
 80094fc:	080097b3 	.word	0x080097b3
 8009500:	0800964d 	.word	0x0800964d

08009504 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009504:	b480      	push	{r7}
 8009506:	b095      	sub	sp, #84	; 0x54
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009514:	e853 3f00 	ldrex	r3, [r3]
 8009518:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800951a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800951c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009520:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	461a      	mov	r2, r3
 8009528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800952a:	643b      	str	r3, [r7, #64]	; 0x40
 800952c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800952e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009530:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009532:	e841 2300 	strex	r3, r2, [r1]
 8009536:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800953a:	2b00      	cmp	r3, #0
 800953c:	d1e6      	bne.n	800950c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	3308      	adds	r3, #8
 8009544:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009546:	6a3b      	ldr	r3, [r7, #32]
 8009548:	e853 3f00 	ldrex	r3, [r3]
 800954c:	61fb      	str	r3, [r7, #28]
   return(result);
 800954e:	69fb      	ldr	r3, [r7, #28]
 8009550:	f023 0301 	bic.w	r3, r3, #1
 8009554:	64bb      	str	r3, [r7, #72]	; 0x48
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	3308      	adds	r3, #8
 800955c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800955e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009560:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009562:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009564:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009566:	e841 2300 	strex	r3, r2, [r1]
 800956a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800956c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956e:	2b00      	cmp	r3, #0
 8009570:	d1e5      	bne.n	800953e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009576:	2b01      	cmp	r3, #1
 8009578:	d118      	bne.n	80095ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	e853 3f00 	ldrex	r3, [r3]
 8009586:	60bb      	str	r3, [r7, #8]
   return(result);
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	f023 0310 	bic.w	r3, r3, #16
 800958e:	647b      	str	r3, [r7, #68]	; 0x44
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	461a      	mov	r2, r3
 8009596:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009598:	61bb      	str	r3, [r7, #24]
 800959a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959c:	6979      	ldr	r1, [r7, #20]
 800959e:	69ba      	ldr	r2, [r7, #24]
 80095a0:	e841 2300 	strex	r3, r2, [r1]
 80095a4:	613b      	str	r3, [r7, #16]
   return(result);
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1e6      	bne.n	800957a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2220      	movs	r2, #32
 80095b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2200      	movs	r2, #0
 80095be:	669a      	str	r2, [r3, #104]	; 0x68
}
 80095c0:	bf00      	nop
 80095c2:	3754      	adds	r7, #84	; 0x54
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b084      	sub	sp, #16
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2200      	movs	r2, #0
 80095de:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80095ea:	68f8      	ldr	r0, [r7, #12]
 80095ec:	f7ff f962 	bl	80088b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095f0:	bf00      	nop
 80095f2:	3710      	adds	r7, #16
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}

080095f8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b088      	sub	sp, #32
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	e853 3f00 	ldrex	r3, [r3]
 800960c:	60bb      	str	r3, [r7, #8]
   return(result);
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009614:	61fb      	str	r3, [r7, #28]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	461a      	mov	r2, r3
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	61bb      	str	r3, [r7, #24]
 8009620:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009622:	6979      	ldr	r1, [r7, #20]
 8009624:	69ba      	ldr	r2, [r7, #24]
 8009626:	e841 2300 	strex	r3, r2, [r1]
 800962a:	613b      	str	r3, [r7, #16]
   return(result);
 800962c:	693b      	ldr	r3, [r7, #16]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d1e6      	bne.n	8009600 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2220      	movs	r2, #32
 8009636:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f7ff f92e 	bl	80088a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009644:	bf00      	nop
 8009646:	3720      	adds	r7, #32
 8009648:	46bd      	mov	sp, r7
 800964a:	bd80      	pop	{r7, pc}

0800964c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b096      	sub	sp, #88	; 0x58
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800965a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009664:	2b22      	cmp	r3, #34	; 0x22
 8009666:	f040 8098 	bne.w	800979a <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009670:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009674:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8009678:	b2d9      	uxtb	r1, r3
 800967a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800967e:	b2da      	uxtb	r2, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009684:	400a      	ands	r2, r1
 8009686:	b2d2      	uxtb	r2, r2
 8009688:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800968e:	1c5a      	adds	r2, r3, #1
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800969a:	b29b      	uxth	r3, r3
 800969c:	3b01      	subs	r3, #1
 800969e:	b29a      	uxth	r2, r3
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d17b      	bne.n	80097aa <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ba:	e853 3f00 	ldrex	r3, [r3]
 80096be:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80096c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80096c6:	653b      	str	r3, [r7, #80]	; 0x50
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	461a      	mov	r2, r3
 80096ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80096d0:	647b      	str	r3, [r7, #68]	; 0x44
 80096d2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80096d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80096d8:	e841 2300 	strex	r3, r2, [r1]
 80096dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80096de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d1e6      	bne.n	80096b2 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	3308      	adds	r3, #8
 80096ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ee:	e853 3f00 	ldrex	r3, [r3]
 80096f2:	623b      	str	r3, [r7, #32]
   return(result);
 80096f4:	6a3b      	ldr	r3, [r7, #32]
 80096f6:	f023 0301 	bic.w	r3, r3, #1
 80096fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	3308      	adds	r3, #8
 8009702:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009704:	633a      	str	r2, [r7, #48]	; 0x30
 8009706:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009708:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800970a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800970c:	e841 2300 	strex	r3, r2, [r1]
 8009710:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009714:	2b00      	cmp	r3, #0
 8009716:	d1e5      	bne.n	80096e4 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2220      	movs	r2, #32
 800971c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2200      	movs	r2, #0
 8009724:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2200      	movs	r2, #0
 800972a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009730:	2b01      	cmp	r3, #1
 8009732:	d12e      	bne.n	8009792 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2200      	movs	r2, #0
 8009738:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	e853 3f00 	ldrex	r3, [r3]
 8009746:	60fb      	str	r3, [r7, #12]
   return(result);
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f023 0310 	bic.w	r3, r3, #16
 800974e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	461a      	mov	r2, r3
 8009756:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009758:	61fb      	str	r3, [r7, #28]
 800975a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800975c:	69b9      	ldr	r1, [r7, #24]
 800975e:	69fa      	ldr	r2, [r7, #28]
 8009760:	e841 2300 	strex	r3, r2, [r1]
 8009764:	617b      	str	r3, [r7, #20]
   return(result);
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1e6      	bne.n	800973a <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	69db      	ldr	r3, [r3, #28]
 8009772:	f003 0310 	and.w	r3, r3, #16
 8009776:	2b10      	cmp	r3, #16
 8009778:	d103      	bne.n	8009782 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	2210      	movs	r2, #16
 8009780:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009788:	4619      	mov	r1, r3
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7ff f89c 	bl	80088c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009790:	e00b      	b.n	80097aa <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f7f8 fada 	bl	8001d4c <HAL_UART_RxCpltCallback>
}
 8009798:	e007      	b.n	80097aa <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	699a      	ldr	r2, [r3, #24]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f042 0208 	orr.w	r2, r2, #8
 80097a8:	619a      	str	r2, [r3, #24]
}
 80097aa:	bf00      	nop
 80097ac:	3758      	adds	r7, #88	; 0x58
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}

080097b2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80097b2:	b580      	push	{r7, lr}
 80097b4:	b096      	sub	sp, #88	; 0x58
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80097c0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80097ca:	2b22      	cmp	r3, #34	; 0x22
 80097cc:	f040 8098 	bne.w	8009900 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097d6:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097de:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80097e0:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80097e4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80097e8:	4013      	ands	r3, r2
 80097ea:	b29a      	uxth	r2, r3
 80097ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097ee:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097f4:	1c9a      	adds	r2, r3, #2
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009800:	b29b      	uxth	r3, r3
 8009802:	3b01      	subs	r3, #1
 8009804:	b29a      	uxth	r2, r3
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009812:	b29b      	uxth	r3, r3
 8009814:	2b00      	cmp	r3, #0
 8009816:	d17b      	bne.n	8009910 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800981e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009820:	e853 3f00 	ldrex	r3, [r3]
 8009824:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009828:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800982c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	461a      	mov	r2, r3
 8009834:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009836:	643b      	str	r3, [r7, #64]	; 0x40
 8009838:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800983a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800983c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800983e:	e841 2300 	strex	r3, r2, [r1]
 8009842:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009846:	2b00      	cmp	r3, #0
 8009848:	d1e6      	bne.n	8009818 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	3308      	adds	r3, #8
 8009850:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009852:	6a3b      	ldr	r3, [r7, #32]
 8009854:	e853 3f00 	ldrex	r3, [r3]
 8009858:	61fb      	str	r3, [r7, #28]
   return(result);
 800985a:	69fb      	ldr	r3, [r7, #28]
 800985c:	f023 0301 	bic.w	r3, r3, #1
 8009860:	64bb      	str	r3, [r7, #72]	; 0x48
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	3308      	adds	r3, #8
 8009868:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800986a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800986c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800986e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009870:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009872:	e841 2300 	strex	r3, r2, [r1]
 8009876:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800987a:	2b00      	cmp	r3, #0
 800987c:	d1e5      	bne.n	800984a <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2220      	movs	r2, #32
 8009882:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2200      	movs	r2, #0
 800988a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2200      	movs	r2, #0
 8009890:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009896:	2b01      	cmp	r3, #1
 8009898:	d12e      	bne.n	80098f8 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2200      	movs	r2, #0
 800989e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	e853 3f00 	ldrex	r3, [r3]
 80098ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	f023 0310 	bic.w	r3, r3, #16
 80098b4:	647b      	str	r3, [r7, #68]	; 0x44
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	461a      	mov	r2, r3
 80098bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80098be:	61bb      	str	r3, [r7, #24]
 80098c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c2:	6979      	ldr	r1, [r7, #20]
 80098c4:	69ba      	ldr	r2, [r7, #24]
 80098c6:	e841 2300 	strex	r3, r2, [r1]
 80098ca:	613b      	str	r3, [r7, #16]
   return(result);
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d1e6      	bne.n	80098a0 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	69db      	ldr	r3, [r3, #28]
 80098d8:	f003 0310 	and.w	r3, r3, #16
 80098dc:	2b10      	cmp	r3, #16
 80098de:	d103      	bne.n	80098e8 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2210      	movs	r2, #16
 80098e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80098ee:	4619      	mov	r1, r3
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f7fe ffe9 	bl	80088c8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80098f6:	e00b      	b.n	8009910 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f7f8 fa27 	bl	8001d4c <HAL_UART_RxCpltCallback>
}
 80098fe:	e007      	b.n	8009910 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	699a      	ldr	r2, [r3, #24]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f042 0208 	orr.w	r2, r2, #8
 800990e:	619a      	str	r2, [r3, #24]
}
 8009910:	bf00      	nop
 8009912:	3758      	adds	r7, #88	; 0x58
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b084      	sub	sp, #16
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009922:	2300      	movs	r3, #0
 8009924:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8009926:	6839      	ldr	r1, [r7, #0]
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f001 fce2 	bl	800b2f2 <VL53L0X_get_offset_calibration_data_micro_meter>
 800992e:	4603      	mov	r3, r0
 8009930:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8009932:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009936:	4618      	mov	r0, r3
 8009938:	3710      	adds	r7, #16
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
	...

08009940 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8009940:	b5b0      	push	{r4, r5, r7, lr}
 8009942:	b096      	sub	sp, #88	; 0x58
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009948:	2300      	movs	r3, #0
 800994a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800994e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009952:	2b00      	cmp	r3, #0
 8009954:	d107      	bne.n	8009966 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8009956:	2200      	movs	r2, #0
 8009958:	2188      	movs	r1, #136	; 0x88
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f004 feda 	bl	800e714 <VL53L0X_WrByte>
 8009960:	4603      	mov	r3, r0
 8009962:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009974:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800997e:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	4a9e      	ldr	r2, [pc, #632]	; (8009c00 <VL53L0X_DataInit+0x2c0>)
 8009986:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	4a9d      	ldr	r2, [pc, #628]	; (8009c04 <VL53L0X_DataInit+0x2c4>)
 800998e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2200      	movs	r2, #0
 8009996:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009998:	f107 0310 	add.w	r3, r7, #16
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 fac2 	bl	8009f28 <VL53L0X_GetDeviceParameters>
 80099a4:	4603      	mov	r3, r0
 80099a6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 80099aa:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d112      	bne.n	80099d8 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80099b2:	2300      	movs	r3, #0
 80099b4:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 80099b6:	2300      	movs	r3, #0
 80099b8:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	f103 0410 	add.w	r4, r3, #16
 80099c0:	f107 0510 	add.w	r5, r7, #16
 80099c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80099c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80099c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80099ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80099cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80099ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80099d0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80099d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2264      	movs	r2, #100	; 0x64
 80099dc:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f44f 7261 	mov.w	r2, #900	; 0x384
 80099e6:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80099f0:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80099fa:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2201      	movs	r2, #1
 8009a02:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009a06:	2201      	movs	r2, #1
 8009a08:	2180      	movs	r1, #128	; 0x80
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f004 fe82 	bl	800e714 <VL53L0X_WrByte>
 8009a10:	4603      	mov	r3, r0
 8009a12:	461a      	mov	r2, r3
 8009a14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009a1e:	2201      	movs	r2, #1
 8009a20:	21ff      	movs	r1, #255	; 0xff
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f004 fe76 	bl	800e714 <VL53L0X_WrByte>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a30:	4313      	orrs	r3, r2
 8009a32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009a36:	2200      	movs	r2, #0
 8009a38:	2100      	movs	r1, #0
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f004 fe6a 	bl	800e714 <VL53L0X_WrByte>
 8009a40:	4603      	mov	r3, r0
 8009a42:	461a      	mov	r2, r3
 8009a44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8009a4e:	f107 030f 	add.w	r3, r7, #15
 8009a52:	461a      	mov	r2, r3
 8009a54:	2191      	movs	r1, #145	; 0x91
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f004 fede 	bl	800e818 <VL53L0X_RdByte>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	461a      	mov	r2, r3
 8009a60:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a64:	4313      	orrs	r3, r2
 8009a66:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8009a6a:	7bfa      	ldrb	r2, [r7, #15]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009a72:	2201      	movs	r2, #1
 8009a74:	2100      	movs	r1, #0
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f004 fe4c 	bl	800e714 <VL53L0X_WrByte>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a84:	4313      	orrs	r3, r2
 8009a86:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	21ff      	movs	r1, #255	; 0xff
 8009a8e:	6878      	ldr	r0, [r7, #4]
 8009a90:	f004 fe40 	bl	800e714 <VL53L0X_WrByte>
 8009a94:	4603      	mov	r3, r0
 8009a96:	461a      	mov	r2, r3
 8009a98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	2180      	movs	r1, #128	; 0x80
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f004 fe34 	bl	800e714 <VL53L0X_WrByte>
 8009aac:	4603      	mov	r3, r0
 8009aae:	461a      	mov	r2, r3
 8009ab0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009aba:	2300      	movs	r3, #0
 8009abc:	653b      	str	r3, [r7, #80]	; 0x50
 8009abe:	e014      	b.n	8009aea <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8009ac0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d114      	bne.n	8009af2 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8009ac8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009aca:	b29b      	uxth	r3, r3
 8009acc:	2201      	movs	r2, #1
 8009ace:	4619      	mov	r1, r3
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 fd35 	bl	800a540 <VL53L0X_SetLimitCheckEnable>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	461a      	mov	r2, r3
 8009ada:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009ade:	4313      	orrs	r3, r2
 8009ae0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009ae4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	653b      	str	r3, [r7, #80]	; 0x50
 8009aea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009aec:	2b05      	cmp	r3, #5
 8009aee:	dde7      	ble.n	8009ac0 <VL53L0X_DataInit+0x180>
 8009af0:	e000      	b.n	8009af4 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8009af2:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8009af4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d107      	bne.n	8009b0c <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009afc:	2200      	movs	r2, #0
 8009afe:	2102      	movs	r1, #2
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 fd1d 	bl	800a540 <VL53L0X_SetLimitCheckEnable>
 8009b06:	4603      	mov	r3, r0
 8009b08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8009b0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d107      	bne.n	8009b24 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009b14:	2200      	movs	r2, #0
 8009b16:	2103      	movs	r1, #3
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 fd11 	bl	800a540 <VL53L0X_SetLimitCheckEnable>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8009b24:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d107      	bne.n	8009b3c <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	2104      	movs	r1, #4
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	f000 fd05 	bl	800a540 <VL53L0X_SetLimitCheckEnable>
 8009b36:	4603      	mov	r3, r0
 8009b38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8009b3c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d107      	bne.n	8009b54 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8009b44:	2200      	movs	r2, #0
 8009b46:	2105      	movs	r1, #5
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 fcf9 	bl	800a540 <VL53L0X_SetLimitCheckEnable>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8009b54:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d108      	bne.n	8009b6e <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009b5c:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8009b60:	2100      	movs	r1, #0
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f000 fd9c 	bl	800a6a0 <VL53L0X_SetLimitCheckValue>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8009b6e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d108      	bne.n	8009b88 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009b76:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009b7a:	2101      	movs	r1, #1
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f000 fd8f 	bl	800a6a0 <VL53L0X_SetLimitCheckValue>
 8009b82:	4603      	mov	r3, r0
 8009b84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009b88:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d108      	bne.n	8009ba2 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009b90:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8009b94:	2102      	movs	r1, #2
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f000 fd82 	bl	800a6a0 <VL53L0X_SetLimitCheckValue>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009ba2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d107      	bne.n	8009bba <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8009baa:	2200      	movs	r2, #0
 8009bac:	2103      	movs	r1, #3
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 fd76 	bl	800a6a0 <VL53L0X_SetLimitCheckValue>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009bba:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d10f      	bne.n	8009be2 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	22ff      	movs	r2, #255	; 0xff
 8009bc6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009bca:	22ff      	movs	r2, #255	; 0xff
 8009bcc:	2101      	movs	r1, #1
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f004 fda0 	bl	800e714 <VL53L0X_WrByte>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2201      	movs	r2, #1
 8009bde:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8009be2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d103      	bne.n	8009bf2 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2200      	movs	r2, #0
 8009bee:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8009bf2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3758      	adds	r7, #88	; 0x58
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bdb0      	pop	{r4, r5, r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	00016b85 	.word	0x00016b85
 8009c04:	000970a4 	.word	0x000970a4

08009c08 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8009c08:	b5b0      	push	{r4, r5, r7, lr}
 8009c0a:	b09e      	sub	sp, #120	; 0x78
 8009c0c:	af02      	add	r7, sp, #8
 8009c0e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009c10:	2300      	movs	r3, #0
 8009c12:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8009c16:	f107 031c 	add.w	r3, r7, #28
 8009c1a:	2240      	movs	r2, #64	; 0x40
 8009c1c:	2100      	movs	r1, #0
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f004 fee0 	bl	800e9e4 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8009c24:	2300      	movs	r3, #0
 8009c26:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8009c32:	2300      	movs	r3, #0
 8009c34:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8009c36:	2300      	movs	r3, #0
 8009c38:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8009c44:	2101      	movs	r1, #1
 8009c46:	6878      	ldr	r0, [r7, #4]
 8009c48:	f002 faa9 	bl	800c19e <VL53L0X_get_info_from_device>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8009c58:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8009c60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8009c64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c68:	2b01      	cmp	r3, #1
 8009c6a:	d80d      	bhi.n	8009c88 <VL53L0X_StaticInit+0x80>
 8009c6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d102      	bne.n	8009c7a <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8009c74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009c76:	2b20      	cmp	r3, #32
 8009c78:	d806      	bhi.n	8009c88 <VL53L0X_StaticInit+0x80>
 8009c7a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d10e      	bne.n	8009ca0 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8009c82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009c84:	2b0c      	cmp	r3, #12
 8009c86:	d90b      	bls.n	8009ca0 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8009c88:	f107 0218 	add.w	r2, r7, #24
 8009c8c:	f107 0314 	add.w	r3, r7, #20
 8009c90:	4619      	mov	r1, r3
 8009c92:	6878      	ldr	r0, [r7, #4]
 8009c94:	f001 fd28 	bl	800b6e8 <VL53L0X_perform_ref_spad_management>
 8009c98:	4603      	mov	r3, r0
 8009c9a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8009c9e:	e009      	b.n	8009cb4 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8009ca0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f001 ff29 	bl	800bb00 <VL53L0X_set_reference_spads>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8009cb4:	4b94      	ldr	r3, [pc, #592]	; (8009f08 <VL53L0X_StaticInit+0x300>)
 8009cb6:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8009cb8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d10f      	bne.n	8009ce0 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 8009cc6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8009cca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d104      	bne.n	8009cdc <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8009cd8:	66bb      	str	r3, [r7, #104]	; 0x68
 8009cda:	e001      	b.n	8009ce0 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8009cdc:	4b8a      	ldr	r3, [pc, #552]	; (8009f08 <VL53L0X_StaticInit+0x300>)
 8009cde:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8009ce0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d106      	bne.n	8009cf6 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8009ce8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f003 fdfc 	bl	800d8e8 <VL53L0X_load_tuning_settings>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8009cf6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d10a      	bne.n	8009d14 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8009cfe:	2300      	movs	r3, #0
 8009d00:	9300      	str	r3, [sp, #0]
 8009d02:	2304      	movs	r3, #4
 8009d04:	2200      	movs	r2, #0
 8009d06:	2100      	movs	r1, #0
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f001 f8f1 	bl	800aef0 <VL53L0X_SetGpioConfig>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009d14:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d121      	bne.n	8009d60 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	21ff      	movs	r1, #255	; 0xff
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f004 fcf7 	bl	800e714 <VL53L0X_WrByte>
 8009d26:	4603      	mov	r3, r0
 8009d28:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8009d2c:	f107 031a 	add.w	r3, r7, #26
 8009d30:	461a      	mov	r2, r3
 8009d32:	2184      	movs	r1, #132	; 0x84
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f004 fd99 	bl	800e86c <VL53L0X_RdWord>
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8009d42:	4313      	orrs	r3, r2
 8009d44:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009d48:	2200      	movs	r2, #0
 8009d4a:	21ff      	movs	r1, #255	; 0xff
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f004 fce1 	bl	800e714 <VL53L0X_WrByte>
 8009d52:	4603      	mov	r3, r0
 8009d54:	461a      	mov	r2, r3
 8009d56:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009d60:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d105      	bne.n	8009d74 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8009d68:	8b7b      	ldrh	r3, [r7, #26]
 8009d6a:	011b      	lsls	r3, r3, #4
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8009d74:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d108      	bne.n	8009d8e <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8009d7c:	f107 031c 	add.w	r3, r7, #28
 8009d80:	4619      	mov	r1, r3
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 f8d0 	bl	8009f28 <VL53L0X_GetDeviceParameters>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8009d8e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d110      	bne.n	8009db8 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8009d96:	f107 0319 	add.w	r3, r7, #25
 8009d9a:	4619      	mov	r1, r3
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 f992 	bl	800a0c6 <VL53L0X_GetFractionEnable>
 8009da2:	4603      	mov	r3, r0
 8009da4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8009da8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d103      	bne.n	8009db8 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8009db0:	7e7a      	ldrb	r2, [r7, #25]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8009db8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d10e      	bne.n	8009dde <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f103 0410 	add.w	r4, r3, #16
 8009dc6:	f107 051c 	add.w	r5, r7, #28
 8009dca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009dcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009dce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009dd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009dd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009dd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009dd6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8009dda:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8009dde:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d111      	bne.n	8009e0a <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8009de6:	f107 0319 	add.w	r3, r7, #25
 8009dea:	461a      	mov	r2, r3
 8009dec:	2101      	movs	r1, #1
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f004 fd12 	bl	800e818 <VL53L0X_RdByte>
 8009df4:	4603      	mov	r3, r0
 8009df6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8009dfa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d103      	bne.n	8009e0a <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8009e02:	7e7a      	ldrb	r2, [r7, #25]
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8009e0a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d107      	bne.n	8009e22 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8009e12:	2200      	movs	r2, #0
 8009e14:	2100      	movs	r1, #0
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 f9ca 	bl	800a1b0 <VL53L0X_SetSequenceStepEnable>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8009e22:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d107      	bne.n	8009e3a <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	2102      	movs	r1, #2
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f000 f9be 	bl	800a1b0 <VL53L0X_SetSequenceStepEnable>
 8009e34:	4603      	mov	r3, r0
 8009e36:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8009e3a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d103      	bne.n	8009e4a <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2203      	movs	r2, #3
 8009e46:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8009e4a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d109      	bne.n	8009e66 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 8009e52:	f107 0313 	add.w	r3, r7, #19
 8009e56:	461a      	mov	r2, r3
 8009e58:	2100      	movs	r1, #0
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 f990 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 8009e60:	4603      	mov	r3, r0
 8009e62:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009e66:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d103      	bne.n	8009e76 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009e6e:	7cfa      	ldrb	r2, [r7, #19]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8009e76:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d109      	bne.n	8009e92 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8009e7e:	f107 0313 	add.w	r3, r7, #19
 8009e82:	461a      	mov	r2, r3
 8009e84:	2101      	movs	r1, #1
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 f97a 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009e92:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d103      	bne.n	8009ea2 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009e9a:	7cfa      	ldrb	r2, [r7, #19]
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8009ea2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d109      	bne.n	8009ebe <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 8009eaa:	f107 030c 	add.w	r3, r7, #12
 8009eae:	461a      	mov	r2, r3
 8009eb0:	2103      	movs	r1, #3
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f002 fef4 	bl	800cca0 <get_sequence_step_timeout>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009ebe:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d103      	bne.n	8009ece <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009ec6:	68fa      	ldr	r2, [r7, #12]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8009ece:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d109      	bne.n	8009eea <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 8009ed6:	f107 030c 	add.w	r3, r7, #12
 8009eda:	461a      	mov	r2, r3
 8009edc:	2104      	movs	r1, #4
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f002 fede 	bl	800cca0 <get_sequence_step_timeout>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009eea:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d103      	bne.n	8009efa <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009ef2:	68fa      	ldr	r2, [r7, #12]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009efa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3770      	adds	r7, #112	; 0x70
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bdb0      	pop	{r4, r5, r7, pc}
 8009f06:	bf00      	nop
 8009f08:	2000000c 	.word	0x2000000c

08009f0c <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b085      	sub	sp, #20
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8009f14:	239d      	movs	r3, #157	; 0x9d
 8009f16:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8009f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	3714      	adds	r7, #20
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr

08009f28 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8009f28:	b580      	push	{r7, lr}
 8009f2a:	b084      	sub	sp, #16
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009f32:	2300      	movs	r3, #0
 8009f34:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	4619      	mov	r1, r3
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f000 f8b0 	bl	800a0a0 <VL53L0X_GetDeviceMode>
 8009f40:	4603      	mov	r3, r0
 8009f42:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009f44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d107      	bne.n	8009f5c <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	3308      	adds	r3, #8
 8009f50:	4619      	mov	r1, r3
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 fa78 	bl	800a448 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8009f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d102      	bne.n	8009f6a <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	2200      	movs	r2, #0
 8009f68:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8009f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d107      	bne.n	8009f82 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	3310      	adds	r3, #16
 8009f76:	4619      	mov	r1, r3
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 faae 	bl	800a4da <VL53L0X_GetXTalkCompensationRateMegaCps>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8009f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d107      	bne.n	8009f9a <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	3314      	adds	r3, #20
 8009f8e:	4619      	mov	r1, r3
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f7ff fcc1 	bl	8009918 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8009f96:	4603      	mov	r3, r0
 8009f98:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8009f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d134      	bne.n	800a00c <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	60bb      	str	r3, [r7, #8]
 8009fa6:	e02a      	b.n	8009ffe <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8009fa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d12a      	bne.n	800a006 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	b299      	uxth	r1, r3
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	3308      	adds	r3, #8
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	683a      	ldr	r2, [r7, #0]
 8009fbc:	4413      	add	r3, r2
 8009fbe:	3304      	adds	r3, #4
 8009fc0:	461a      	mov	r2, r3
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fbce 	bl	800a764 <VL53L0X_GetLimitCheckValue>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	461a      	mov	r2, r3
 8009fcc:	7bfb      	ldrb	r3, [r7, #15]
 8009fce:	4313      	orrs	r3, r2
 8009fd0:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8009fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d117      	bne.n	800a00a <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	b299      	uxth	r1, r3
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	3318      	adds	r3, #24
 8009fe2:	683a      	ldr	r2, [r7, #0]
 8009fe4:	4413      	add	r3, r2
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 fb35 	bl	800a658 <VL53L0X_GetLimitCheckEnable>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	461a      	mov	r2, r3
 8009ff2:	7bfb      	ldrb	r3, [r7, #15]
 8009ff4:	4313      	orrs	r3, r2
 8009ff6:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	3301      	adds	r3, #1
 8009ffc:	60bb      	str	r3, [r7, #8]
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	2b05      	cmp	r3, #5
 800a002:	ddd1      	ble.n	8009fa8 <VL53L0X_GetDeviceParameters+0x80>
 800a004:	e002      	b.n	800a00c <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800a006:	bf00      	nop
 800a008:	e000      	b.n	800a00c <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800a00a:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a00c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d107      	bne.n	800a024 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	333c      	adds	r3, #60	; 0x3c
 800a018:	4619      	mov	r1, r3
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f000 fc30 	bl	800a880 <VL53L0X_GetWrapAroundCheckEnable>
 800a020:	4603      	mov	r3, r0
 800a022:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800a024:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d107      	bne.n	800a03c <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800a02c:	683b      	ldr	r3, [r7, #0]
 800a02e:	3304      	adds	r3, #4
 800a030:	4619      	mov	r1, r3
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 f879 	bl	800a12a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800a038:	4603      	mov	r3, r0
 800a03a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a03c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a040:	4618      	mov	r0, r3
 800a042:	3710      	adds	r7, #16
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}

0800a048 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 800a048:	b480      	push	{r7}
 800a04a:	b085      	sub	sp, #20
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
 800a050:	460b      	mov	r3, r1
 800a052:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a054:	2300      	movs	r3, #0
 800a056:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 800a058:	78fb      	ldrb	r3, [r7, #3]
 800a05a:	2b15      	cmp	r3, #21
 800a05c:	bf8c      	ite	hi
 800a05e:	2201      	movhi	r2, #1
 800a060:	2200      	movls	r2, #0
 800a062:	b2d2      	uxtb	r2, r2
 800a064:	2a00      	cmp	r2, #0
 800a066:	d10e      	bne.n	800a086 <VL53L0X_SetDeviceMode+0x3e>
 800a068:	2201      	movs	r2, #1
 800a06a:	409a      	lsls	r2, r3
 800a06c:	4b0b      	ldr	r3, [pc, #44]	; (800a09c <VL53L0X_SetDeviceMode+0x54>)
 800a06e:	4013      	ands	r3, r2
 800a070:	2b00      	cmp	r3, #0
 800a072:	bf14      	ite	ne
 800a074:	2301      	movne	r3, #1
 800a076:	2300      	moveq	r3, #0
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d003      	beq.n	800a086 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	78fa      	ldrb	r2, [r7, #3]
 800a082:	741a      	strb	r2, [r3, #16]
		break;
 800a084:	e001      	b.n	800a08a <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800a086:	23f8      	movs	r3, #248	; 0xf8
 800a088:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a08a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3714      	adds	r7, #20
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
 800a09a:	bf00      	nop
 800a09c:	0030000b 	.word	0x0030000b

0800a0a0 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b085      	sub	sp, #20
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	7c1a      	ldrb	r2, [r3, #16]
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a0b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3714      	adds	r7, #20
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c4:	4770      	bx	lr

0800a0c6 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800a0c6:	b580      	push	{r7, lr}
 800a0c8:	b084      	sub	sp, #16
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6078      	str	r0, [r7, #4]
 800a0ce:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800a0d4:	683a      	ldr	r2, [r7, #0]
 800a0d6:	2109      	movs	r1, #9
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f004 fb9d 	bl	800e818 <VL53L0X_RdByte>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a0e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d106      	bne.n	800a0f8 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	781b      	ldrb	r3, [r3, #0]
 800a0ee:	f003 0301 	and.w	r3, r3, #1
 800a0f2:	b2da      	uxtb	r2, r3
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a0f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	3710      	adds	r7, #16
 800a100:	46bd      	mov	sp, r7
 800a102:	bd80      	pop	{r7, pc}

0800a104 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b084      	sub	sp, #16
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
 800a10c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a10e:	2300      	movs	r3, #0
 800a110:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800a112:	6839      	ldr	r1, [r7, #0]
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f003 fa56 	bl	800d5c6 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800a11a:	4603      	mov	r3, r0
 800a11c:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800a11e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a122:	4618      	mov	r0, r3
 800a124:	3710      	adds	r7, #16
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}

0800a12a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800a12a:	b580      	push	{r7, lr}
 800a12c:	b084      	sub	sp, #16
 800a12e:	af00      	add	r7, sp, #0
 800a130:	6078      	str	r0, [r7, #4]
 800a132:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a134:	2300      	movs	r3, #0
 800a136:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800a138:	6839      	ldr	r1, [r7, #0]
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f003 fb23 	bl	800d786 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800a140:	4603      	mov	r3, r0
 800a142:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800a144:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a148:	4618      	mov	r0, r3
 800a14a:	3710      	adds	r7, #16
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b084      	sub	sp, #16
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	460b      	mov	r3, r1
 800a15a:	70fb      	strb	r3, [r7, #3]
 800a15c:	4613      	mov	r3, r2
 800a15e:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a160:	2300      	movs	r3, #0
 800a162:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800a164:	78ba      	ldrb	r2, [r7, #2]
 800a166:	78fb      	ldrb	r3, [r7, #3]
 800a168:	4619      	mov	r1, r3
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f002 ff6b 	bl	800d046 <VL53L0X_set_vcsel_pulse_period>
 800a170:	4603      	mov	r3, r0
 800a172:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800a174:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3710      	adds	r7, #16
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}

0800a180 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b086      	sub	sp, #24
 800a184:	af00      	add	r7, sp, #0
 800a186:	60f8      	str	r0, [r7, #12]
 800a188:	460b      	mov	r3, r1
 800a18a:	607a      	str	r2, [r7, #4]
 800a18c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a18e:	2300      	movs	r3, #0
 800a190:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800a192:	7afb      	ldrb	r3, [r7, #11]
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	4619      	mov	r1, r3
 800a198:	68f8      	ldr	r0, [r7, #12]
 800a19a:	f003 f9dd 	bl	800d558 <VL53L0X_get_vcsel_pulse_period>
 800a19e:	4603      	mov	r3, r0
 800a1a0:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800a1a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3718      	adds	r7, #24
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}
	...

0800a1b0 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b086      	sub	sp, #24
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	70fb      	strb	r3, [r7, #3]
 800a1bc:	4613      	mov	r3, r2
 800a1be:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a1cc:	f107 030f 	add.w	r3, r7, #15
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	2101      	movs	r1, #1
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f004 fb1f 	bl	800e818 <VL53L0X_RdByte>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800a1de:	7bfb      	ldrb	r3, [r7, #15]
 800a1e0:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800a1e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d15a      	bne.n	800a2a0 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 800a1ea:	78bb      	ldrb	r3, [r7, #2]
 800a1ec:	2b01      	cmp	r3, #1
 800a1ee:	d12b      	bne.n	800a248 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800a1f0:	78fb      	ldrb	r3, [r7, #3]
 800a1f2:	2b04      	cmp	r3, #4
 800a1f4:	d825      	bhi.n	800a242 <VL53L0X_SetSequenceStepEnable+0x92>
 800a1f6:	a201      	add	r2, pc, #4	; (adr r2, 800a1fc <VL53L0X_SetSequenceStepEnable+0x4c>)
 800a1f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1fc:	0800a211 	.word	0x0800a211
 800a200:	0800a21b 	.word	0x0800a21b
 800a204:	0800a225 	.word	0x0800a225
 800a208:	0800a22f 	.word	0x0800a22f
 800a20c:	0800a239 	.word	0x0800a239
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800a210:	7dbb      	ldrb	r3, [r7, #22]
 800a212:	f043 0310 	orr.w	r3, r3, #16
 800a216:	75bb      	strb	r3, [r7, #22]
				break;
 800a218:	e043      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800a21a:	7dbb      	ldrb	r3, [r7, #22]
 800a21c:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800a220:	75bb      	strb	r3, [r7, #22]
				break;
 800a222:	e03e      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800a224:	7dbb      	ldrb	r3, [r7, #22]
 800a226:	f043 0304 	orr.w	r3, r3, #4
 800a22a:	75bb      	strb	r3, [r7, #22]
				break;
 800a22c:	e039      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800a22e:	7dbb      	ldrb	r3, [r7, #22]
 800a230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a234:	75bb      	strb	r3, [r7, #22]
				break;
 800a236:	e034      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800a238:	7dbb      	ldrb	r3, [r7, #22]
 800a23a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a23e:	75bb      	strb	r3, [r7, #22]
				break;
 800a240:	e02f      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a242:	23fc      	movs	r3, #252	; 0xfc
 800a244:	75fb      	strb	r3, [r7, #23]
 800a246:	e02c      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 800a248:	78fb      	ldrb	r3, [r7, #3]
 800a24a:	2b04      	cmp	r3, #4
 800a24c:	d825      	bhi.n	800a29a <VL53L0X_SetSequenceStepEnable+0xea>
 800a24e:	a201      	add	r2, pc, #4	; (adr r2, 800a254 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800a250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a254:	0800a269 	.word	0x0800a269
 800a258:	0800a273 	.word	0x0800a273
 800a25c:	0800a27d 	.word	0x0800a27d
 800a260:	0800a287 	.word	0x0800a287
 800a264:	0800a291 	.word	0x0800a291
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800a268:	7dbb      	ldrb	r3, [r7, #22]
 800a26a:	f023 0310 	bic.w	r3, r3, #16
 800a26e:	75bb      	strb	r3, [r7, #22]
				break;
 800a270:	e017      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800a272:	7dbb      	ldrb	r3, [r7, #22]
 800a274:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 800a278:	75bb      	strb	r3, [r7, #22]
				break;
 800a27a:	e012      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800a27c:	7dbb      	ldrb	r3, [r7, #22]
 800a27e:	f023 0304 	bic.w	r3, r3, #4
 800a282:	75bb      	strb	r3, [r7, #22]
				break;
 800a284:	e00d      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800a286:	7dbb      	ldrb	r3, [r7, #22]
 800a288:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a28c:	75bb      	strb	r3, [r7, #22]
				break;
 800a28e:	e008      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800a290:	7dbb      	ldrb	r3, [r7, #22]
 800a292:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a296:	75bb      	strb	r3, [r7, #22]
				break;
 800a298:	e003      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a29a:	23fc      	movs	r3, #252	; 0xfc
 800a29c:	75fb      	strb	r3, [r7, #23]
 800a29e:	e000      	b.n	800a2a2 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 800a2a0:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 800a2a2:	7bfb      	ldrb	r3, [r7, #15]
 800a2a4:	7dba      	ldrb	r2, [r7, #22]
 800a2a6:	429a      	cmp	r2, r3
 800a2a8:	d01e      	beq.n	800a2e8 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800a2aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d107      	bne.n	800a2c2 <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 800a2b2:	7dbb      	ldrb	r3, [r7, #22]
 800a2b4:	461a      	mov	r2, r3
 800a2b6:	2101      	movs	r1, #1
 800a2b8:	6878      	ldr	r0, [r7, #4]
 800a2ba:	f004 fa2b 	bl	800e714 <VL53L0X_WrByte>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800a2c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d103      	bne.n	800a2d2 <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	7dba      	ldrb	r2, [r7, #22]
 800a2ce:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800a2d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d106      	bne.n	800a2e8 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	695b      	ldr	r3, [r3, #20]
 800a2de:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a2e0:	6939      	ldr	r1, [r7, #16]
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f7ff ff0e 	bl	800a104 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800a2e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3718      	adds	r7, #24
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b087      	sub	sp, #28
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	60f8      	str	r0, [r7, #12]
 800a2fc:	607b      	str	r3, [r7, #4]
 800a2fe:	460b      	mov	r3, r1
 800a300:	72fb      	strb	r3, [r7, #11]
 800a302:	4613      	mov	r3, r2
 800a304:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a306:	2300      	movs	r3, #0
 800a308:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2200      	movs	r2, #0
 800a30e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800a310:	7afb      	ldrb	r3, [r7, #11]
 800a312:	2b04      	cmp	r3, #4
 800a314:	d836      	bhi.n	800a384 <sequence_step_enabled+0x90>
 800a316:	a201      	add	r2, pc, #4	; (adr r2, 800a31c <sequence_step_enabled+0x28>)
 800a318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a31c:	0800a331 	.word	0x0800a331
 800a320:	0800a343 	.word	0x0800a343
 800a324:	0800a355 	.word	0x0800a355
 800a328:	0800a367 	.word	0x0800a367
 800a32c:	0800a379 	.word	0x0800a379
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800a330:	7abb      	ldrb	r3, [r7, #10]
 800a332:	111b      	asrs	r3, r3, #4
 800a334:	b2db      	uxtb	r3, r3
 800a336:	f003 0301 	and.w	r3, r3, #1
 800a33a:	b2da      	uxtb	r2, r3
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	701a      	strb	r2, [r3, #0]
		break;
 800a340:	e022      	b.n	800a388 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800a342:	7abb      	ldrb	r3, [r7, #10]
 800a344:	10db      	asrs	r3, r3, #3
 800a346:	b2db      	uxtb	r3, r3
 800a348:	f003 0301 	and.w	r3, r3, #1
 800a34c:	b2da      	uxtb	r2, r3
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	701a      	strb	r2, [r3, #0]
		break;
 800a352:	e019      	b.n	800a388 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800a354:	7abb      	ldrb	r3, [r7, #10]
 800a356:	109b      	asrs	r3, r3, #2
 800a358:	b2db      	uxtb	r3, r3
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	b2da      	uxtb	r2, r3
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	701a      	strb	r2, [r3, #0]
		break;
 800a364:	e010      	b.n	800a388 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800a366:	7abb      	ldrb	r3, [r7, #10]
 800a368:	119b      	asrs	r3, r3, #6
 800a36a:	b2db      	uxtb	r3, r3
 800a36c:	f003 0301 	and.w	r3, r3, #1
 800a370:	b2da      	uxtb	r2, r3
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	701a      	strb	r2, [r3, #0]
		break;
 800a376:	e007      	b.n	800a388 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800a378:	7abb      	ldrb	r3, [r7, #10]
 800a37a:	09db      	lsrs	r3, r3, #7
 800a37c:	b2da      	uxtb	r2, r3
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	701a      	strb	r2, [r3, #0]
		break;
 800a382:	e001      	b.n	800a388 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a384:	23fc      	movs	r3, #252	; 0xfc
 800a386:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a388:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	371c      	adds	r7, #28
 800a390:	46bd      	mov	sp, r7
 800a392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a396:	4770      	bx	lr

0800a398 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b084      	sub	sp, #16
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a3aa:	f107 030e 	add.w	r3, r7, #14
 800a3ae:	461a      	mov	r2, r3
 800a3b0:	2101      	movs	r1, #1
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f004 fa30 	bl	800e818 <VL53L0X_RdByte>
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800a3bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d107      	bne.n	800a3d4 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800a3c4:	7bba      	ldrb	r2, [r7, #14]
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	2100      	movs	r1, #0
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f7ff ff92 	bl	800a2f4 <sequence_step_enabled>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a3d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d108      	bne.n	800a3ee <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800a3dc:	7bba      	ldrb	r2, [r7, #14]
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	3302      	adds	r3, #2
 800a3e2:	2101      	movs	r1, #1
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f7ff ff85 	bl	800a2f4 <sequence_step_enabled>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a3ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d108      	bne.n	800a408 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800a3f6:	7bba      	ldrb	r2, [r7, #14]
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	3301      	adds	r3, #1
 800a3fc:	2102      	movs	r1, #2
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f7ff ff78 	bl	800a2f4 <sequence_step_enabled>
 800a404:	4603      	mov	r3, r0
 800a406:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a408:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d108      	bne.n	800a422 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800a410:	7bba      	ldrb	r2, [r7, #14]
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	3303      	adds	r3, #3
 800a416:	2103      	movs	r1, #3
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f7ff ff6b 	bl	800a2f4 <sequence_step_enabled>
 800a41e:	4603      	mov	r3, r0
 800a420:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a422:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d108      	bne.n	800a43c <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800a42a:	7bba      	ldrb	r2, [r7, #14]
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	3304      	adds	r3, #4
 800a430:	2104      	movs	r1, #4
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f7ff ff5e 	bl	800a2f4 <sequence_step_enabled>
 800a438:	4603      	mov	r3, r0
 800a43a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a43c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a440:	4618      	mov	r0, r3
 800a442:	3710      	adds	r7, #16
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}

0800a448 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b084      	sub	sp, #16
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
 800a450:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a452:	2300      	movs	r3, #0
 800a454:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800a456:	f107 030c 	add.w	r3, r7, #12
 800a45a:	461a      	mov	r2, r3
 800a45c:	21f8      	movs	r1, #248	; 0xf8
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f004 fa04 	bl	800e86c <VL53L0X_RdWord>
 800a464:	4603      	mov	r3, r0
 800a466:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800a468:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d108      	bne.n	800a482 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800a470:	f107 0308 	add.w	r3, r7, #8
 800a474:	461a      	mov	r2, r3
 800a476:	2104      	movs	r1, #4
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f004 fa2f 	bl	800e8dc <VL53L0X_RdDWord>
 800a47e:	4603      	mov	r3, r0
 800a480:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d10c      	bne.n	800a4a4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800a48a:	89bb      	ldrh	r3, [r7, #12]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d005      	beq.n	800a49c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	89ba      	ldrh	r2, [r7, #12]
 800a494:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a4a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	3710      	adds	r7, #16
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bd80      	pop	{r7, pc}

0800a4b0 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b085      	sub	sp, #20
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
 800a4b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	7f1b      	ldrb	r3, [r3, #28]
 800a4c2:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	7bba      	ldrb	r2, [r7, #14]
 800a4c8:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a4ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3714      	adds	r7, #20
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr

0800a4da <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800a4da:	b580      	push	{r7, lr}
 800a4dc:	b086      	sub	sp, #24
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	6078      	str	r0, [r7, #4]
 800a4e2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 800a4e8:	f107 030e 	add.w	r3, r7, #14
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	2120      	movs	r1, #32
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f004 f9bb 	bl	800e86c <VL53L0X_RdWord>
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800a4fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d118      	bne.n	800a534 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800a502:	89fb      	ldrh	r3, [r7, #14]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d109      	bne.n	800a51c <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6a1b      	ldr	r3, [r3, #32]
 800a50c:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	693a      	ldr	r2, [r7, #16]
 800a512:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	771a      	strb	r2, [r3, #28]
 800a51a:	e00b      	b.n	800a534 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800a51c:	89fb      	ldrh	r3, [r7, #14]
 800a51e:	00db      	lsls	r3, r3, #3
 800a520:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	693a      	ldr	r2, [r7, #16]
 800a526:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	693a      	ldr	r2, [r7, #16]
 800a52c:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2201      	movs	r2, #1
 800a532:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a534:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a538:	4618      	mov	r0, r3
 800a53a:	3718      	adds	r7, #24
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}

0800a540 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b086      	sub	sp, #24
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	460b      	mov	r3, r1
 800a54a:	807b      	strh	r3, [r7, #2]
 800a54c:	4613      	mov	r3, r2
 800a54e:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a550:	2300      	movs	r3, #0
 800a552:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800a554:	2300      	movs	r3, #0
 800a556:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800a558:	2300      	movs	r3, #0
 800a55a:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 800a55c:	2300      	movs	r3, #0
 800a55e:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800a560:	887b      	ldrh	r3, [r7, #2]
 800a562:	2b05      	cmp	r3, #5
 800a564:	d902      	bls.n	800a56c <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a566:	23fc      	movs	r3, #252	; 0xfc
 800a568:	75fb      	strb	r3, [r7, #23]
 800a56a:	e05b      	b.n	800a624 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 800a56c:	787b      	ldrb	r3, [r7, #1]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d106      	bne.n	800a580 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800a572:	2300      	movs	r3, #0
 800a574:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800a576:	2300      	movs	r3, #0
 800a578:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800a57a:	2301      	movs	r3, #1
 800a57c:	73bb      	strb	r3, [r7, #14]
 800a57e:	e00a      	b.n	800a596 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a580:	887b      	ldrh	r3, [r7, #2]
 800a582:	687a      	ldr	r2, [r7, #4]
 800a584:	330c      	adds	r3, #12
 800a586:	009b      	lsls	r3, r3, #2
 800a588:	4413      	add	r3, r2
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800a58e:	2300      	movs	r3, #0
 800a590:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800a592:	2301      	movs	r3, #1
 800a594:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800a596:	887b      	ldrh	r3, [r7, #2]
 800a598:	2b05      	cmp	r3, #5
 800a59a:	d841      	bhi.n	800a620 <VL53L0X_SetLimitCheckEnable+0xe0>
 800a59c:	a201      	add	r2, pc, #4	; (adr r2, 800a5a4 <VL53L0X_SetLimitCheckEnable+0x64>)
 800a59e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5a2:	bf00      	nop
 800a5a4:	0800a5bd 	.word	0x0800a5bd
 800a5a8:	0800a5c7 	.word	0x0800a5c7
 800a5ac:	0800a5dd 	.word	0x0800a5dd
 800a5b0:	0800a5e7 	.word	0x0800a5e7
 800a5b4:	0800a5f1 	.word	0x0800a5f1
 800a5b8:	0800a609 	.word	0x0800a609

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	7bfa      	ldrb	r2, [r7, #15]
 800a5c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 800a5c4:	e02e      	b.n	800a624 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800a5ca:	b29b      	uxth	r3, r3
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	2144      	movs	r1, #68	; 0x44
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f004 f8c3 	bl	800e75c <VL53L0X_WrWord>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	75fb      	strb	r3, [r7, #23]

			break;
 800a5da:	e023      	b.n	800a624 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	7bfa      	ldrb	r2, [r7, #15]
 800a5e0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800a5e4:	e01e      	b.n	800a624 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	7bfa      	ldrb	r2, [r7, #15]
 800a5ea:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800a5ee:	e019      	b.n	800a624 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800a5f0:	7bbb      	ldrb	r3, [r7, #14]
 800a5f2:	005b      	lsls	r3, r3, #1
 800a5f4:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800a5f6:	7b7b      	ldrb	r3, [r7, #13]
 800a5f8:	22fe      	movs	r2, #254	; 0xfe
 800a5fa:	2160      	movs	r1, #96	; 0x60
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f004 f8d7 	bl	800e7b0 <VL53L0X_UpdateByte>
 800a602:	4603      	mov	r3, r0
 800a604:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800a606:	e00d      	b.n	800a624 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 800a608:	7bbb      	ldrb	r3, [r7, #14]
 800a60a:	011b      	lsls	r3, r3, #4
 800a60c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800a60e:	7b7b      	ldrb	r3, [r7, #13]
 800a610:	22ef      	movs	r2, #239	; 0xef
 800a612:	2160      	movs	r1, #96	; 0x60
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f004 f8cb 	bl	800e7b0 <VL53L0X_UpdateByte>
 800a61a:	4603      	mov	r3, r0
 800a61c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800a61e:	e001      	b.n	800a624 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a620:	23fc      	movs	r3, #252	; 0xfc
 800a622:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a624:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d10f      	bne.n	800a64c <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 800a62c:	787b      	ldrb	r3, [r7, #1]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d106      	bne.n	800a640 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800a632:	887b      	ldrh	r3, [r7, #2]
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	4413      	add	r3, r2
 800a638:	2200      	movs	r2, #0
 800a63a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800a63e:	e005      	b.n	800a64c <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800a640:	887b      	ldrh	r3, [r7, #2]
 800a642:	687a      	ldr	r2, [r7, #4]
 800a644:	4413      	add	r3, r2
 800a646:	2201      	movs	r2, #1
 800a648:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a64c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a650:	4618      	mov	r0, r3
 800a652:	3718      	adds	r7, #24
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}

0800a658 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800a658:	b480      	push	{r7}
 800a65a:	b087      	sub	sp, #28
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	60f8      	str	r0, [r7, #12]
 800a660:	460b      	mov	r3, r1
 800a662:	607a      	str	r2, [r7, #4]
 800a664:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a666:	2300      	movs	r3, #0
 800a668:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800a66a:	897b      	ldrh	r3, [r7, #10]
 800a66c:	2b05      	cmp	r3, #5
 800a66e:	d905      	bls.n	800a67c <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a670:	23fc      	movs	r3, #252	; 0xfc
 800a672:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2200      	movs	r2, #0
 800a678:	701a      	strb	r2, [r3, #0]
 800a67a:	e008      	b.n	800a68e <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800a67c:	897b      	ldrh	r3, [r7, #10]
 800a67e:	68fa      	ldr	r2, [r7, #12]
 800a680:	4413      	add	r3, r2
 800a682:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a686:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	7dba      	ldrb	r2, [r7, #22]
 800a68c:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a68e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a692:	4618      	mov	r0, r3
 800a694:	371c      	adds	r7, #28
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr
	...

0800a6a0 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b086      	sub	sp, #24
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	60f8      	str	r0, [r7, #12]
 800a6a8:	460b      	mov	r3, r1
 800a6aa:	607a      	str	r2, [r7, #4]
 800a6ac:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800a6b2:	897b      	ldrh	r3, [r7, #10]
 800a6b4:	68fa      	ldr	r2, [r7, #12]
 800a6b6:	4413      	add	r3, r2
 800a6b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a6bc:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800a6be:	7dbb      	ldrb	r3, [r7, #22]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d107      	bne.n	800a6d4 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a6c4:	897b      	ldrh	r3, [r7, #10]
 800a6c6:	68fa      	ldr	r2, [r7, #12]
 800a6c8:	330c      	adds	r3, #12
 800a6ca:	009b      	lsls	r3, r3, #2
 800a6cc:	4413      	add	r3, r2
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	605a      	str	r2, [r3, #4]
 800a6d2:	e040      	b.n	800a756 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800a6d4:	897b      	ldrh	r3, [r7, #10]
 800a6d6:	2b05      	cmp	r3, #5
 800a6d8:	d830      	bhi.n	800a73c <VL53L0X_SetLimitCheckValue+0x9c>
 800a6da:	a201      	add	r2, pc, #4	; (adr r2, 800a6e0 <VL53L0X_SetLimitCheckValue+0x40>)
 800a6dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6e0:	0800a6f9 	.word	0x0800a6f9
 800a6e4:	0800a701 	.word	0x0800a701
 800a6e8:	0800a717 	.word	0x0800a717
 800a6ec:	0800a71f 	.word	0x0800a71f
 800a6f0:	0800a727 	.word	0x0800a727
 800a6f4:	0800a727 	.word	0x0800a727

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	687a      	ldr	r2, [r7, #4]
 800a6fc:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800a6fe:	e01f      	b.n	800a740 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800a704:	b29b      	uxth	r3, r3
 800a706:	461a      	mov	r2, r3
 800a708:	2144      	movs	r1, #68	; 0x44
 800a70a:	68f8      	ldr	r0, [r7, #12]
 800a70c:	f004 f826 	bl	800e75c <VL53L0X_WrWord>
 800a710:	4603      	mov	r3, r0
 800a712:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800a714:	e014      	b.n	800a740 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	687a      	ldr	r2, [r7, #4]
 800a71a:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 800a71c:	e010      	b.n	800a740 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	687a      	ldr	r2, [r7, #4]
 800a722:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800a724:	e00c      	b.n	800a740 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800a72a:	b29b      	uxth	r3, r3
 800a72c:	461a      	mov	r2, r3
 800a72e:	2164      	movs	r1, #100	; 0x64
 800a730:	68f8      	ldr	r0, [r7, #12]
 800a732:	f004 f813 	bl	800e75c <VL53L0X_WrWord>
 800a736:	4603      	mov	r3, r0
 800a738:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800a73a:	e001      	b.n	800a740 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a73c:	23fc      	movs	r3, #252	; 0xfc
 800a73e:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a740:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d106      	bne.n	800a756 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a748:	897b      	ldrh	r3, [r7, #10]
 800a74a:	68fa      	ldr	r2, [r7, #12]
 800a74c:	330c      	adds	r3, #12
 800a74e:	009b      	lsls	r3, r3, #2
 800a750:	4413      	add	r3, r2
 800a752:	687a      	ldr	r2, [r7, #4]
 800a754:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a756:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	3718      	adds	r7, #24
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}
 800a762:	bf00      	nop

0800a764 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b088      	sub	sp, #32
 800a768:	af00      	add	r7, sp, #0
 800a76a:	60f8      	str	r0, [r7, #12]
 800a76c:	460b      	mov	r3, r1
 800a76e:	607a      	str	r2, [r7, #4]
 800a770:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a772:	2300      	movs	r3, #0
 800a774:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800a776:	2300      	movs	r3, #0
 800a778:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800a77a:	897b      	ldrh	r3, [r7, #10]
 800a77c:	2b05      	cmp	r3, #5
 800a77e:	d847      	bhi.n	800a810 <VL53L0X_GetLimitCheckValue+0xac>
 800a780:	a201      	add	r2, pc, #4	; (adr r2, 800a788 <VL53L0X_GetLimitCheckValue+0x24>)
 800a782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a786:	bf00      	nop
 800a788:	0800a7a1 	.word	0x0800a7a1
 800a78c:	0800a7ad 	.word	0x0800a7ad
 800a790:	0800a7d3 	.word	0x0800a7d3
 800a794:	0800a7df 	.word	0x0800a7df
 800a798:	0800a7eb 	.word	0x0800a7eb
 800a79c:	0800a7eb 	.word	0x0800a7eb

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7a4:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	77bb      	strb	r3, [r7, #30]
		break;
 800a7aa:	e033      	b.n	800a814 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800a7ac:	f107 0316 	add.w	r3, r7, #22
 800a7b0:	461a      	mov	r2, r3
 800a7b2:	2144      	movs	r1, #68	; 0x44
 800a7b4:	68f8      	ldr	r0, [r7, #12]
 800a7b6:	f004 f859 	bl	800e86c <VL53L0X_RdWord>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800a7be:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d102      	bne.n	800a7cc <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800a7c6:	8afb      	ldrh	r3, [r7, #22]
 800a7c8:	025b      	lsls	r3, r3, #9
 800a7ca:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	77bb      	strb	r3, [r7, #30]
		break;
 800a7d0:	e020      	b.n	800a814 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7d6:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	77bb      	strb	r3, [r7, #30]
		break;
 800a7dc:	e01a      	b.n	800a814 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7e2:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	77bb      	strb	r3, [r7, #30]
		break;
 800a7e8:	e014      	b.n	800a814 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800a7ea:	f107 0316 	add.w	r3, r7, #22
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	2164      	movs	r1, #100	; 0x64
 800a7f2:	68f8      	ldr	r0, [r7, #12]
 800a7f4:	f004 f83a 	bl	800e86c <VL53L0X_RdWord>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800a7fc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d102      	bne.n	800a80a <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800a804:	8afb      	ldrh	r3, [r7, #22]
 800a806:	025b      	lsls	r3, r3, #9
 800a808:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800a80a:	2300      	movs	r3, #0
 800a80c:	77bb      	strb	r3, [r7, #30]
		break;
 800a80e:	e001      	b.n	800a814 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a810:	23fc      	movs	r3, #252	; 0xfc
 800a812:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a814:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d12a      	bne.n	800a872 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 800a81c:	7fbb      	ldrb	r3, [r7, #30]
 800a81e:	2b01      	cmp	r3, #1
 800a820:	d124      	bne.n	800a86c <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800a822:	69bb      	ldr	r3, [r7, #24]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d110      	bne.n	800a84a <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 800a828:	897b      	ldrh	r3, [r7, #10]
 800a82a:	68fa      	ldr	r2, [r7, #12]
 800a82c:	330c      	adds	r3, #12
 800a82e:	009b      	lsls	r3, r3, #2
 800a830:	4413      	add	r3, r2
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	69ba      	ldr	r2, [r7, #24]
 800a83a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800a83c:	897b      	ldrh	r3, [r7, #10]
 800a83e:	68fa      	ldr	r2, [r7, #12]
 800a840:	4413      	add	r3, r2
 800a842:	2200      	movs	r2, #0
 800a844:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800a848:	e013      	b.n	800a872 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	69ba      	ldr	r2, [r7, #24]
 800a84e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800a850:	897b      	ldrh	r3, [r7, #10]
 800a852:	68fa      	ldr	r2, [r7, #12]
 800a854:	330c      	adds	r3, #12
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	4413      	add	r3, r2
 800a85a:	69ba      	ldr	r2, [r7, #24]
 800a85c:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800a85e:	897b      	ldrh	r3, [r7, #10]
 800a860:	68fa      	ldr	r2, [r7, #12]
 800a862:	4413      	add	r3, r2
 800a864:	2201      	movs	r2, #1
 800a866:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800a86a:	e002      	b.n	800a872 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	69ba      	ldr	r2, [r7, #24]
 800a870:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a872:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800a876:	4618      	mov	r0, r3
 800a878:	3720      	adds	r7, #32
 800a87a:	46bd      	mov	sp, r7
 800a87c:	bd80      	pop	{r7, pc}
 800a87e:	bf00      	nop

0800a880 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b084      	sub	sp, #16
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a88a:	2300      	movs	r3, #0
 800a88c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800a88e:	f107 030e 	add.w	r3, r7, #14
 800a892:	461a      	mov	r2, r3
 800a894:	2101      	movs	r1, #1
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f003 ffbe 	bl	800e818 <VL53L0X_RdByte>
 800a89c:	4603      	mov	r3, r0
 800a89e:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800a8a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10e      	bne.n	800a8c6 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 800a8a8:	7bba      	ldrb	r2, [r7, #14]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 800a8b0:	7bbb      	ldrb	r3, [r7, #14]
 800a8b2:	b25b      	sxtb	r3, r3
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	da03      	bge.n	800a8c0 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	701a      	strb	r2, [r3, #0]
 800a8be:	e002      	b.n	800a8c6 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a8c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d104      	bne.n	800a8d8 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	781a      	ldrb	r2, [r3, #0]
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a8d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a8dc:	4618      	mov	r0, r3
 800a8de:	3710      	adds	r7, #16
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}

0800a8e4 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800a8f0:	f107 030e 	add.w	r3, r7, #14
 800a8f4:	4619      	mov	r1, r3
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f7ff fbd2 	bl	800a0a0 <VL53L0X_GetDeviceMode>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800a900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a904:	2b00      	cmp	r3, #0
 800a906:	d107      	bne.n	800a918 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800a908:	7bbb      	ldrb	r3, [r7, #14]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d104      	bne.n	800a918 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 f898 	bl	800aa44 <VL53L0X_StartMeasurement>
 800a914:	4603      	mov	r3, r0
 800a916:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800a918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d104      	bne.n	800a92a <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f001 fb6f 	bl	800c004 <VL53L0X_measurement_poll_for_completion>
 800a926:	4603      	mov	r3, r0
 800a928:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800a92a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d106      	bne.n	800a940 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800a932:	7bbb      	ldrb	r3, [r7, #14]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d103      	bne.n	800a940 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2203      	movs	r2, #3
 800a93c:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800a940:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3710      	adds	r7, #16
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}

0800a94c <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b086      	sub	sp, #24
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a958:	2300      	movs	r3, #0
 800a95a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 800a95c:	2301      	movs	r3, #1
 800a95e:	687a      	ldr	r2, [r7, #4]
 800a960:	68b9      	ldr	r1, [r7, #8]
 800a962:	68f8      	ldr	r0, [r7, #12]
 800a964:	f001 fb11 	bl	800bf8a <VL53L0X_perform_ref_calibration>
 800a968:	4603      	mov	r3, r0
 800a96a:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 800a96c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a970:	4618      	mov	r0, r3
 800a972:	3718      	adds	r7, #24
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b086      	sub	sp, #24
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
 800a980:	460b      	mov	r3, r1
 800a982:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a984:	2300      	movs	r3, #0
 800a986:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800a98e:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800a990:	7dbb      	ldrb	r3, [r7, #22]
 800a992:	2b01      	cmp	r3, #1
 800a994:	d005      	beq.n	800a9a2 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800a996:	7dbb      	ldrb	r3, [r7, #22]
 800a998:	2b02      	cmp	r3, #2
 800a99a:	d002      	beq.n	800a9a2 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800a99c:	7dbb      	ldrb	r3, [r7, #22]
 800a99e:	2b03      	cmp	r3, #3
 800a9a0:	d147      	bne.n	800aa32 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800a9a2:	f107 030c 	add.w	r3, r7, #12
 800a9a6:	f107 0210 	add.w	r2, r7, #16
 800a9aa:	2101      	movs	r1, #1
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f000 fbc3 	bl	800b138 <VL53L0X_GetInterruptThresholds>
 800a9b2:	4603      	mov	r3, r0
 800a9b4:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800a9b6:	693b      	ldr	r3, [r7, #16]
 800a9b8:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800a9bc:	d803      	bhi.n	800a9c6 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800a9be:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800a9c0:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800a9c4:	d935      	bls.n	800aa32 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 800a9c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d131      	bne.n	800aa32 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800a9ce:	78fb      	ldrb	r3, [r7, #3]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d006      	beq.n	800a9e2 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 800a9d4:	491a      	ldr	r1, [pc, #104]	; (800aa40 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f002 ff86 	bl	800d8e8 <VL53L0X_load_tuning_settings>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	75fb      	strb	r3, [r7, #23]
 800a9e0:	e027      	b.n	800aa32 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800a9e2:	2204      	movs	r2, #4
 800a9e4:	21ff      	movs	r1, #255	; 0xff
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f003 fe94 	bl	800e714 <VL53L0X_WrByte>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	461a      	mov	r2, r3
 800a9f0:	7dfb      	ldrb	r3, [r7, #23]
 800a9f2:	4313      	orrs	r3, r2
 800a9f4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	2170      	movs	r1, #112	; 0x70
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f003 fe8a 	bl	800e714 <VL53L0X_WrByte>
 800aa00:	4603      	mov	r3, r0
 800aa02:	461a      	mov	r2, r3
 800aa04:	7dfb      	ldrb	r3, [r7, #23]
 800aa06:	4313      	orrs	r3, r2
 800aa08:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	21ff      	movs	r1, #255	; 0xff
 800aa0e:	6878      	ldr	r0, [r7, #4]
 800aa10:	f003 fe80 	bl	800e714 <VL53L0X_WrByte>
 800aa14:	4603      	mov	r3, r0
 800aa16:	461a      	mov	r2, r3
 800aa18:	7dfb      	ldrb	r3, [r7, #23]
 800aa1a:	4313      	orrs	r3, r2
 800aa1c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800aa1e:	2200      	movs	r2, #0
 800aa20:	2180      	movs	r1, #128	; 0x80
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f003 fe76 	bl	800e714 <VL53L0X_WrByte>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	7dfb      	ldrb	r3, [r7, #23]
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800aa32:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800aa36:	4618      	mov	r0, r3
 800aa38:	3718      	adds	r7, #24
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	bd80      	pop	{r7, pc}
 800aa3e:	bf00      	nop
 800aa40:	20000100 	.word	0x20000100

0800aa44 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b086      	sub	sp, #24
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800aa50:	2301      	movs	r3, #1
 800aa52:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800aa54:	f107 030e 	add.w	r3, r7, #14
 800aa58:	4619      	mov	r1, r3
 800aa5a:	6878      	ldr	r0, [r7, #4]
 800aa5c:	f7ff fb20 	bl	800a0a0 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800aa60:	2201      	movs	r2, #1
 800aa62:	2180      	movs	r1, #128	; 0x80
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f003 fe55 	bl	800e714 <VL53L0X_WrByte>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800aa6e:	2201      	movs	r2, #1
 800aa70:	21ff      	movs	r1, #255	; 0xff
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f003 fe4e 	bl	800e714 <VL53L0X_WrByte>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	2100      	movs	r1, #0
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f003 fe47 	bl	800e714 <VL53L0X_WrByte>
 800aa86:	4603      	mov	r3, r0
 800aa88:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 800aa90:	461a      	mov	r2, r3
 800aa92:	2191      	movs	r1, #145	; 0x91
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f003 fe3d 	bl	800e714 <VL53L0X_WrByte>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800aa9e:	2201      	movs	r2, #1
 800aaa0:	2100      	movs	r1, #0
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f003 fe36 	bl	800e714 <VL53L0X_WrByte>
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800aaac:	2200      	movs	r2, #0
 800aaae:	21ff      	movs	r1, #255	; 0xff
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f003 fe2f 	bl	800e714 <VL53L0X_WrByte>
 800aab6:	4603      	mov	r3, r0
 800aab8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800aaba:	2200      	movs	r2, #0
 800aabc:	2180      	movs	r1, #128	; 0x80
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f003 fe28 	bl	800e714 <VL53L0X_WrByte>
 800aac4:	4603      	mov	r3, r0
 800aac6:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800aac8:	7bbb      	ldrb	r3, [r7, #14]
 800aaca:	2b03      	cmp	r3, #3
 800aacc:	d054      	beq.n	800ab78 <VL53L0X_StartMeasurement+0x134>
 800aace:	2b03      	cmp	r3, #3
 800aad0:	dc6c      	bgt.n	800abac <VL53L0X_StartMeasurement+0x168>
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d002      	beq.n	800aadc <VL53L0X_StartMeasurement+0x98>
 800aad6:	2b01      	cmp	r3, #1
 800aad8:	d034      	beq.n	800ab44 <VL53L0X_StartMeasurement+0x100>
 800aada:	e067      	b.n	800abac <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800aadc:	2201      	movs	r2, #1
 800aade:	2100      	movs	r1, #0
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f003 fe17 	bl	800e714 <VL53L0X_WrByte>
 800aae6:	4603      	mov	r3, r0
 800aae8:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800aaea:	7bfb      	ldrb	r3, [r7, #15]
 800aaec:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800aaee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d15d      	bne.n	800abb2 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d008      	beq.n	800ab12 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800ab00:	f107 030d 	add.w	r3, r7, #13
 800ab04:	461a      	mov	r2, r3
 800ab06:	2100      	movs	r1, #0
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f003 fe85 	bl	800e818 <VL53L0X_RdByte>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	3301      	adds	r3, #1
 800ab16:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800ab18:	7b7a      	ldrb	r2, [r7, #13]
 800ab1a:	7bfb      	ldrb	r3, [r7, #15]
 800ab1c:	4013      	ands	r3, r2
 800ab1e:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800ab20:	7bfa      	ldrb	r2, [r7, #15]
 800ab22:	429a      	cmp	r2, r3
 800ab24:	d107      	bne.n	800ab36 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800ab26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d103      	bne.n	800ab36 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800ab2e:	693b      	ldr	r3, [r7, #16]
 800ab30:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800ab34:	d3e1      	bcc.n	800aafa <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800ab36:	693b      	ldr	r3, [r7, #16]
 800ab38:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800ab3c:	d339      	bcc.n	800abb2 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800ab3e:	23f9      	movs	r3, #249	; 0xf9
 800ab40:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800ab42:	e036      	b.n	800abb2 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800ab44:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d105      	bne.n	800ab58 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800ab4c:	2101      	movs	r1, #1
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f7ff ff12 	bl	800a978 <VL53L0X_CheckAndLoadInterruptSettings>
 800ab54:	4603      	mov	r3, r0
 800ab56:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800ab58:	2202      	movs	r2, #2
 800ab5a:	2100      	movs	r1, #0
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f003 fdd9 	bl	800e714 <VL53L0X_WrByte>
 800ab62:	4603      	mov	r3, r0
 800ab64:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800ab66:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d123      	bne.n	800abb6 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2204      	movs	r2, #4
 800ab72:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800ab76:	e01e      	b.n	800abb6 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800ab78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d105      	bne.n	800ab8c <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800ab80:	2101      	movs	r1, #1
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f7ff fef8 	bl	800a978 <VL53L0X_CheckAndLoadInterruptSettings>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800ab8c:	2204      	movs	r2, #4
 800ab8e:	2100      	movs	r1, #0
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f003 fdbf 	bl	800e714 <VL53L0X_WrByte>
 800ab96:	4603      	mov	r3, r0
 800ab98:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800ab9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d10b      	bne.n	800abba <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2204      	movs	r2, #4
 800aba6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800abaa:	e006      	b.n	800abba <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800abac:	23f8      	movs	r3, #248	; 0xf8
 800abae:	75fb      	strb	r3, [r7, #23]
 800abb0:	e004      	b.n	800abbc <VL53L0X_StartMeasurement+0x178>
		break;
 800abb2:	bf00      	nop
 800abb4:	e002      	b.n	800abbc <VL53L0X_StartMeasurement+0x178>
		break;
 800abb6:	bf00      	nop
 800abb8:	e000      	b.n	800abbc <VL53L0X_StartMeasurement+0x178>
		break;
 800abba:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800abbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3718      	adds	r7, #24
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}

0800abc8 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b084      	sub	sp, #16
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800abd2:	2300      	movs	r3, #0
 800abd4:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800abdc:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800abde:	7bbb      	ldrb	r3, [r7, #14]
 800abe0:	2b04      	cmp	r3, #4
 800abe2:	d112      	bne.n	800ac0a <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800abe4:	f107 0308 	add.w	r3, r7, #8
 800abe8:	4619      	mov	r1, r3
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f000 fb1a 	bl	800b224 <VL53L0X_GetInterruptMaskStatus>
 800abf0:	4603      	mov	r3, r0
 800abf2:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	2b04      	cmp	r3, #4
 800abf8:	d103      	bne.n	800ac02 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	2201      	movs	r2, #1
 800abfe:	701a      	strb	r2, [r3, #0]
 800ac00:	e01c      	b.n	800ac3c <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	2200      	movs	r2, #0
 800ac06:	701a      	strb	r2, [r3, #0]
 800ac08:	e018      	b.n	800ac3c <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800ac0a:	f107 030d 	add.w	r3, r7, #13
 800ac0e:	461a      	mov	r2, r3
 800ac10:	2114      	movs	r1, #20
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f003 fe00 	bl	800e818 <VL53L0X_RdByte>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800ac1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d10b      	bne.n	800ac3c <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800ac24:	7b7b      	ldrb	r3, [r7, #13]
 800ac26:	f003 0301 	and.w	r3, r3, #1
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d003      	beq.n	800ac36 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	2201      	movs	r2, #1
 800ac32:	701a      	strb	r2, [r3, #0]
 800ac34:	e002      	b.n	800ac3c <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ac3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ac40:	4618      	mov	r0, r3
 800ac42:	3710      	adds	r7, #16
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800ac48:	b5b0      	push	{r4, r5, r7, lr}
 800ac4a:	b096      	sub	sp, #88	; 0x58
 800ac4c:	af02      	add	r7, sp, #8
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ac52:	2300      	movs	r3, #0
 800ac54:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800ac58:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ac5c:	230c      	movs	r3, #12
 800ac5e:	2114      	movs	r1, #20
 800ac60:	6878      	ldr	r0, [r7, #4]
 800ac62:	f003 fd2b 	bl	800e6bc <VL53L0X_ReadMulti>
 800ac66:	4603      	mov	r3, r0
 800ac68:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800ac6c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	f040 80d1 	bne.w	800ae18 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800ac82:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800ac86:	b29b      	uxth	r3, r3
 800ac88:	021b      	lsls	r3, r3, #8
 800ac8a:	b29a      	uxth	r2, r3
 800ac8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ac90:	b29b      	uxth	r3, r3
 800ac92:	4413      	add	r3, r2
 800ac94:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800ac9e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800aca2:	b29b      	uxth	r3, r3
 800aca4:	021b      	lsls	r3, r3, #8
 800aca6:	b29a      	uxth	r2, r3
 800aca8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800acac:	b29b      	uxth	r3, r3
 800acae:	4413      	add	r3, r2
 800acb0:	b29b      	uxth	r3, r3
 800acb2:	025b      	lsls	r3, r3, #9
 800acb4:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800acba:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800acbc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	021b      	lsls	r3, r3, #8
 800acc4:	b29a      	uxth	r2, r3
 800acc6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800acca:	b29b      	uxth	r3, r3
 800accc:	4413      	add	r3, r2
 800acce:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800acd2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800acd6:	025b      	lsls	r3, r3, #9
 800acd8:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800acde:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	021b      	lsls	r3, r3, #8
 800ace6:	b29a      	uxth	r2, r3
 800ace8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800acec:	b29b      	uxth	r3, r3
 800acee:	4413      	add	r3, r2
 800acf0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800acfa:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800acfc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ad00:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 800ad0a:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800ad12:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800ad16:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800ad18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad1c:	d046      	beq.n	800adac <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800ad1e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800ad20:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800ad24:	fb02 f303 	mul.w	r3, r2, r3
 800ad28:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ad2c:	4a57      	ldr	r2, [pc, #348]	; (800ae8c <VL53L0X_GetRangingMeasurementData+0x244>)
 800ad2e:	fb82 1203 	smull	r1, r2, r2, r3
 800ad32:	1192      	asrs	r2, r2, #6
 800ad34:	17db      	asrs	r3, r3, #31
 800ad36:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800ad38:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6a1b      	ldr	r3, [r3, #32]
 800ad40:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	7f1b      	ldrb	r3, [r3, #28]
 800ad46:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800ad4a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d02c      	beq.n	800adac <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800ad52:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ad54:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800ad58:	fb02 f303 	mul.w	r3, r2, r3
 800ad5c:	121a      	asrs	r2, r3, #8
					<= 0) {
 800ad5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d10d      	bne.n	800ad80 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 800ad64:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d004      	beq.n	800ad76 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 800ad6c:	f242 23b8 	movw	r3, #8888	; 0x22b8
 800ad70:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800ad74:	e016      	b.n	800ada4 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 800ad76:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 800ad7a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800ad7e:	e011      	b.n	800ada4 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800ad80:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800ad84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ad86:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800ad8a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ad8c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 800ad90:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800ad94:	121b      	asrs	r3, r3, #8
 800ad96:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800ad98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad9a:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800ad9c:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800ada0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800ada4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800ada8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800adac:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d00d      	beq.n	800add0 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800adb4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800adb8:	089b      	lsrs	r3, r3, #2
 800adba:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800adc0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800adc4:	b2db      	uxtb	r3, r3
 800adc6:	019b      	lsls	r3, r3, #6
 800adc8:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	75da      	strb	r2, [r3, #23]
 800adce:	e006      	b.n	800adde <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800add6:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	2200      	movs	r2, #0
 800addc:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800adde:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800ade2:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800ade6:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800adea:	9301      	str	r3, [sp, #4]
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	9300      	str	r3, [sp, #0]
 800adf0:	4613      	mov	r3, r2
 800adf2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f003 fa15 	bl	800e224 <VL53L0X_get_pal_range_status>
 800adfa:	4603      	mov	r3, r0
 800adfc:	461a      	mov	r2, r3
 800adfe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800ae02:	4313      	orrs	r3, r2
 800ae04:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800ae08:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d103      	bne.n	800ae18 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800ae10:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ae18:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d12f      	bne.n	800ae80 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	f107 040c 	add.w	r4, r7, #12
 800ae26:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800ae2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ae2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ae2e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ae32:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800ae3a:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800ae40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800ae48:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800ae4e:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800ae54:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800ae5a:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800ae60:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800ae66:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800ae70:	f107 050c 	add.w	r5, r7, #12
 800ae74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ae76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ae78:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ae7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ae80:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	3750      	adds	r7, #80	; 0x50
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	bdb0      	pop	{r4, r5, r7, pc}
 800ae8c:	10624dd3 	.word	0x10624dd3

0800ae90 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b084      	sub	sp, #16
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
 800ae98:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800ae9e:	2100      	movs	r1, #0
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f7ff f8d1 	bl	800a048 <VL53L0X_SetDeviceMode>
 800aea6:	4603      	mov	r3, r0
 800aea8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800aeaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d104      	bne.n	800aebc <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800aeb2:	6878      	ldr	r0, [r7, #4]
 800aeb4:	f7ff fd16 	bl	800a8e4 <VL53L0X_PerformSingleMeasurement>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800aebc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d105      	bne.n	800aed0 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800aec4:	6839      	ldr	r1, [r7, #0]
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f7ff febe 	bl	800ac48 <VL53L0X_GetRangingMeasurementData>
 800aecc:	4603      	mov	r3, r0
 800aece:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800aed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d105      	bne.n	800aee4 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800aed8:	2100      	movs	r1, #0
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f000 f962 	bl	800b1a4 <VL53L0X_ClearInterruptMask>
 800aee0:	4603      	mov	r3, r0
 800aee2:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800aee4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aee8:	4618      	mov	r0, r3
 800aeea:	3710      	adds	r7, #16
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}

0800aef0 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b084      	sub	sp, #16
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	4608      	mov	r0, r1
 800aefa:	4611      	mov	r1, r2
 800aefc:	461a      	mov	r2, r3
 800aefe:	4603      	mov	r3, r0
 800af00:	70fb      	strb	r3, [r7, #3]
 800af02:	460b      	mov	r3, r1
 800af04:	70bb      	strb	r3, [r7, #2]
 800af06:	4613      	mov	r3, r2
 800af08:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af0a:	2300      	movs	r3, #0
 800af0c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800af0e:	78fb      	ldrb	r3, [r7, #3]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d002      	beq.n	800af1a <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800af14:	23f6      	movs	r3, #246	; 0xf6
 800af16:	73fb      	strb	r3, [r7, #15]
 800af18:	e107      	b.n	800b12a <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800af1a:	78bb      	ldrb	r3, [r7, #2]
 800af1c:	2b14      	cmp	r3, #20
 800af1e:	d110      	bne.n	800af42 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800af20:	7e3b      	ldrb	r3, [r7, #24]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d102      	bne.n	800af2c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800af26:	2310      	movs	r3, #16
 800af28:	73bb      	strb	r3, [r7, #14]
 800af2a:	e001      	b.n	800af30 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800af2c:	2301      	movs	r3, #1
 800af2e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800af30:	7bbb      	ldrb	r3, [r7, #14]
 800af32:	461a      	mov	r2, r3
 800af34:	2184      	movs	r1, #132	; 0x84
 800af36:	6878      	ldr	r0, [r7, #4]
 800af38:	f003 fbec 	bl	800e714 <VL53L0X_WrByte>
 800af3c:	4603      	mov	r3, r0
 800af3e:	73fb      	strb	r3, [r7, #15]
 800af40:	e0f3      	b.n	800b12a <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800af42:	78bb      	ldrb	r3, [r7, #2]
 800af44:	2b15      	cmp	r3, #21
 800af46:	f040 8097 	bne.w	800b078 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800af4a:	2201      	movs	r2, #1
 800af4c:	21ff      	movs	r1, #255	; 0xff
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f003 fbe0 	bl	800e714 <VL53L0X_WrByte>
 800af54:	4603      	mov	r3, r0
 800af56:	461a      	mov	r2, r3
 800af58:	7bfb      	ldrb	r3, [r7, #15]
 800af5a:	4313      	orrs	r3, r2
 800af5c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800af5e:	2200      	movs	r2, #0
 800af60:	2100      	movs	r1, #0
 800af62:	6878      	ldr	r0, [r7, #4]
 800af64:	f003 fbd6 	bl	800e714 <VL53L0X_WrByte>
 800af68:	4603      	mov	r3, r0
 800af6a:	461a      	mov	r2, r3
 800af6c:	7bfb      	ldrb	r3, [r7, #15]
 800af6e:	4313      	orrs	r3, r2
 800af70:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800af72:	2200      	movs	r2, #0
 800af74:	21ff      	movs	r1, #255	; 0xff
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f003 fbcc 	bl	800e714 <VL53L0X_WrByte>
 800af7c:	4603      	mov	r3, r0
 800af7e:	461a      	mov	r2, r3
 800af80:	7bfb      	ldrb	r3, [r7, #15]
 800af82:	4313      	orrs	r3, r2
 800af84:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800af86:	2201      	movs	r2, #1
 800af88:	2180      	movs	r1, #128	; 0x80
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f003 fbc2 	bl	800e714 <VL53L0X_WrByte>
 800af90:	4603      	mov	r3, r0
 800af92:	461a      	mov	r2, r3
 800af94:	7bfb      	ldrb	r3, [r7, #15]
 800af96:	4313      	orrs	r3, r2
 800af98:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800af9a:	2202      	movs	r2, #2
 800af9c:	2185      	movs	r1, #133	; 0x85
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f003 fbb8 	bl	800e714 <VL53L0X_WrByte>
 800afa4:	4603      	mov	r3, r0
 800afa6:	461a      	mov	r2, r3
 800afa8:	7bfb      	ldrb	r3, [r7, #15]
 800afaa:	4313      	orrs	r3, r2
 800afac:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800afae:	2204      	movs	r2, #4
 800afb0:	21ff      	movs	r1, #255	; 0xff
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f003 fbae 	bl	800e714 <VL53L0X_WrByte>
 800afb8:	4603      	mov	r3, r0
 800afba:	461a      	mov	r2, r3
 800afbc:	7bfb      	ldrb	r3, [r7, #15]
 800afbe:	4313      	orrs	r3, r2
 800afc0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800afc2:	2200      	movs	r2, #0
 800afc4:	21cd      	movs	r1, #205	; 0xcd
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f003 fba4 	bl	800e714 <VL53L0X_WrByte>
 800afcc:	4603      	mov	r3, r0
 800afce:	461a      	mov	r2, r3
 800afd0:	7bfb      	ldrb	r3, [r7, #15]
 800afd2:	4313      	orrs	r3, r2
 800afd4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800afd6:	2211      	movs	r2, #17
 800afd8:	21cc      	movs	r1, #204	; 0xcc
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f003 fb9a 	bl	800e714 <VL53L0X_WrByte>
 800afe0:	4603      	mov	r3, r0
 800afe2:	461a      	mov	r2, r3
 800afe4:	7bfb      	ldrb	r3, [r7, #15]
 800afe6:	4313      	orrs	r3, r2
 800afe8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800afea:	2207      	movs	r2, #7
 800afec:	21ff      	movs	r1, #255	; 0xff
 800afee:	6878      	ldr	r0, [r7, #4]
 800aff0:	f003 fb90 	bl	800e714 <VL53L0X_WrByte>
 800aff4:	4603      	mov	r3, r0
 800aff6:	461a      	mov	r2, r3
 800aff8:	7bfb      	ldrb	r3, [r7, #15]
 800affa:	4313      	orrs	r3, r2
 800affc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800affe:	2200      	movs	r2, #0
 800b000:	21be      	movs	r1, #190	; 0xbe
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f003 fb86 	bl	800e714 <VL53L0X_WrByte>
 800b008:	4603      	mov	r3, r0
 800b00a:	461a      	mov	r2, r3
 800b00c:	7bfb      	ldrb	r3, [r7, #15]
 800b00e:	4313      	orrs	r3, r2
 800b010:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800b012:	2206      	movs	r2, #6
 800b014:	21ff      	movs	r1, #255	; 0xff
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f003 fb7c 	bl	800e714 <VL53L0X_WrByte>
 800b01c:	4603      	mov	r3, r0
 800b01e:	461a      	mov	r2, r3
 800b020:	7bfb      	ldrb	r3, [r7, #15]
 800b022:	4313      	orrs	r3, r2
 800b024:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800b026:	2209      	movs	r2, #9
 800b028:	21cc      	movs	r1, #204	; 0xcc
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	f003 fb72 	bl	800e714 <VL53L0X_WrByte>
 800b030:	4603      	mov	r3, r0
 800b032:	461a      	mov	r2, r3
 800b034:	7bfb      	ldrb	r3, [r7, #15]
 800b036:	4313      	orrs	r3, r2
 800b038:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b03a:	2200      	movs	r2, #0
 800b03c:	21ff      	movs	r1, #255	; 0xff
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f003 fb68 	bl	800e714 <VL53L0X_WrByte>
 800b044:	4603      	mov	r3, r0
 800b046:	461a      	mov	r2, r3
 800b048:	7bfb      	ldrb	r3, [r7, #15]
 800b04a:	4313      	orrs	r3, r2
 800b04c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b04e:	2201      	movs	r2, #1
 800b050:	21ff      	movs	r1, #255	; 0xff
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f003 fb5e 	bl	800e714 <VL53L0X_WrByte>
 800b058:	4603      	mov	r3, r0
 800b05a:	461a      	mov	r2, r3
 800b05c:	7bfb      	ldrb	r3, [r7, #15]
 800b05e:	4313      	orrs	r3, r2
 800b060:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b062:	2200      	movs	r2, #0
 800b064:	2100      	movs	r1, #0
 800b066:	6878      	ldr	r0, [r7, #4]
 800b068:	f003 fb54 	bl	800e714 <VL53L0X_WrByte>
 800b06c:	4603      	mov	r3, r0
 800b06e:	461a      	mov	r2, r3
 800b070:	7bfb      	ldrb	r3, [r7, #15]
 800b072:	4313      	orrs	r3, r2
 800b074:	73fb      	strb	r3, [r7, #15]
 800b076:	e058      	b.n	800b12a <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800b078:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d121      	bne.n	800b0c4 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800b080:	787b      	ldrb	r3, [r7, #1]
 800b082:	2b04      	cmp	r3, #4
 800b084:	d81b      	bhi.n	800b0be <VL53L0X_SetGpioConfig+0x1ce>
 800b086:	a201      	add	r2, pc, #4	; (adr r2, 800b08c <VL53L0X_SetGpioConfig+0x19c>)
 800b088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b08c:	0800b0a1 	.word	0x0800b0a1
 800b090:	0800b0a7 	.word	0x0800b0a7
 800b094:	0800b0ad 	.word	0x0800b0ad
 800b098:	0800b0b3 	.word	0x0800b0b3
 800b09c:	0800b0b9 	.word	0x0800b0b9
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	73bb      	strb	r3, [r7, #14]
				break;
 800b0a4:	e00f      	b.n	800b0c6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	73bb      	strb	r3, [r7, #14]
				break;
 800b0aa:	e00c      	b.n	800b0c6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800b0ac:	2302      	movs	r3, #2
 800b0ae:	73bb      	strb	r3, [r7, #14]
				break;
 800b0b0:	e009      	b.n	800b0c6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800b0b2:	2303      	movs	r3, #3
 800b0b4:	73bb      	strb	r3, [r7, #14]
				break;
 800b0b6:	e006      	b.n	800b0c6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800b0b8:	2304      	movs	r3, #4
 800b0ba:	73bb      	strb	r3, [r7, #14]
				break;
 800b0bc:	e003      	b.n	800b0c6 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800b0be:	23f5      	movs	r3, #245	; 0xf5
 800b0c0:	73fb      	strb	r3, [r7, #15]
 800b0c2:	e000      	b.n	800b0c6 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 800b0c4:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 800b0c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d107      	bne.n	800b0de <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800b0ce:	7bbb      	ldrb	r3, [r7, #14]
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	210a      	movs	r1, #10
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f003 fb1d 	bl	800e714 <VL53L0X_WrByte>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800b0de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d10f      	bne.n	800b106 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800b0e6:	7e3b      	ldrb	r3, [r7, #24]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d102      	bne.n	800b0f2 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	73bb      	strb	r3, [r7, #14]
 800b0f0:	e001      	b.n	800b0f6 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800b0f2:	2310      	movs	r3, #16
 800b0f4:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800b0f6:	7bbb      	ldrb	r3, [r7, #14]
 800b0f8:	22ef      	movs	r2, #239	; 0xef
 800b0fa:	2184      	movs	r1, #132	; 0x84
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f003 fb57 	bl	800e7b0 <VL53L0X_UpdateByte>
 800b102:	4603      	mov	r3, r0
 800b104:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800b106:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d103      	bne.n	800b116 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	787a      	ldrb	r2, [r7, #1]
 800b112:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800b116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d105      	bne.n	800b12a <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b11e:	2100      	movs	r1, #0
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 f83f 	bl	800b1a4 <VL53L0X_ClearInterruptMask>
 800b126:	4603      	mov	r3, r0
 800b128:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b12a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b12e:	4618      	mov	r0, r3
 800b130:	3710      	adds	r7, #16
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
 800b136:	bf00      	nop

0800b138 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b086      	sub	sp, #24
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	607a      	str	r2, [r7, #4]
 800b142:	603b      	str	r3, [r7, #0]
 800b144:	460b      	mov	r3, r1
 800b146:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b148:	2300      	movs	r3, #0
 800b14a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800b14c:	f107 0314 	add.w	r3, r7, #20
 800b150:	461a      	mov	r2, r3
 800b152:	210e      	movs	r1, #14
 800b154:	68f8      	ldr	r0, [r7, #12]
 800b156:	f003 fb89 	bl	800e86c <VL53L0X_RdWord>
 800b15a:	4603      	mov	r3, r0
 800b15c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800b15e:	8abb      	ldrh	r3, [r7, #20]
 800b160:	045b      	lsls	r3, r3, #17
 800b162:	461a      	mov	r2, r3
 800b164:	4b0e      	ldr	r3, [pc, #56]	; (800b1a0 <VL53L0X_GetInterruptThresholds+0x68>)
 800b166:	4013      	ands	r3, r2
 800b168:	687a      	ldr	r2, [r7, #4]
 800b16a:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800b16c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d10f      	bne.n	800b194 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800b174:	f107 0314 	add.w	r3, r7, #20
 800b178:	461a      	mov	r2, r3
 800b17a:	210c      	movs	r1, #12
 800b17c:	68f8      	ldr	r0, [r7, #12]
 800b17e:	f003 fb75 	bl	800e86c <VL53L0X_RdWord>
 800b182:	4603      	mov	r3, r0
 800b184:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800b186:	8abb      	ldrh	r3, [r7, #20]
 800b188:	045b      	lsls	r3, r3, #17
 800b18a:	461a      	mov	r2, r3
 800b18c:	4b04      	ldr	r3, [pc, #16]	; (800b1a0 <VL53L0X_GetInterruptThresholds+0x68>)
 800b18e:	4013      	ands	r3, r2
		*pThresholdHigh =
 800b190:	683a      	ldr	r2, [r7, #0]
 800b192:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b194:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3718      	adds	r7, #24
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}
 800b1a0:	1ffe0000 	.word	0x1ffe0000

0800b1a4 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b084      	sub	sp, #16
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
 800b1ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800b1b6:	2201      	movs	r2, #1
 800b1b8:	210b      	movs	r1, #11
 800b1ba:	6878      	ldr	r0, [r7, #4]
 800b1bc:	f003 faaa 	bl	800e714 <VL53L0X_WrByte>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	210b      	movs	r1, #11
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f003 faa3 	bl	800e714 <VL53L0X_WrByte>
 800b1ce:	4603      	mov	r3, r0
 800b1d0:	461a      	mov	r2, r3
 800b1d2:	7bfb      	ldrb	r3, [r7, #15]
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800b1d8:	f107 030d 	add.w	r3, r7, #13
 800b1dc:	461a      	mov	r2, r3
 800b1de:	2113      	movs	r1, #19
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f003 fb19 	bl	800e818 <VL53L0X_RdByte>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	7bfb      	ldrb	r3, [r7, #15]
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800b1f0:	7bbb      	ldrb	r3, [r7, #14]
 800b1f2:	3301      	adds	r3, #1
 800b1f4:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800b1f6:	7b7b      	ldrb	r3, [r7, #13]
 800b1f8:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d006      	beq.n	800b20e <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800b200:	7bbb      	ldrb	r3, [r7, #14]
 800b202:	2b02      	cmp	r3, #2
 800b204:	d803      	bhi.n	800b20e <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800b206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d0d3      	beq.n	800b1b6 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800b20e:	7bbb      	ldrb	r3, [r7, #14]
 800b210:	2b02      	cmp	r3, #2
 800b212:	d901      	bls.n	800b218 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800b214:	23f4      	movs	r3, #244	; 0xf4
 800b216:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800b218:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3710      	adds	r7, #16
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}

0800b224 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b084      	sub	sp, #16
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
 800b22c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b22e:	2300      	movs	r3, #0
 800b230:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800b232:	f107 030e 	add.w	r3, r7, #14
 800b236:	461a      	mov	r2, r3
 800b238:	2113      	movs	r1, #19
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f003 faec 	bl	800e818 <VL53L0X_RdByte>
 800b240:	4603      	mov	r3, r0
 800b242:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800b244:	7bbb      	ldrb	r3, [r7, #14]
 800b246:	f003 0207 	and.w	r2, r3, #7
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800b24e:	7bbb      	ldrb	r3, [r7, #14]
 800b250:	f003 0318 	and.w	r3, r3, #24
 800b254:	2b00      	cmp	r3, #0
 800b256:	d001      	beq.n	800b25c <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800b258:	23fa      	movs	r3, #250	; 0xfa
 800b25a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800b25c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b260:	4618      	mov	r0, r3
 800b262:	3710      	adds	r7, #16
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}

0800b268 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b086      	sub	sp, #24
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	60f8      	str	r0, [r7, #12]
 800b270:	60b9      	str	r1, [r7, #8]
 800b272:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b274:	2300      	movs	r3, #0
 800b276:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800b278:	687a      	ldr	r2, [r7, #4]
 800b27a:	68b9      	ldr	r1, [r7, #8]
 800b27c:	68f8      	ldr	r0, [r7, #12]
 800b27e:	f000 fa33 	bl	800b6e8 <VL53L0X_perform_ref_spad_management>
 800b282:	4603      	mov	r3, r0
 800b284:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800b286:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3718      	adds	r7, #24
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}

0800b292 <VL53L0X_PerformContinuousRangingMeasurement>:


VL53L0X_Error VL53L0X_PerformContinuousRangingMeasurement(VL53L0X_Dev_t *device, VL53L0X_RangingMeasurementData_t *ranging_data) {
 800b292:	b580      	push	{r7, lr}
 800b294:	b084      	sub	sp, #16
 800b296:	af00      	add	r7, sp, #0
 800b298:	6078      	str	r0, [r7, #4]
 800b29a:	6039      	str	r1, [r7, #0]
    VL53L0X_Error status;

    // Set the device to high accuracy mode
    status = VL53L0X_SetDeviceMode(device, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 800b29c:	2101      	movs	r1, #1
 800b29e:	6878      	ldr	r0, [r7, #4]
 800b2a0:	f7fe fed2 	bl	800a048 <VL53L0X_SetDeviceMode>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800b2a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d002      	beq.n	800b2b6 <VL53L0X_PerformContinuousRangingMeasurement+0x24>
        return status;
 800b2b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2b4:	e019      	b.n	800b2ea <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Start continuous ranging measurement
    status = VL53L0X_StartMeasurement(device);
 800b2b6:	6878      	ldr	r0, [r7, #4]
 800b2b8:	f7ff fbc4 	bl	800aa44 <VL53L0X_StartMeasurement>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800b2c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d002      	beq.n	800b2ce <VL53L0X_PerformContinuousRangingMeasurement+0x3c>
        return status;
 800b2c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2cc:	e00d      	b.n	800b2ea <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Get ranging measurement data
    status = VL53L0X_GetRangingMeasurementData(device, ranging_data);
 800b2ce:	6839      	ldr	r1, [r7, #0]
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f7ff fcb9 	bl	800ac48 <VL53L0X_GetRangingMeasurementData>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800b2da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d002      	beq.n	800b2e8 <VL53L0X_PerformContinuousRangingMeasurement+0x56>
        return status;
 800b2e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2e6:	e000      	b.n	800b2ea <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    return VL53L0X_ERROR_NONE;
 800b2e8:	2300      	movs	r3, #0
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3710      	adds	r7, #16
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}

0800b2f2 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800b2f2:	b580      	push	{r7, lr}
 800b2f4:	b084      	sub	sp, #16
 800b2f6:	af00      	add	r7, sp, #0
 800b2f8:	6078      	str	r0, [r7, #4]
 800b2fa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800b300:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800b304:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800b306:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b30a:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800b30c:	f107 0308 	add.w	r3, r7, #8
 800b310:	461a      	mov	r2, r3
 800b312:	2128      	movs	r1, #40	; 0x28
 800b314:	6878      	ldr	r0, [r7, #4]
 800b316:	f003 faa9 	bl	800e86c <VL53L0X_RdWord>
 800b31a:	4603      	mov	r3, r0
 800b31c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800b31e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d11e      	bne.n	800b364 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800b326:	893b      	ldrh	r3, [r7, #8]
 800b328:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b32c:	b29b      	uxth	r3, r3
 800b32e:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800b330:	893b      	ldrh	r3, [r7, #8]
 800b332:	461a      	mov	r2, r3
 800b334:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b338:	429a      	cmp	r2, r3
 800b33a:	dd0b      	ble.n	800b354 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800b33c:	893a      	ldrh	r2, [r7, #8]
 800b33e:	897b      	ldrh	r3, [r7, #10]
 800b340:	1ad3      	subs	r3, r2, r3
 800b342:	b29b      	uxth	r3, r3
 800b344:	b21b      	sxth	r3, r3
 800b346:	461a      	mov	r2, r3
					* 250;
 800b348:	23fa      	movs	r3, #250	; 0xfa
 800b34a:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	601a      	str	r2, [r3, #0]
 800b352:	e007      	b.n	800b364 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800b354:	893b      	ldrh	r3, [r7, #8]
 800b356:	b21b      	sxth	r3, r3
 800b358:	461a      	mov	r2, r3
 800b35a:	23fa      	movs	r3, #250	; 0xfa
 800b35c:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800b364:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3710      	adds	r7, #16
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}

0800b370 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800b370:	b480      	push	{r7}
 800b372:	b08b      	sub	sp, #44	; 0x2c
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	60b9      	str	r1, [r7, #8]
 800b37a:	607a      	str	r2, [r7, #4]
 800b37c:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800b37e:	2308      	movs	r3, #8
 800b380:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800b382:	2300      	movs	r3, #0
 800b384:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	f04f 32ff 	mov.w	r2, #4294967295
 800b38c:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	fbb2 f3f3 	udiv	r3, r2, r3
 800b396:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	69ba      	ldr	r2, [r7, #24]
 800b39c:	fbb3 f2f2 	udiv	r2, r3, r2
 800b3a0:	69b9      	ldr	r1, [r7, #24]
 800b3a2:	fb01 f202 	mul.w	r2, r1, r2
 800b3a6:	1a9b      	subs	r3, r3, r2
 800b3a8:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	627b      	str	r3, [r7, #36]	; 0x24
 800b3ae:	e030      	b.n	800b412 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800b3b4:	68fa      	ldr	r2, [r7, #12]
 800b3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3b8:	4413      	add	r3, r2
 800b3ba:	781b      	ldrb	r3, [r3, #0]
 800b3bc:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800b3be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3c0:	697b      	ldr	r3, [r7, #20]
 800b3c2:	429a      	cmp	r2, r3
 800b3c4:	d11e      	bne.n	800b404 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800b3c6:	7ffa      	ldrb	r2, [r7, #31]
 800b3c8:	693b      	ldr	r3, [r7, #16]
 800b3ca:	fa42 f303 	asr.w	r3, r2, r3
 800b3ce:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800b3d4:	e016      	b.n	800b404 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800b3d6:	7ffb      	ldrb	r3, [r7, #31]
 800b3d8:	f003 0301 	and.w	r3, r3, #1
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d00b      	beq.n	800b3f8 <get_next_good_spad+0x88>
				success = 1;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800b3e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e6:	69ba      	ldr	r2, [r7, #24]
 800b3e8:	fb03 f202 	mul.w	r2, r3, r2
 800b3ec:	6a3b      	ldr	r3, [r7, #32]
 800b3ee:	4413      	add	r3, r2
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	601a      	str	r2, [r3, #0]
				break;
 800b3f6:	e009      	b.n	800b40c <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800b3f8:	7ffb      	ldrb	r3, [r7, #31]
 800b3fa:	085b      	lsrs	r3, r3, #1
 800b3fc:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800b3fe:	6a3b      	ldr	r3, [r7, #32]
 800b400:	3301      	adds	r3, #1
 800b402:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800b404:	6a3a      	ldr	r2, [r7, #32]
 800b406:	69bb      	ldr	r3, [r7, #24]
 800b408:	429a      	cmp	r2, r3
 800b40a:	d3e4      	bcc.n	800b3d6 <get_next_good_spad+0x66>
				coarseIndex++) {
 800b40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b40e:	3301      	adds	r3, #1
 800b410:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800b412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	429a      	cmp	r2, r3
 800b418:	d202      	bcs.n	800b420 <get_next_good_spad+0xb0>
 800b41a:	7fbb      	ldrb	r3, [r7, #30]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d0c7      	beq.n	800b3b0 <get_next_good_spad+0x40>
		}
	}
}
 800b420:	bf00      	nop
 800b422:	372c      	adds	r7, #44	; 0x2c
 800b424:	46bd      	mov	sp, r7
 800b426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42a:	4770      	bx	lr

0800b42c <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800b42c:	b480      	push	{r7}
 800b42e:	b085      	sub	sp, #20
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800b434:	2301      	movs	r3, #1
 800b436:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	099b      	lsrs	r3, r3, #6
 800b43c:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800b43e:	4a07      	ldr	r2, [pc, #28]	; (800b45c <is_aperture+0x30>)
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d101      	bne.n	800b44e <is_aperture+0x22>
		isAperture = 0;
 800b44a:	2300      	movs	r3, #0
 800b44c:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800b44e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b450:	4618      	mov	r0, r3
 800b452:	3714      	adds	r7, #20
 800b454:	46bd      	mov	sp, r7
 800b456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45a:	4770      	bx	lr
 800b45c:	200002b8 	.word	0x200002b8

0800b460 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800b460:	b480      	push	{r7}
 800b462:	b089      	sub	sp, #36	; 0x24
 800b464:	af00      	add	r7, sp, #0
 800b466:	60f8      	str	r0, [r7, #12]
 800b468:	60b9      	str	r1, [r7, #8]
 800b46a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800b46c:	2300      	movs	r3, #0
 800b46e:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800b470:	2308      	movs	r3, #8
 800b472:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	69bb      	ldr	r3, [r7, #24]
 800b478:	fbb2 f3f3 	udiv	r3, r2, r3
 800b47c:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	69ba      	ldr	r2, [r7, #24]
 800b482:	fbb3 f2f2 	udiv	r2, r3, r2
 800b486:	69b9      	ldr	r1, [r7, #24]
 800b488:	fb01 f202 	mul.w	r2, r1, r2
 800b48c:	1a9b      	subs	r3, r3, r2
 800b48e:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800b490:	697a      	ldr	r2, [r7, #20]
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	429a      	cmp	r2, r3
 800b496:	d302      	bcc.n	800b49e <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800b498:	23ce      	movs	r3, #206	; 0xce
 800b49a:	77fb      	strb	r3, [r7, #31]
 800b49c:	e010      	b.n	800b4c0 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800b49e:	68fa      	ldr	r2, [r7, #12]
 800b4a0:	697b      	ldr	r3, [r7, #20]
 800b4a2:	4413      	add	r3, r2
 800b4a4:	781b      	ldrb	r3, [r3, #0]
 800b4a6:	b25a      	sxtb	r2, r3
 800b4a8:	2101      	movs	r1, #1
 800b4aa:	693b      	ldr	r3, [r7, #16]
 800b4ac:	fa01 f303 	lsl.w	r3, r1, r3
 800b4b0:	b25b      	sxtb	r3, r3
 800b4b2:	4313      	orrs	r3, r2
 800b4b4:	b259      	sxtb	r1, r3
 800b4b6:	68fa      	ldr	r2, [r7, #12]
 800b4b8:	697b      	ldr	r3, [r7, #20]
 800b4ba:	4413      	add	r3, r2
 800b4bc:	b2ca      	uxtb	r2, r1
 800b4be:	701a      	strb	r2, [r3, #0]

	return status;
 800b4c0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3724      	adds	r7, #36	; 0x24
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ce:	4770      	bx	lr

0800b4d0 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b084      	sub	sp, #16
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
 800b4d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800b4da:	2306      	movs	r3, #6
 800b4dc:	683a      	ldr	r2, [r7, #0]
 800b4de:	21b0      	movs	r1, #176	; 0xb0
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f003 f8bb 	bl	800e65c <VL53L0X_WriteMulti>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800b4ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	3710      	adds	r7, #16
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}

0800b4f6 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800b4f6:	b580      	push	{r7, lr}
 800b4f8:	b084      	sub	sp, #16
 800b4fa:	af00      	add	r7, sp, #0
 800b4fc:	6078      	str	r0, [r7, #4]
 800b4fe:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800b500:	2306      	movs	r3, #6
 800b502:	683a      	ldr	r2, [r7, #0]
 800b504:	21b0      	movs	r1, #176	; 0xb0
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f003 f8d8 	bl	800e6bc <VL53L0X_ReadMulti>
 800b50c:	4603      	mov	r3, r0
 800b50e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800b510:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b514:	4618      	mov	r0, r3
 800b516:	3710      	adds	r7, #16
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b08c      	sub	sp, #48	; 0x30
 800b520:	af00      	add	r7, sp, #0
 800b522:	60f8      	str	r0, [r7, #12]
 800b524:	607a      	str	r2, [r7, #4]
 800b526:	603b      	str	r3, [r7, #0]
 800b528:	460b      	mov	r3, r1
 800b52a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800b52c:	2300      	movs	r3, #0
 800b52e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800b532:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b534:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800b536:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b538:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800b53a:	2300      	movs	r3, #0
 800b53c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b53e:	e02b      	b.n	800b598 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800b540:	f107 031c 	add.w	r3, r7, #28
 800b544:	6a3a      	ldr	r2, [r7, #32]
 800b546:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b548:	6878      	ldr	r0, [r7, #4]
 800b54a:	f7ff ff11 	bl	800b370 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800b54e:	69fb      	ldr	r3, [r7, #28]
 800b550:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b554:	d103      	bne.n	800b55e <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800b556:	23ce      	movs	r3, #206	; 0xce
 800b558:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800b55c:	e020      	b.n	800b5a0 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800b55e:	69fb      	ldr	r3, [r7, #28]
 800b560:	461a      	mov	r2, r3
 800b562:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b564:	4413      	add	r3, r2
 800b566:	4618      	mov	r0, r3
 800b568:	f7ff ff60 	bl	800b42c <is_aperture>
 800b56c:	4603      	mov	r3, r0
 800b56e:	461a      	mov	r2, r3
 800b570:	7afb      	ldrb	r3, [r7, #11]
 800b572:	4293      	cmp	r3, r2
 800b574:	d003      	beq.n	800b57e <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800b576:	23ce      	movs	r3, #206	; 0xce
 800b578:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800b57c:	e010      	b.n	800b5a0 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800b57e:	69fb      	ldr	r3, [r7, #28]
 800b580:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800b582:	6a3a      	ldr	r2, [r7, #32]
 800b584:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b586:	6838      	ldr	r0, [r7, #0]
 800b588:	f7ff ff6a 	bl	800b460 <enable_spad_bit>
		currentSpad++;
 800b58c:	6a3b      	ldr	r3, [r7, #32]
 800b58e:	3301      	adds	r3, #1
 800b590:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800b592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b594:	3301      	adds	r3, #1
 800b596:	62bb      	str	r3, [r7, #40]	; 0x28
 800b598:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b59a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b59c:	429a      	cmp	r2, r3
 800b59e:	d3cf      	bcc.n	800b540 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800b5a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b5a2:	6a3a      	ldr	r2, [r7, #32]
 800b5a4:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800b5a6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d106      	bne.n	800b5bc <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800b5ae:	6839      	ldr	r1, [r7, #0]
 800b5b0:	68f8      	ldr	r0, [r7, #12]
 800b5b2:	f7ff ff8d 	bl	800b4d0 <set_ref_spad_map>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800b5bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d121      	bne.n	800b608 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800b5c4:	f107 0314 	add.w	r3, r7, #20
 800b5c8:	4619      	mov	r1, r3
 800b5ca:	68f8      	ldr	r0, [r7, #12]
 800b5cc:	f7ff ff93 	bl	800b4f6 <get_ref_spad_map>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800b5da:	e011      	b.n	800b600 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800b5dc:	683a      	ldr	r2, [r7, #0]
 800b5de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5e0:	4413      	add	r3, r2
 800b5e2:	781a      	ldrb	r2, [r3, #0]
 800b5e4:	f107 0114 	add.w	r1, r7, #20
 800b5e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5ea:	440b      	add	r3, r1
 800b5ec:	781b      	ldrb	r3, [r3, #0]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	d003      	beq.n	800b5fa <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800b5f2:	23ce      	movs	r3, #206	; 0xce
 800b5f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 800b5f8:	e006      	b.n	800b608 <enable_ref_spads+0xec>
			}
			i++;
 800b5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800b600:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b604:	429a      	cmp	r2, r3
 800b606:	d3e9      	bcc.n	800b5dc <enable_ref_spads+0xc0>
		}
	}
	return status;
 800b608:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b60c:	4618      	mov	r0, r3
 800b60e:	3730      	adds	r7, #48	; 0x30
 800b610:	46bd      	mov	sp, r7
 800b612:	bd80      	pop	{r7, pc}

0800b614 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800b614:	b580      	push	{r7, lr}
 800b616:	b08a      	sub	sp, #40	; 0x28
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
 800b61c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800b61e:	2300      	movs	r3, #0
 800b620:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800b624:	2300      	movs	r3, #0
 800b626:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800b630:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800b634:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d107      	bne.n	800b64c <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800b63c:	22c0      	movs	r2, #192	; 0xc0
 800b63e:	2101      	movs	r1, #1
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f003 f867 	bl	800e714 <VL53L0X_WrByte>
 800b646:	4603      	mov	r3, r0
 800b648:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800b64c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b650:	2b00      	cmp	r3, #0
 800b652:	d108      	bne.n	800b666 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800b654:	f107 0308 	add.w	r3, r7, #8
 800b658:	4619      	mov	r1, r3
 800b65a:	6878      	ldr	r0, [r7, #4]
 800b65c:	f7ff fc18 	bl	800ae90 <VL53L0X_PerformSingleRangingMeasurement>
 800b660:	4603      	mov	r3, r0
 800b662:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800b666:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d107      	bne.n	800b67e <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b66e:	2201      	movs	r2, #1
 800b670:	21ff      	movs	r1, #255	; 0xff
 800b672:	6878      	ldr	r0, [r7, #4]
 800b674:	f003 f84e 	bl	800e714 <VL53L0X_WrByte>
 800b678:	4603      	mov	r3, r0
 800b67a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800b67e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b682:	2b00      	cmp	r3, #0
 800b684:	d107      	bne.n	800b696 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800b686:	683a      	ldr	r2, [r7, #0]
 800b688:	21b6      	movs	r1, #182	; 0xb6
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f003 f8ee 	bl	800e86c <VL53L0X_RdWord>
 800b690:	4603      	mov	r3, r0
 800b692:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800b696:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d107      	bne.n	800b6ae <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b69e:	2200      	movs	r2, #0
 800b6a0:	21ff      	movs	r1, #255	; 0xff
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f003 f836 	bl	800e714 <VL53L0X_WrByte>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800b6ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d112      	bne.n	800b6dc <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b6b6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b6ba:	461a      	mov	r2, r3
 800b6bc:	2101      	movs	r1, #1
 800b6be:	6878      	ldr	r0, [r7, #4]
 800b6c0:	f003 f828 	bl	800e714 <VL53L0X_WrByte>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800b6ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d104      	bne.n	800b6dc <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800b6d8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 800b6dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3728      	adds	r7, #40	; 0x28
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}

0800b6e8 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800b6e8:	b590      	push	{r4, r7, lr}
 800b6ea:	b09d      	sub	sp, #116	; 0x74
 800b6ec:	af06      	add	r7, sp, #24
 800b6ee:	60f8      	str	r0, [r7, #12]
 800b6f0:	60b9      	str	r1, [r7, #8]
 800b6f2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800b6fa:	23b4      	movs	r3, #180	; 0xb4
 800b6fc:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800b700:	2303      	movs	r3, #3
 800b702:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 800b704:	232c      	movs	r3, #44	; 0x2c
 800b706:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 800b708:	2300      	movs	r3, #0
 800b70a:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 800b70c:	2300      	movs	r3, #0
 800b70e:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800b710:	2300      	movs	r3, #0
 800b712:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800b714:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800b718:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800b71a:	2300      	movs	r3, #0
 800b71c:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800b71e:	2300      	movs	r3, #0
 800b720:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800b722:	2306      	movs	r3, #6
 800b724:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 800b726:	2300      	movs	r3, #0
 800b728:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 800b72a:	2300      	movs	r3, #0
 800b72c:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800b72e:	2300      	movs	r3, #0
 800b730:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 800b734:	2300      	movs	r3, #0
 800b736:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800b738:	2300      	movs	r3, #0
 800b73a:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800b73c:	2300      	movs	r3, #0
 800b73e:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800b740:	2300      	movs	r3, #0
 800b742:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 800b74c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800b74e:	2300      	movs	r3, #0
 800b750:	64bb      	str	r3, [r7, #72]	; 0x48
 800b752:	e009      	b.n	800b768 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800b754:	68fa      	ldr	r2, [r7, #12]
 800b756:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b758:	4413      	add	r3, r2
 800b75a:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800b75e:	2200      	movs	r2, #0
 800b760:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800b762:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b764:	3301      	adds	r3, #1
 800b766:	64bb      	str	r3, [r7, #72]	; 0x48
 800b768:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b76a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b76c:	429a      	cmp	r2, r3
 800b76e:	d3f1      	bcc.n	800b754 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b770:	2201      	movs	r2, #1
 800b772:	21ff      	movs	r1, #255	; 0xff
 800b774:	68f8      	ldr	r0, [r7, #12]
 800b776:	f002 ffcd 	bl	800e714 <VL53L0X_WrByte>
 800b77a:	4603      	mov	r3, r0
 800b77c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800b780:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b784:	2b00      	cmp	r3, #0
 800b786:	d107      	bne.n	800b798 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800b788:	2200      	movs	r2, #0
 800b78a:	214f      	movs	r1, #79	; 0x4f
 800b78c:	68f8      	ldr	r0, [r7, #12]
 800b78e:	f002 ffc1 	bl	800e714 <VL53L0X_WrByte>
 800b792:	4603      	mov	r3, r0
 800b794:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800b798:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d107      	bne.n	800b7b0 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800b7a0:	222c      	movs	r2, #44	; 0x2c
 800b7a2:	214e      	movs	r1, #78	; 0x4e
 800b7a4:	68f8      	ldr	r0, [r7, #12]
 800b7a6:	f002 ffb5 	bl	800e714 <VL53L0X_WrByte>
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800b7b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d107      	bne.n	800b7c8 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	21ff      	movs	r1, #255	; 0xff
 800b7bc:	68f8      	ldr	r0, [r7, #12]
 800b7be:	f002 ffa9 	bl	800e714 <VL53L0X_WrByte>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800b7c8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d109      	bne.n	800b7e4 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800b7d0:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	21b6      	movs	r1, #182	; 0xb6
 800b7d8:	68f8      	ldr	r0, [r7, #12]
 800b7da:	f002 ff9b 	bl	800e714 <VL53L0X_WrByte>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800b7e4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d107      	bne.n	800b7fc <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	2180      	movs	r1, #128	; 0x80
 800b7f0:	68f8      	ldr	r0, [r7, #12]
 800b7f2:	f002 ff8f 	bl	800e714 <VL53L0X_WrByte>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800b7fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b800:	2b00      	cmp	r3, #0
 800b802:	d10a      	bne.n	800b81a <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800b804:	f107 0210 	add.w	r2, r7, #16
 800b808:	f107 0111 	add.w	r1, r7, #17
 800b80c:	2300      	movs	r3, #0
 800b80e:	68f8      	ldr	r0, [r7, #12]
 800b810:	f000 fbbb 	bl	800bf8a <VL53L0X_perform_ref_calibration>
 800b814:	4603      	mov	r3, r0
 800b816:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800b81a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d121      	bne.n	800b866 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800b822:	2300      	movs	r3, #0
 800b824:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 800b826:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b828:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800b82a:	2300      	movs	r3, #0
 800b82c:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800b82e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b830:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800b83e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800b842:	f107 0218 	add.w	r2, r7, #24
 800b846:	9204      	str	r2, [sp, #16]
 800b848:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b84a:	9203      	str	r2, [sp, #12]
 800b84c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b84e:	9202      	str	r2, [sp, #8]
 800b850:	9301      	str	r3, [sp, #4]
 800b852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b854:	9300      	str	r3, [sp, #0]
 800b856:	4623      	mov	r3, r4
 800b858:	4602      	mov	r2, r0
 800b85a:	68f8      	ldr	r0, [r7, #12]
 800b85c:	f7ff fe5e 	bl	800b51c <enable_ref_spads>
 800b860:	4603      	mov	r3, r0
 800b862:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b866:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d174      	bne.n	800b958 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800b86e:	69bb      	ldr	r3, [r7, #24]
 800b870:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800b872:	f107 0312 	add.w	r3, r7, #18
 800b876:	4619      	mov	r1, r3
 800b878:	68f8      	ldr	r0, [r7, #12]
 800b87a:	f7ff fecb 	bl	800b614 <perform_ref_signal_measurement>
 800b87e:	4603      	mov	r3, r0
 800b880:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800b884:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d161      	bne.n	800b950 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800b88c:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800b88e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b890:	429a      	cmp	r2, r3
 800b892:	d25d      	bcs.n	800b950 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800b894:	2300      	movs	r3, #0
 800b896:	64bb      	str	r3, [r7, #72]	; 0x48
 800b898:	e009      	b.n	800b8ae <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800b89a:	68fa      	ldr	r2, [r7, #12]
 800b89c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b89e:	4413      	add	r3, r2
 800b8a0:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800b8a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8aa:	3301      	adds	r3, #1
 800b8ac:	64bb      	str	r3, [r7, #72]	; 0x48
 800b8ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b8b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b2:	429a      	cmp	r2, r3
 800b8b4:	d3f1      	bcc.n	800b89a <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800b8b6:	e002      	b.n	800b8be <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800b8b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8ba:	3301      	adds	r3, #1
 800b8bc:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800b8be:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800b8c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8c4:	4413      	add	r3, r2
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	f7ff fdb0 	bl	800b42c <is_aperture>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d103      	bne.n	800b8da <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800b8d2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b8d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8d6:	429a      	cmp	r2, r3
 800b8d8:	d3ee      	bcc.n	800b8b8 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800b8da:	2301      	movs	r3, #1
 800b8dc:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800b8de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b8e0:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800b8ee:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800b8f2:	f107 0218 	add.w	r2, r7, #24
 800b8f6:	9204      	str	r2, [sp, #16]
 800b8f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b8fa:	9203      	str	r2, [sp, #12]
 800b8fc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b8fe:	9202      	str	r2, [sp, #8]
 800b900:	9301      	str	r3, [sp, #4]
 800b902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b904:	9300      	str	r3, [sp, #0]
 800b906:	4623      	mov	r3, r4
 800b908:	4602      	mov	r2, r0
 800b90a:	68f8      	ldr	r0, [r7, #12]
 800b90c:	f7ff fe06 	bl	800b51c <enable_ref_spads>
 800b910:	4603      	mov	r3, r0
 800b912:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800b916:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d11b      	bne.n	800b956 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800b91e:	69bb      	ldr	r3, [r7, #24]
 800b920:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800b922:	f107 0312 	add.w	r3, r7, #18
 800b926:	4619      	mov	r1, r3
 800b928:	68f8      	ldr	r0, [r7, #12]
 800b92a:	f7ff fe73 	bl	800b614 <perform_ref_signal_measurement>
 800b92e:	4603      	mov	r3, r0
 800b930:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800b934:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d10c      	bne.n	800b956 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800b93c:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800b93e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b940:	429a      	cmp	r2, r3
 800b942:	d208      	bcs.n	800b956 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800b944:	2301      	movs	r3, #1
 800b946:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 800b94a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b94c:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800b94e:	e002      	b.n	800b956 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800b950:	2300      	movs	r3, #0
 800b952:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b954:	e000      	b.n	800b958 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800b956:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800b958:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	f040 80af 	bne.w	800bac0 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800b962:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800b964:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b966:	429a      	cmp	r2, r3
 800b968:	f240 80aa 	bls.w	800bac0 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800b96c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b96e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800b972:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b974:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	f503 7192 	add.w	r1, r3, #292	; 0x124
 800b97c:	f107 031c 	add.w	r3, r7, #28
 800b980:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b982:	4618      	mov	r0, r3
 800b984:	f003 f820 	bl	800e9c8 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800b988:	8a7b      	ldrh	r3, [r7, #18]
 800b98a:	461a      	mov	r2, r3
 800b98c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b98e:	1ad3      	subs	r3, r2, r3
 800b990:	2b00      	cmp	r3, #0
 800b992:	bfb8      	it	lt
 800b994:	425b      	neglt	r3, r3
 800b996:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 800b998:	2300      	movs	r3, #0
 800b99a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800b99e:	e086      	b.n	800baae <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 800b9a6:	f107 0314 	add.w	r3, r7, #20
 800b9aa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b9ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b9ae:	f7ff fcdf 	bl	800b370 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800b9b2:	697b      	ldr	r3, [r7, #20]
 800b9b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9b8:	d103      	bne.n	800b9c2 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800b9ba:	23ce      	movs	r3, #206	; 0xce
 800b9bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800b9c0:	e07e      	b.n	800bac0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800b9c2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800b9c6:	697a      	ldr	r2, [r7, #20]
 800b9c8:	4413      	add	r3, r2
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f7ff fd2e 	bl	800b42c <is_aperture>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d003      	beq.n	800b9e2 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800b9da:	2301      	movs	r3, #1
 800b9dc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800b9e0:	e06e      	b.n	800bac0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800b9e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9e4:	3301      	adds	r3, #1
 800b9e6:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 800b9e8:	697b      	ldr	r3, [r7, #20]
 800b9ea:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800b9f2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b9f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f7ff fd32 	bl	800b460 <enable_spad_bit>
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800ba02:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d10c      	bne.n	800ba24 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800ba0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ba0c:	3301      	adds	r3, #1
 800ba0e:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 800ba16:	4619      	mov	r1, r3
 800ba18:	68f8      	ldr	r0, [r7, #12]
 800ba1a:	f7ff fd59 	bl	800b4d0 <set_ref_spad_map>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800ba24:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d146      	bne.n	800baba <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800ba2c:	f107 0312 	add.w	r3, r7, #18
 800ba30:	4619      	mov	r1, r3
 800ba32:	68f8      	ldr	r0, [r7, #12]
 800ba34:	f7ff fdee 	bl	800b614 <perform_ref_signal_measurement>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800ba3e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d13b      	bne.n	800babe <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800ba46:	8a7b      	ldrh	r3, [r7, #18]
 800ba48:	461a      	mov	r2, r3
 800ba4a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ba4c:	1ad3      	subs	r3, r2, r3
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	bfb8      	it	lt
 800ba52:	425b      	neglt	r3, r3
 800ba54:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800ba56:	8a7b      	ldrh	r3, [r7, #18]
 800ba58:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	d21c      	bcs.n	800ba98 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800ba5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba62:	429a      	cmp	r2, r3
 800ba64:	d914      	bls.n	800ba90 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800ba66:	f107 031c 	add.w	r3, r7, #28
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	68f8      	ldr	r0, [r7, #12]
 800ba6e:	f7ff fd2f 	bl	800b4d0 <set_ref_spad_map>
 800ba72:	4603      	mov	r3, r0
 800ba74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 800ba7e:	f107 011c 	add.w	r1, r7, #28
 800ba82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ba84:	4618      	mov	r0, r3
 800ba86:	f002 ff9f 	bl	800e9c8 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800ba8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba8c:	3b01      	subs	r3, #1
 800ba8e:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800ba90:	2301      	movs	r3, #1
 800ba92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ba96:	e00a      	b.n	800baae <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800ba98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba9a:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800baa2:	f107 031c 	add.w	r3, r7, #28
 800baa6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800baa8:	4618      	mov	r0, r3
 800baaa:	f002 ff8d 	bl	800e9c8 <memcpy>
		while (!complete) {
 800baae:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	f43f af74 	beq.w	800b9a0 <VL53L0X_perform_ref_spad_management+0x2b8>
 800bab8:	e002      	b.n	800bac0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800baba:	bf00      	nop
 800babc:	e000      	b.n	800bac0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800babe:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bac0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d115      	bne.n	800baf4 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bacc:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800bad4:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	2201      	movs	r2, #1
 800bada:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bade:	68bb      	ldr	r3, [r7, #8]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	b2da      	uxtb	r2, r3
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	781a      	ldrb	r2, [r3, #0]
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800baf4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	375c      	adds	r7, #92	; 0x5c
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd90      	pop	{r4, r7, pc}

0800bb00 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800bb00:	b590      	push	{r4, r7, lr}
 800bb02:	b093      	sub	sp, #76	; 0x4c
 800bb04:	af06      	add	r7, sp, #24
 800bb06:	60f8      	str	r0, [r7, #12]
 800bb08:	60b9      	str	r1, [r7, #8]
 800bb0a:	4613      	mov	r3, r2
 800bb0c:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 800bb14:	2300      	movs	r3, #0
 800bb16:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 800bb18:	23b4      	movs	r3, #180	; 0xb4
 800bb1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800bb1e:	2306      	movs	r3, #6
 800bb20:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800bb22:	232c      	movs	r3, #44	; 0x2c
 800bb24:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bb26:	2201      	movs	r2, #1
 800bb28:	21ff      	movs	r1, #255	; 0xff
 800bb2a:	68f8      	ldr	r0, [r7, #12]
 800bb2c:	f002 fdf2 	bl	800e714 <VL53L0X_WrByte>
 800bb30:	4603      	mov	r3, r0
 800bb32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800bb36:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d107      	bne.n	800bb4e <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800bb3e:	2200      	movs	r2, #0
 800bb40:	214f      	movs	r1, #79	; 0x4f
 800bb42:	68f8      	ldr	r0, [r7, #12]
 800bb44:	f002 fde6 	bl	800e714 <VL53L0X_WrByte>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800bb4e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d107      	bne.n	800bb66 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800bb56:	222c      	movs	r2, #44	; 0x2c
 800bb58:	214e      	movs	r1, #78	; 0x4e
 800bb5a:	68f8      	ldr	r0, [r7, #12]
 800bb5c:	f002 fdda 	bl	800e714 <VL53L0X_WrByte>
 800bb60:	4603      	mov	r3, r0
 800bb62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800bb66:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d107      	bne.n	800bb7e <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bb6e:	2200      	movs	r2, #0
 800bb70:	21ff      	movs	r1, #255	; 0xff
 800bb72:	68f8      	ldr	r0, [r7, #12]
 800bb74:	f002 fdce 	bl	800e714 <VL53L0X_WrByte>
 800bb78:	4603      	mov	r3, r0
 800bb7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800bb7e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d109      	bne.n	800bb9a <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800bb86:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	21b6      	movs	r1, #182	; 0xb6
 800bb8e:	68f8      	ldr	r0, [r7, #12]
 800bb90:	f002 fdc0 	bl	800e714 <VL53L0X_WrByte>
 800bb94:	4603      	mov	r3, r0
 800bb96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	627b      	str	r3, [r7, #36]	; 0x24
 800bb9e:	e009      	b.n	800bbb4 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800bba0:	68fa      	ldr	r2, [r7, #12]
 800bba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bba4:	4413      	add	r3, r2
 800bba6:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800bbaa:	2200      	movs	r2, #0
 800bbac:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800bbae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	627b      	str	r3, [r7, #36]	; 0x24
 800bbb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bbb6:	69fb      	ldr	r3, [r7, #28]
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d3f1      	bcc.n	800bba0 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800bbbc:	79fb      	ldrb	r3, [r7, #7]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d011      	beq.n	800bbe6 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800bbc2:	e002      	b.n	800bbca <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800bbc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbc6:	3301      	adds	r3, #1
 800bbc8:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800bbca:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800bbce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbd0:	4413      	add	r3, r2
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	f7ff fc2a 	bl	800b42c <is_aperture>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d103      	bne.n	800bbe6 <VL53L0X_set_reference_spads+0xe6>
 800bbde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bbe0:	69bb      	ldr	r3, [r7, #24]
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	d3ee      	bcc.n	800bbc4 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800bbf2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bbf6:	79f9      	ldrb	r1, [r7, #7]
 800bbf8:	f107 0214 	add.w	r2, r7, #20
 800bbfc:	9204      	str	r2, [sp, #16]
 800bbfe:	68ba      	ldr	r2, [r7, #8]
 800bc00:	9203      	str	r2, [sp, #12]
 800bc02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc04:	9202      	str	r2, [sp, #8]
 800bc06:	9301      	str	r3, [sp, #4]
 800bc08:	69fb      	ldr	r3, [r7, #28]
 800bc0a:	9300      	str	r3, [sp, #0]
 800bc0c:	4623      	mov	r3, r4
 800bc0e:	4602      	mov	r2, r0
 800bc10:	68f8      	ldr	r0, [r7, #12]
 800bc12:	f7ff fc83 	bl	800b51c <enable_ref_spads>
 800bc16:	4603      	mov	r3, r0
 800bc18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800bc1c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d10c      	bne.n	800bc3e <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	2201      	movs	r2, #1
 800bc28:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	b2da      	uxtb	r2, r3
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	79fa      	ldrb	r2, [r7, #7]
 800bc3a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800bc3e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3734      	adds	r7, #52	; 0x34
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd90      	pop	{r4, r7, pc}

0800bc4a <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800bc4a:	b580      	push	{r7, lr}
 800bc4c:	b084      	sub	sp, #16
 800bc4e:	af00      	add	r7, sp, #0
 800bc50:	6078      	str	r0, [r7, #4]
 800bc52:	460b      	mov	r3, r1
 800bc54:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc56:	2300      	movs	r3, #0
 800bc58:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800bc5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d10a      	bne.n	800bc78 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800bc62:	78fb      	ldrb	r3, [r7, #3]
 800bc64:	f043 0301 	orr.w	r3, r3, #1
 800bc68:	b2db      	uxtb	r3, r3
 800bc6a:	461a      	mov	r2, r3
 800bc6c:	2100      	movs	r1, #0
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f002 fd50 	bl	800e714 <VL53L0X_WrByte>
 800bc74:	4603      	mov	r3, r0
 800bc76:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800bc78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d104      	bne.n	800bc8a <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f000 f9bf 	bl	800c004 <VL53L0X_measurement_poll_for_completion>
 800bc86:	4603      	mov	r3, r0
 800bc88:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800bc8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d105      	bne.n	800bc9e <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800bc92:	2100      	movs	r1, #0
 800bc94:	6878      	ldr	r0, [r7, #4]
 800bc96:	f7ff fa85 	bl	800b1a4 <VL53L0X_ClearInterruptMask>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800bc9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d106      	bne.n	800bcb4 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800bca6:	2200      	movs	r2, #0
 800bca8:	2100      	movs	r1, #0
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f002 fd32 	bl	800e714 <VL53L0X_WrByte>
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	73fb      	strb	r3, [r7, #15]

	return Status;
 800bcb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3710      	adds	r7, #16
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}

0800bcc0 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b084      	sub	sp, #16
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
 800bcc8:	4608      	mov	r0, r1
 800bcca:	4611      	mov	r1, r2
 800bccc:	461a      	mov	r2, r3
 800bcce:	4603      	mov	r3, r0
 800bcd0:	70fb      	strb	r3, [r7, #3]
 800bcd2:	460b      	mov	r3, r1
 800bcd4:	70bb      	strb	r3, [r7, #2]
 800bcd6:	4613      	mov	r3, r2
 800bcd8:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800bcde:	2300      	movs	r3, #0
 800bce0:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bce2:	2201      	movs	r2, #1
 800bce4:	21ff      	movs	r1, #255	; 0xff
 800bce6:	6878      	ldr	r0, [r7, #4]
 800bce8:	f002 fd14 	bl	800e714 <VL53L0X_WrByte>
 800bcec:	4603      	mov	r3, r0
 800bcee:	461a      	mov	r2, r3
 800bcf0:	7bfb      	ldrb	r3, [r7, #15]
 800bcf2:	4313      	orrs	r3, r2
 800bcf4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	2100      	movs	r1, #0
 800bcfa:	6878      	ldr	r0, [r7, #4]
 800bcfc:	f002 fd0a 	bl	800e714 <VL53L0X_WrByte>
 800bd00:	4603      	mov	r3, r0
 800bd02:	461a      	mov	r2, r3
 800bd04:	7bfb      	ldrb	r3, [r7, #15]
 800bd06:	4313      	orrs	r3, r2
 800bd08:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	21ff      	movs	r1, #255	; 0xff
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f002 fd00 	bl	800e714 <VL53L0X_WrByte>
 800bd14:	4603      	mov	r3, r0
 800bd16:	461a      	mov	r2, r3
 800bd18:	7bfb      	ldrb	r3, [r7, #15]
 800bd1a:	4313      	orrs	r3, r2
 800bd1c:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800bd1e:	78fb      	ldrb	r3, [r7, #3]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d01e      	beq.n	800bd62 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800bd24:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d009      	beq.n	800bd40 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800bd2c:	69ba      	ldr	r2, [r7, #24]
 800bd2e:	21cb      	movs	r1, #203	; 0xcb
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f002 fd71 	bl	800e818 <VL53L0X_RdByte>
 800bd36:	4603      	mov	r3, r0
 800bd38:	461a      	mov	r2, r3
 800bd3a:	7bfb      	ldrb	r3, [r7, #15]
 800bd3c:	4313      	orrs	r3, r2
 800bd3e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800bd40:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d02a      	beq.n	800bd9e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800bd48:	f107 030e 	add.w	r3, r7, #14
 800bd4c:	461a      	mov	r2, r3
 800bd4e:	21ee      	movs	r1, #238	; 0xee
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f002 fd61 	bl	800e818 <VL53L0X_RdByte>
 800bd56:	4603      	mov	r3, r0
 800bd58:	461a      	mov	r2, r3
 800bd5a:	7bfb      	ldrb	r3, [r7, #15]
 800bd5c:	4313      	orrs	r3, r2
 800bd5e:	73fb      	strb	r3, [r7, #15]
 800bd60:	e01d      	b.n	800bd9e <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800bd62:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d00a      	beq.n	800bd80 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800bd6a:	78bb      	ldrb	r3, [r7, #2]
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	21cb      	movs	r1, #203	; 0xcb
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	f002 fccf 	bl	800e714 <VL53L0X_WrByte>
 800bd76:	4603      	mov	r3, r0
 800bd78:	461a      	mov	r2, r3
 800bd7a:	7bfb      	ldrb	r3, [r7, #15]
 800bd7c:	4313      	orrs	r3, r2
 800bd7e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800bd80:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d00a      	beq.n	800bd9e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800bd88:	787b      	ldrb	r3, [r7, #1]
 800bd8a:	2280      	movs	r2, #128	; 0x80
 800bd8c:	21ee      	movs	r1, #238	; 0xee
 800bd8e:	6878      	ldr	r0, [r7, #4]
 800bd90:	f002 fd0e 	bl	800e7b0 <VL53L0X_UpdateByte>
 800bd94:	4603      	mov	r3, r0
 800bd96:	461a      	mov	r2, r3
 800bd98:	7bfb      	ldrb	r3, [r7, #15]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bd9e:	2201      	movs	r2, #1
 800bda0:	21ff      	movs	r1, #255	; 0xff
 800bda2:	6878      	ldr	r0, [r7, #4]
 800bda4:	f002 fcb6 	bl	800e714 <VL53L0X_WrByte>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	461a      	mov	r2, r3
 800bdac:	7bfb      	ldrb	r3, [r7, #15]
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	2100      	movs	r1, #0
 800bdb6:	6878      	ldr	r0, [r7, #4]
 800bdb8:	f002 fcac 	bl	800e714 <VL53L0X_WrByte>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	7bfb      	ldrb	r3, [r7, #15]
 800bdc2:	4313      	orrs	r3, r2
 800bdc4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	21ff      	movs	r1, #255	; 0xff
 800bdca:	6878      	ldr	r0, [r7, #4]
 800bdcc:	f002 fca2 	bl	800e714 <VL53L0X_WrByte>
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	461a      	mov	r2, r3
 800bdd4:	7bfb      	ldrb	r3, [r7, #15]
 800bdd6:	4313      	orrs	r3, r2
 800bdd8:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800bdda:	7bbb      	ldrb	r3, [r7, #14]
 800bddc:	f023 0310 	bic.w	r3, r3, #16
 800bde0:	b2da      	uxtb	r2, r3
 800bde2:	69fb      	ldr	r3, [r7, #28]
 800bde4:	701a      	strb	r2, [r3, #0]

	return Status;
 800bde6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bdea:	4618      	mov	r0, r3
 800bdec:	3710      	adds	r7, #16
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd80      	pop	{r7, pc}

0800bdf2 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800bdf2:	b580      	push	{r7, lr}
 800bdf4:	b08a      	sub	sp, #40	; 0x28
 800bdf6:	af04      	add	r7, sp, #16
 800bdf8:	60f8      	str	r0, [r7, #12]
 800bdfa:	60b9      	str	r1, [r7, #8]
 800bdfc:	4611      	mov	r1, r2
 800bdfe:	461a      	mov	r2, r3
 800be00:	460b      	mov	r3, r1
 800be02:	71fb      	strb	r3, [r7, #7]
 800be04:	4613      	mov	r3, r2
 800be06:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800be08:	2300      	movs	r3, #0
 800be0a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800be0c:	2300      	movs	r3, #0
 800be0e:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800be10:	2300      	movs	r3, #0
 800be12:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800be14:	2300      	movs	r3, #0
 800be16:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800be18:	2300      	movs	r3, #0
 800be1a:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800be1c:	79bb      	ldrb	r3, [r7, #6]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d003      	beq.n	800be2a <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800be28:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800be2a:	2201      	movs	r2, #1
 800be2c:	2101      	movs	r1, #1
 800be2e:	68f8      	ldr	r0, [r7, #12]
 800be30:	f002 fc70 	bl	800e714 <VL53L0X_WrByte>
 800be34:	4603      	mov	r3, r0
 800be36:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800be38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d105      	bne.n	800be4c <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800be40:	2140      	movs	r1, #64	; 0x40
 800be42:	68f8      	ldr	r0, [r7, #12]
 800be44:	f7ff ff01 	bl	800bc4a <VL53L0X_perform_single_ref_calibration>
 800be48:	4603      	mov	r3, r0
 800be4a:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800be4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d115      	bne.n	800be80 <VL53L0X_perform_vhv_calibration+0x8e>
 800be54:	79fb      	ldrb	r3, [r7, #7]
 800be56:	2b01      	cmp	r3, #1
 800be58:	d112      	bne.n	800be80 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800be5a:	7d39      	ldrb	r1, [r7, #20]
 800be5c:	7d7a      	ldrb	r2, [r7, #21]
 800be5e:	2300      	movs	r3, #0
 800be60:	9303      	str	r3, [sp, #12]
 800be62:	2301      	movs	r3, #1
 800be64:	9302      	str	r3, [sp, #8]
 800be66:	f107 0313 	add.w	r3, r7, #19
 800be6a:	9301      	str	r3, [sp, #4]
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	9300      	str	r3, [sp, #0]
 800be70:	460b      	mov	r3, r1
 800be72:	2101      	movs	r1, #1
 800be74:	68f8      	ldr	r0, [r7, #12]
 800be76:	f7ff ff23 	bl	800bcc0 <VL53L0X_ref_calibration_io>
 800be7a:	4603      	mov	r3, r0
 800be7c:	75fb      	strb	r3, [r7, #23]
 800be7e:	e002      	b.n	800be86 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800be80:	68bb      	ldr	r3, [r7, #8]
 800be82:	2200      	movs	r2, #0
 800be84:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800be86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d112      	bne.n	800beb4 <VL53L0X_perform_vhv_calibration+0xc2>
 800be8e:	79bb      	ldrb	r3, [r7, #6]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d00f      	beq.n	800beb4 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800be94:	7dbb      	ldrb	r3, [r7, #22]
 800be96:	461a      	mov	r2, r3
 800be98:	2101      	movs	r1, #1
 800be9a:	68f8      	ldr	r0, [r7, #12]
 800be9c:	f002 fc3a 	bl	800e714 <VL53L0X_WrByte>
 800bea0:	4603      	mov	r3, r0
 800bea2:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800bea4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d103      	bne.n	800beb4 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	7dba      	ldrb	r2, [r7, #22]
 800beb0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800beb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800beb8:	4618      	mov	r0, r3
 800beba:	3718      	adds	r7, #24
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bd80      	pop	{r7, pc}

0800bec0 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800bec0:	b580      	push	{r7, lr}
 800bec2:	b08a      	sub	sp, #40	; 0x28
 800bec4:	af04      	add	r7, sp, #16
 800bec6:	60f8      	str	r0, [r7, #12]
 800bec8:	60b9      	str	r1, [r7, #8]
 800beca:	4611      	mov	r1, r2
 800becc:	461a      	mov	r2, r3
 800bece:	460b      	mov	r3, r1
 800bed0:	71fb      	strb	r3, [r7, #7]
 800bed2:	4613      	mov	r3, r2
 800bed4:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bed6:	2300      	movs	r3, #0
 800bed8:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800beda:	2300      	movs	r3, #0
 800bedc:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800bede:	2300      	movs	r3, #0
 800bee0:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800bee2:	2300      	movs	r3, #0
 800bee4:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800bee6:	79bb      	ldrb	r3, [r7, #6]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d003      	beq.n	800bef4 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800bef2:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800bef4:	2202      	movs	r2, #2
 800bef6:	2101      	movs	r1, #1
 800bef8:	68f8      	ldr	r0, [r7, #12]
 800befa:	f002 fc0b 	bl	800e714 <VL53L0X_WrByte>
 800befe:	4603      	mov	r3, r0
 800bf00:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800bf02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d105      	bne.n	800bf16 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800bf0a:	2100      	movs	r1, #0
 800bf0c:	68f8      	ldr	r0, [r7, #12]
 800bf0e:	f7ff fe9c 	bl	800bc4a <VL53L0X_perform_single_ref_calibration>
 800bf12:	4603      	mov	r3, r0
 800bf14:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800bf16:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d115      	bne.n	800bf4a <VL53L0X_perform_phase_calibration+0x8a>
 800bf1e:	79fb      	ldrb	r3, [r7, #7]
 800bf20:	2b01      	cmp	r3, #1
 800bf22:	d112      	bne.n	800bf4a <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800bf24:	7d39      	ldrb	r1, [r7, #20]
 800bf26:	7d7a      	ldrb	r2, [r7, #21]
 800bf28:	2301      	movs	r3, #1
 800bf2a:	9303      	str	r3, [sp, #12]
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	9302      	str	r3, [sp, #8]
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	9301      	str	r3, [sp, #4]
 800bf34:	f107 0313 	add.w	r3, r7, #19
 800bf38:	9300      	str	r3, [sp, #0]
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	2101      	movs	r1, #1
 800bf3e:	68f8      	ldr	r0, [r7, #12]
 800bf40:	f7ff febe 	bl	800bcc0 <VL53L0X_ref_calibration_io>
 800bf44:	4603      	mov	r3, r0
 800bf46:	75fb      	strb	r3, [r7, #23]
 800bf48:	e002      	b.n	800bf50 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800bf50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d112      	bne.n	800bf7e <VL53L0X_perform_phase_calibration+0xbe>
 800bf58:	79bb      	ldrb	r3, [r7, #6]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d00f      	beq.n	800bf7e <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800bf5e:	7dbb      	ldrb	r3, [r7, #22]
 800bf60:	461a      	mov	r2, r3
 800bf62:	2101      	movs	r1, #1
 800bf64:	68f8      	ldr	r0, [r7, #12]
 800bf66:	f002 fbd5 	bl	800e714 <VL53L0X_WrByte>
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800bf6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d103      	bne.n	800bf7e <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	7dba      	ldrb	r2, [r7, #22]
 800bf7a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800bf7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3718      	adds	r7, #24
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800bf8a:	b580      	push	{r7, lr}
 800bf8c:	b086      	sub	sp, #24
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	60f8      	str	r0, [r7, #12]
 800bf92:	60b9      	str	r1, [r7, #8]
 800bf94:	607a      	str	r2, [r7, #4]
 800bf96:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800bfa6:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800bfa8:	78fa      	ldrb	r2, [r7, #3]
 800bfaa:	2300      	movs	r3, #0
 800bfac:	68b9      	ldr	r1, [r7, #8]
 800bfae:	68f8      	ldr	r0, [r7, #12]
 800bfb0:	f7ff ff1f 	bl	800bdf2 <VL53L0X_perform_vhv_calibration>
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800bfb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d107      	bne.n	800bfd0 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800bfc0:	78fa      	ldrb	r2, [r7, #3]
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	6879      	ldr	r1, [r7, #4]
 800bfc6:	68f8      	ldr	r0, [r7, #12]
 800bfc8:	f7ff ff7a 	bl	800bec0 <VL53L0X_perform_phase_calibration>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800bfd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d10f      	bne.n	800bff8 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800bfd8:	7dbb      	ldrb	r3, [r7, #22]
 800bfda:	461a      	mov	r2, r3
 800bfdc:	2101      	movs	r1, #1
 800bfde:	68f8      	ldr	r0, [r7, #12]
 800bfe0:	f002 fb98 	bl	800e714 <VL53L0X_WrByte>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800bfe8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d103      	bne.n	800bff8 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	7dba      	ldrb	r2, [r7, #22]
 800bff4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800bff8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3718      	adds	r7, #24
 800c000:	46bd      	mov	sp, r7
 800c002:	bd80      	pop	{r7, pc}

0800c004 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b086      	sub	sp, #24
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c00c:	2300      	movs	r3, #0
 800c00e:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800c010:	2300      	movs	r3, #0
 800c012:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800c014:	2300      	movs	r3, #0
 800c016:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800c018:	f107 030f 	add.w	r3, r7, #15
 800c01c:	4619      	mov	r1, r3
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f7fe fdd2 	bl	800abc8 <VL53L0X_GetMeasurementDataReady>
 800c024:	4603      	mov	r3, r0
 800c026:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800c028:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d110      	bne.n	800c052 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800c030:	7bfb      	ldrb	r3, [r7, #15]
 800c032:	2b01      	cmp	r3, #1
 800c034:	d00f      	beq.n	800c056 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800c036:	693b      	ldr	r3, [r7, #16]
 800c038:	3301      	adds	r3, #1
 800c03a:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800c03c:	693b      	ldr	r3, [r7, #16]
 800c03e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c042:	d302      	bcc.n	800c04a <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800c044:	23f9      	movs	r3, #249	; 0xf9
 800c046:	75fb      	strb	r3, [r7, #23]
			break;
 800c048:	e006      	b.n	800c058 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800c04a:	6878      	ldr	r0, [r7, #4]
 800c04c:	f002 fc82 	bl	800e954 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800c050:	e7e2      	b.n	800c018 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800c052:	bf00      	nop
 800c054:	e000      	b.n	800c058 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800c056:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800c058:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3718      	adds	r7, #24
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}

0800c064 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800c064:	b480      	push	{r7}
 800c066:	b085      	sub	sp, #20
 800c068:	af00      	add	r7, sp, #0
 800c06a:	4603      	mov	r3, r0
 800c06c:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800c06e:	2300      	movs	r3, #0
 800c070:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800c072:	79fb      	ldrb	r3, [r7, #7]
 800c074:	3301      	adds	r3, #1
 800c076:	b2db      	uxtb	r3, r3
 800c078:	005b      	lsls	r3, r3, #1
 800c07a:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800c07c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c07e:	4618      	mov	r0, r3
 800c080:	3714      	adds	r7, #20
 800c082:	46bd      	mov	sp, r7
 800c084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c088:	4770      	bx	lr

0800c08a <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800c08a:	b480      	push	{r7}
 800c08c:	b085      	sub	sp, #20
 800c08e:	af00      	add	r7, sp, #0
 800c090:	4603      	mov	r3, r0
 800c092:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800c094:	2300      	movs	r3, #0
 800c096:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800c098:	79fb      	ldrb	r3, [r7, #7]
 800c09a:	085b      	lsrs	r3, r3, #1
 800c09c:	b2db      	uxtb	r3, r3
 800c09e:	3b01      	subs	r3, #1
 800c0a0:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800c0a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	3714      	adds	r7, #20
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ae:	4770      	bx	lr

0800c0b0 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b085      	sub	sp, #20
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800c0bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c0c0:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800c0c2:	e002      	b.n	800c0ca <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800c0c4:	68bb      	ldr	r3, [r7, #8]
 800c0c6:	089b      	lsrs	r3, r3, #2
 800c0c8:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800c0ca:	68ba      	ldr	r2, [r7, #8]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d8f8      	bhi.n	800c0c4 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800c0d2:	e017      	b.n	800c104 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800c0d4:	68fa      	ldr	r2, [r7, #12]
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	4413      	add	r3, r2
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d30b      	bcc.n	800c0f8 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800c0e0:	68fa      	ldr	r2, [r7, #12]
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	4413      	add	r3, r2
 800c0e6:	687a      	ldr	r2, [r7, #4]
 800c0e8:	1ad3      	subs	r3, r2, r3
 800c0ea:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	085b      	lsrs	r3, r3, #1
 800c0f0:	68ba      	ldr	r2, [r7, #8]
 800c0f2:	4413      	add	r3, r2
 800c0f4:	60fb      	str	r3, [r7, #12]
 800c0f6:	e002      	b.n	800c0fe <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	085b      	lsrs	r3, r3, #1
 800c0fc:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800c0fe:	68bb      	ldr	r3, [r7, #8]
 800c100:	089b      	lsrs	r3, r3, #2
 800c102:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d1e4      	bne.n	800c0d4 <VL53L0X_isqrt+0x24>
	}

	return res;
 800c10a:	68fb      	ldr	r3, [r7, #12]
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	3714      	adds	r7, #20
 800c110:	46bd      	mov	sp, r7
 800c112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c116:	4770      	bx	lr

0800c118 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b086      	sub	sp, #24
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c120:	2300      	movs	r3, #0
 800c122:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800c124:	2200      	movs	r2, #0
 800c126:	2183      	movs	r1, #131	; 0x83
 800c128:	6878      	ldr	r0, [r7, #4]
 800c12a:	f002 faf3 	bl	800e714 <VL53L0X_WrByte>
 800c12e:	4603      	mov	r3, r0
 800c130:	461a      	mov	r2, r3
 800c132:	7dfb      	ldrb	r3, [r7, #23]
 800c134:	4313      	orrs	r3, r2
 800c136:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800c138:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d11e      	bne.n	800c17e <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800c140:	2300      	movs	r3, #0
 800c142:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800c144:	f107 030f 	add.w	r3, r7, #15
 800c148:	461a      	mov	r2, r3
 800c14a:	2183      	movs	r1, #131	; 0x83
 800c14c:	6878      	ldr	r0, [r7, #4]
 800c14e:	f002 fb63 	bl	800e818 <VL53L0X_RdByte>
 800c152:	4603      	mov	r3, r0
 800c154:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800c156:	7bfb      	ldrb	r3, [r7, #15]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d10a      	bne.n	800c172 <VL53L0X_device_read_strobe+0x5a>
 800c15c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d106      	bne.n	800c172 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	3301      	adds	r3, #1
 800c168:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800c16a:	693b      	ldr	r3, [r7, #16]
 800c16c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c170:	d3e8      	bcc.n	800c144 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800c172:	693b      	ldr	r3, [r7, #16]
 800c174:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c178:	d301      	bcc.n	800c17e <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800c17a:	23f9      	movs	r3, #249	; 0xf9
 800c17c:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800c17e:	2201      	movs	r2, #1
 800c180:	2183      	movs	r1, #131	; 0x83
 800c182:	6878      	ldr	r0, [r7, #4]
 800c184:	f002 fac6 	bl	800e714 <VL53L0X_WrByte>
 800c188:	4603      	mov	r3, r0
 800c18a:	461a      	mov	r2, r3
 800c18c:	7dfb      	ldrb	r3, [r7, #23]
 800c18e:	4313      	orrs	r3, r2
 800c190:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800c192:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800c196:	4618      	mov	r0, r3
 800c198:	3718      	adds	r7, #24
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}

0800c19e <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800c19e:	b580      	push	{r7, lr}
 800c1a0:	b098      	sub	sp, #96	; 0x60
 800c1a2:	af00      	add	r7, sp, #0
 800c1a4:	6078      	str	r0, [r7, #4]
 800c1a6:	460b      	mov	r3, r1
 800c1a8:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800c1ce:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800c1d2:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800c1d8:	2300      	movs	r3, #0
 800c1da:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800c1e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800c1ea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c1ee:	2b07      	cmp	r3, #7
 800c1f0:	f000 8408 	beq.w	800ca04 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c1f4:	2201      	movs	r2, #1
 800c1f6:	2180      	movs	r1, #128	; 0x80
 800c1f8:	6878      	ldr	r0, [r7, #4]
 800c1fa:	f002 fa8b 	bl	800e714 <VL53L0X_WrByte>
 800c1fe:	4603      	mov	r3, r0
 800c200:	461a      	mov	r2, r3
 800c202:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c206:	4313      	orrs	r3, r2
 800c208:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c20c:	2201      	movs	r2, #1
 800c20e:	21ff      	movs	r1, #255	; 0xff
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	f002 fa7f 	bl	800e714 <VL53L0X_WrByte>
 800c216:	4603      	mov	r3, r0
 800c218:	461a      	mov	r2, r3
 800c21a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c21e:	4313      	orrs	r3, r2
 800c220:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c224:	2200      	movs	r2, #0
 800c226:	2100      	movs	r1, #0
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f002 fa73 	bl	800e714 <VL53L0X_WrByte>
 800c22e:	4603      	mov	r3, r0
 800c230:	461a      	mov	r2, r3
 800c232:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c236:	4313      	orrs	r3, r2
 800c238:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800c23c:	2206      	movs	r2, #6
 800c23e:	21ff      	movs	r1, #255	; 0xff
 800c240:	6878      	ldr	r0, [r7, #4]
 800c242:	f002 fa67 	bl	800e714 <VL53L0X_WrByte>
 800c246:	4603      	mov	r3, r0
 800c248:	461a      	mov	r2, r3
 800c24a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c24e:	4313      	orrs	r3, r2
 800c250:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800c254:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800c258:	461a      	mov	r2, r3
 800c25a:	2183      	movs	r1, #131	; 0x83
 800c25c:	6878      	ldr	r0, [r7, #4]
 800c25e:	f002 fadb 	bl	800e818 <VL53L0X_RdByte>
 800c262:	4603      	mov	r3, r0
 800c264:	461a      	mov	r2, r3
 800c266:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c26a:	4313      	orrs	r3, r2
 800c26c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800c270:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c274:	f043 0304 	orr.w	r3, r3, #4
 800c278:	b2db      	uxtb	r3, r3
 800c27a:	461a      	mov	r2, r3
 800c27c:	2183      	movs	r1, #131	; 0x83
 800c27e:	6878      	ldr	r0, [r7, #4]
 800c280:	f002 fa48 	bl	800e714 <VL53L0X_WrByte>
 800c284:	4603      	mov	r3, r0
 800c286:	461a      	mov	r2, r3
 800c288:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c28c:	4313      	orrs	r3, r2
 800c28e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800c292:	2207      	movs	r2, #7
 800c294:	21ff      	movs	r1, #255	; 0xff
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f002 fa3c 	bl	800e714 <VL53L0X_WrByte>
 800c29c:	4603      	mov	r3, r0
 800c29e:	461a      	mov	r2, r3
 800c2a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c2a4:	4313      	orrs	r3, r2
 800c2a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800c2aa:	2201      	movs	r2, #1
 800c2ac:	2181      	movs	r1, #129	; 0x81
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f002 fa30 	bl	800e714 <VL53L0X_WrByte>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	461a      	mov	r2, r3
 800c2b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c2bc:	4313      	orrs	r3, r2
 800c2be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800c2c2:	6878      	ldr	r0, [r7, #4]
 800c2c4:	f002 fb46 	bl	800e954 <VL53L0X_PollingDelay>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	461a      	mov	r2, r3
 800c2cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c2d0:	4313      	orrs	r3, r2
 800c2d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c2d6:	2201      	movs	r2, #1
 800c2d8:	2180      	movs	r1, #128	; 0x80
 800c2da:	6878      	ldr	r0, [r7, #4]
 800c2dc:	f002 fa1a 	bl	800e714 <VL53L0X_WrByte>
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	461a      	mov	r2, r3
 800c2e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c2e8:	4313      	orrs	r3, r2
 800c2ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800c2ee:	78fb      	ldrb	r3, [r7, #3]
 800c2f0:	f003 0301 	and.w	r3, r3, #1
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	f000 8098 	beq.w	800c42a <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800c2fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c2fe:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800c302:	2b00      	cmp	r3, #0
 800c304:	f040 8091 	bne.w	800c42a <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800c308:	226b      	movs	r2, #107	; 0x6b
 800c30a:	2194      	movs	r1, #148	; 0x94
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f002 fa01 	bl	800e714 <VL53L0X_WrByte>
 800c312:	4603      	mov	r3, r0
 800c314:	461a      	mov	r2, r3
 800c316:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c31a:	4313      	orrs	r3, r2
 800c31c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f7ff fef9 	bl	800c118 <VL53L0X_device_read_strobe>
 800c326:	4603      	mov	r3, r0
 800c328:	461a      	mov	r2, r3
 800c32a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c32e:	4313      	orrs	r3, r2
 800c330:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c334:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c338:	461a      	mov	r2, r3
 800c33a:	2190      	movs	r1, #144	; 0x90
 800c33c:	6878      	ldr	r0, [r7, #4]
 800c33e:	f002 facd 	bl	800e8dc <VL53L0X_RdDWord>
 800c342:	4603      	mov	r3, r0
 800c344:	461a      	mov	r2, r3
 800c346:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c34a:	4313      	orrs	r3, r2
 800c34c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800c350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c352:	0a1b      	lsrs	r3, r3, #8
 800c354:	b2db      	uxtb	r3, r3
 800c356:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c35a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800c35e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c360:	0bdb      	lsrs	r3, r3, #15
 800c362:	b2db      	uxtb	r3, r3
 800c364:	f003 0301 	and.w	r3, r3, #1
 800c368:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800c36c:	2224      	movs	r2, #36	; 0x24
 800c36e:	2194      	movs	r1, #148	; 0x94
 800c370:	6878      	ldr	r0, [r7, #4]
 800c372:	f002 f9cf 	bl	800e714 <VL53L0X_WrByte>
 800c376:	4603      	mov	r3, r0
 800c378:	461a      	mov	r2, r3
 800c37a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c37e:	4313      	orrs	r3, r2
 800c380:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c384:	6878      	ldr	r0, [r7, #4]
 800c386:	f7ff fec7 	bl	800c118 <VL53L0X_device_read_strobe>
 800c38a:	4603      	mov	r3, r0
 800c38c:	461a      	mov	r2, r3
 800c38e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c392:	4313      	orrs	r3, r2
 800c394:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c398:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c39c:	461a      	mov	r2, r3
 800c39e:	2190      	movs	r1, #144	; 0x90
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f002 fa9b 	bl	800e8dc <VL53L0X_RdDWord>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	461a      	mov	r2, r3
 800c3aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c3ae:	4313      	orrs	r3, r2
 800c3b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800c3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b6:	0e1b      	lsrs	r3, r3, #24
 800c3b8:	b2db      	uxtb	r3, r3
 800c3ba:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800c3bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3be:	0c1b      	lsrs	r3, r3, #16
 800c3c0:	b2db      	uxtb	r3, r3
 800c3c2:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800c3c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c6:	0a1b      	lsrs	r3, r3, #8
 800c3c8:	b2db      	uxtb	r3, r3
 800c3ca:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800c3cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3ce:	b2db      	uxtb	r3, r3
 800c3d0:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800c3d2:	2225      	movs	r2, #37	; 0x25
 800c3d4:	2194      	movs	r1, #148	; 0x94
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f002 f99c 	bl	800e714 <VL53L0X_WrByte>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	461a      	mov	r2, r3
 800c3e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c3e4:	4313      	orrs	r3, r2
 800c3e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c3ea:	6878      	ldr	r0, [r7, #4]
 800c3ec:	f7ff fe94 	bl	800c118 <VL53L0X_device_read_strobe>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	461a      	mov	r2, r3
 800c3f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c3f8:	4313      	orrs	r3, r2
 800c3fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c3fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c402:	461a      	mov	r2, r3
 800c404:	2190      	movs	r1, #144	; 0x90
 800c406:	6878      	ldr	r0, [r7, #4]
 800c408:	f002 fa68 	bl	800e8dc <VL53L0X_RdDWord>
 800c40c:	4603      	mov	r3, r0
 800c40e:	461a      	mov	r2, r3
 800c410:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c414:	4313      	orrs	r3, r2
 800c416:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800c41a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c41c:	0e1b      	lsrs	r3, r3, #24
 800c41e:	b2db      	uxtb	r3, r3
 800c420:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800c422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c424:	0c1b      	lsrs	r3, r3, #16
 800c426:	b2db      	uxtb	r3, r3
 800c428:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800c42a:	78fb      	ldrb	r3, [r7, #3]
 800c42c:	f003 0302 	and.w	r3, r3, #2
 800c430:	2b00      	cmp	r3, #0
 800c432:	f000 8189 	beq.w	800c748 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800c436:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c43a:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800c43e:	2b00      	cmp	r3, #0
 800c440:	f040 8182 	bne.w	800c748 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800c444:	2202      	movs	r2, #2
 800c446:	2194      	movs	r1, #148	; 0x94
 800c448:	6878      	ldr	r0, [r7, #4]
 800c44a:	f002 f963 	bl	800e714 <VL53L0X_WrByte>
 800c44e:	4603      	mov	r3, r0
 800c450:	461a      	mov	r2, r3
 800c452:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c456:	4313      	orrs	r3, r2
 800c458:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f7ff fe5b 	bl	800c118 <VL53L0X_device_read_strobe>
 800c462:	4603      	mov	r3, r0
 800c464:	461a      	mov	r2, r3
 800c466:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c46a:	4313      	orrs	r3, r2
 800c46c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800c470:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800c474:	461a      	mov	r2, r3
 800c476:	2190      	movs	r1, #144	; 0x90
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f002 f9cd 	bl	800e818 <VL53L0X_RdByte>
 800c47e:	4603      	mov	r3, r0
 800c480:	461a      	mov	r2, r3
 800c482:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c486:	4313      	orrs	r3, r2
 800c488:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800c48c:	227b      	movs	r2, #123	; 0x7b
 800c48e:	2194      	movs	r1, #148	; 0x94
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f002 f93f 	bl	800e714 <VL53L0X_WrByte>
 800c496:	4603      	mov	r3, r0
 800c498:	461a      	mov	r2, r3
 800c49a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c49e:	4313      	orrs	r3, r2
 800c4a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f7ff fe37 	bl	800c118 <VL53L0X_device_read_strobe>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	461a      	mov	r2, r3
 800c4ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4b2:	4313      	orrs	r3, r2
 800c4b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800c4b8:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800c4bc:	461a      	mov	r2, r3
 800c4be:	2190      	movs	r1, #144	; 0x90
 800c4c0:	6878      	ldr	r0, [r7, #4]
 800c4c2:	f002 f9a9 	bl	800e818 <VL53L0X_RdByte>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800c4d4:	2277      	movs	r2, #119	; 0x77
 800c4d6:	2194      	movs	r1, #148	; 0x94
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f002 f91b 	bl	800e714 <VL53L0X_WrByte>
 800c4de:	4603      	mov	r3, r0
 800c4e0:	461a      	mov	r2, r3
 800c4e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c4ec:	6878      	ldr	r0, [r7, #4]
 800c4ee:	f7ff fe13 	bl	800c118 <VL53L0X_device_read_strobe>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	461a      	mov	r2, r3
 800c4f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c4fa:	4313      	orrs	r3, r2
 800c4fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c500:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c504:	461a      	mov	r2, r3
 800c506:	2190      	movs	r1, #144	; 0x90
 800c508:	6878      	ldr	r0, [r7, #4]
 800c50a:	f002 f9e7 	bl	800e8dc <VL53L0X_RdDWord>
 800c50e:	4603      	mov	r3, r0
 800c510:	461a      	mov	r2, r3
 800c512:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c516:	4313      	orrs	r3, r2
 800c518:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800c51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c51e:	0e5b      	lsrs	r3, r3, #25
 800c520:	b2db      	uxtb	r3, r3
 800c522:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c526:	b2db      	uxtb	r3, r3
 800c528:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800c52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c52c:	0c9b      	lsrs	r3, r3, #18
 800c52e:	b2db      	uxtb	r3, r3
 800c530:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c534:	b2db      	uxtb	r3, r3
 800c536:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800c538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c53a:	0adb      	lsrs	r3, r3, #11
 800c53c:	b2db      	uxtb	r3, r3
 800c53e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c542:	b2db      	uxtb	r3, r3
 800c544:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800c546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c548:	091b      	lsrs	r3, r3, #4
 800c54a:	b2db      	uxtb	r3, r3
 800c54c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c550:	b2db      	uxtb	r3, r3
 800c552:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800c554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c556:	b2db      	uxtb	r3, r3
 800c558:	00db      	lsls	r3, r3, #3
 800c55a:	b2db      	uxtb	r3, r3
 800c55c:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800c560:	b2db      	uxtb	r3, r3
 800c562:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800c566:	2278      	movs	r2, #120	; 0x78
 800c568:	2194      	movs	r1, #148	; 0x94
 800c56a:	6878      	ldr	r0, [r7, #4]
 800c56c:	f002 f8d2 	bl	800e714 <VL53L0X_WrByte>
 800c570:	4603      	mov	r3, r0
 800c572:	461a      	mov	r2, r3
 800c574:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c578:	4313      	orrs	r3, r2
 800c57a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c57e:	6878      	ldr	r0, [r7, #4]
 800c580:	f7ff fdca 	bl	800c118 <VL53L0X_device_read_strobe>
 800c584:	4603      	mov	r3, r0
 800c586:	461a      	mov	r2, r3
 800c588:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c58c:	4313      	orrs	r3, r2
 800c58e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c592:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c596:	461a      	mov	r2, r3
 800c598:	2190      	movs	r1, #144	; 0x90
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	f002 f99e 	bl	800e8dc <VL53L0X_RdDWord>
 800c5a0:	4603      	mov	r3, r0
 800c5a2:	461a      	mov	r2, r3
 800c5a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c5a8:	4313      	orrs	r3, r2
 800c5aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800c5ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5b0:	0f5b      	lsrs	r3, r3, #29
 800c5b2:	b2db      	uxtb	r3, r3
 800c5b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c5b8:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800c5ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c5be:	4413      	add	r3, r2
 800c5c0:	b2db      	uxtb	r3, r3
 800c5c2:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800c5c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5c6:	0d9b      	lsrs	r3, r3, #22
 800c5c8:	b2db      	uxtb	r3, r3
 800c5ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c5ce:	b2db      	uxtb	r3, r3
 800c5d0:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800c5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5d4:	0bdb      	lsrs	r3, r3, #15
 800c5d6:	b2db      	uxtb	r3, r3
 800c5d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c5dc:	b2db      	uxtb	r3, r3
 800c5de:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800c5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5e2:	0a1b      	lsrs	r3, r3, #8
 800c5e4:	b2db      	uxtb	r3, r3
 800c5e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c5ea:	b2db      	uxtb	r3, r3
 800c5ec:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800c5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5f0:	085b      	lsrs	r3, r3, #1
 800c5f2:	b2db      	uxtb	r3, r3
 800c5f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c5f8:	b2db      	uxtb	r3, r3
 800c5fa:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800c5fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5fe:	b2db      	uxtb	r3, r3
 800c600:	019b      	lsls	r3, r3, #6
 800c602:	b2db      	uxtb	r3, r3
 800c604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c608:	b2db      	uxtb	r3, r3
 800c60a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800c60e:	2279      	movs	r2, #121	; 0x79
 800c610:	2194      	movs	r1, #148	; 0x94
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f002 f87e 	bl	800e714 <VL53L0X_WrByte>
 800c618:	4603      	mov	r3, r0
 800c61a:	461a      	mov	r2, r3
 800c61c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c620:	4313      	orrs	r3, r2
 800c622:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800c626:	6878      	ldr	r0, [r7, #4]
 800c628:	f7ff fd76 	bl	800c118 <VL53L0X_device_read_strobe>
 800c62c:	4603      	mov	r3, r0
 800c62e:	461a      	mov	r2, r3
 800c630:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c634:	4313      	orrs	r3, r2
 800c636:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c63a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c63e:	461a      	mov	r2, r3
 800c640:	2190      	movs	r1, #144	; 0x90
 800c642:	6878      	ldr	r0, [r7, #4]
 800c644:	f002 f94a 	bl	800e8dc <VL53L0X_RdDWord>
 800c648:	4603      	mov	r3, r0
 800c64a:	461a      	mov	r2, r3
 800c64c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c650:	4313      	orrs	r3, r2
 800c652:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800c656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c658:	0e9b      	lsrs	r3, r3, #26
 800c65a:	b2db      	uxtb	r3, r3
 800c65c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c660:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800c662:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c666:	4413      	add	r3, r2
 800c668:	b2db      	uxtb	r3, r3
 800c66a:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800c66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c66e:	0cdb      	lsrs	r3, r3, #19
 800c670:	b2db      	uxtb	r3, r3
 800c672:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c676:	b2db      	uxtb	r3, r3
 800c678:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800c67a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c67c:	0b1b      	lsrs	r3, r3, #12
 800c67e:	b2db      	uxtb	r3, r3
 800c680:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c684:	b2db      	uxtb	r3, r3
 800c686:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800c688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c68a:	095b      	lsrs	r3, r3, #5
 800c68c:	b2db      	uxtb	r3, r3
 800c68e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c692:	b2db      	uxtb	r3, r3
 800c694:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800c696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c698:	b2db      	uxtb	r3, r3
 800c69a:	009b      	lsls	r3, r3, #2
 800c69c:	b2db      	uxtb	r3, r3
 800c69e:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800c6a2:	b2db      	uxtb	r3, r3
 800c6a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800c6a8:	227a      	movs	r2, #122	; 0x7a
 800c6aa:	2194      	movs	r1, #148	; 0x94
 800c6ac:	6878      	ldr	r0, [r7, #4]
 800c6ae:	f002 f831 	bl	800e714 <VL53L0X_WrByte>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	461a      	mov	r2, r3
 800c6b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c6ba:	4313      	orrs	r3, r2
 800c6bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f7ff fd29 	bl	800c118 <VL53L0X_device_read_strobe>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	461a      	mov	r2, r3
 800c6ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c6ce:	4313      	orrs	r3, r2
 800c6d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c6d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c6d8:	461a      	mov	r2, r3
 800c6da:	2190      	movs	r1, #144	; 0x90
 800c6dc:	6878      	ldr	r0, [r7, #4]
 800c6de:	f002 f8fd 	bl	800e8dc <VL53L0X_RdDWord>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	461a      	mov	r2, r3
 800c6e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c6ea:	4313      	orrs	r3, r2
 800c6ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800c6f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6f2:	0f9b      	lsrs	r3, r3, #30
 800c6f4:	b2db      	uxtb	r3, r3
 800c6f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c6fa:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800c6fc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c700:	4413      	add	r3, r2
 800c702:	b2db      	uxtb	r3, r3
 800c704:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800c706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c708:	0ddb      	lsrs	r3, r3, #23
 800c70a:	b2db      	uxtb	r3, r3
 800c70c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c710:	b2db      	uxtb	r3, r3
 800c712:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800c714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c716:	0c1b      	lsrs	r3, r3, #16
 800c718:	b2db      	uxtb	r3, r3
 800c71a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c71e:	b2db      	uxtb	r3, r3
 800c720:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800c722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c724:	0a5b      	lsrs	r3, r3, #9
 800c726:	b2db      	uxtb	r3, r3
 800c728:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c72c:	b2db      	uxtb	r3, r3
 800c72e:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800c732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c734:	089b      	lsrs	r3, r3, #2
 800c736:	b2db      	uxtb	r3, r3
 800c738:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c73c:	b2db      	uxtb	r3, r3
 800c73e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800c742:	2300      	movs	r3, #0
 800c744:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800c748:	78fb      	ldrb	r3, [r7, #3]
 800c74a:	f003 0304 	and.w	r3, r3, #4
 800c74e:	2b00      	cmp	r3, #0
 800c750:	f000 80f1 	beq.w	800c936 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800c754:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c758:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	f040 80ea 	bne.w	800c936 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800c762:	227b      	movs	r2, #123	; 0x7b
 800c764:	2194      	movs	r1, #148	; 0x94
 800c766:	6878      	ldr	r0, [r7, #4]
 800c768:	f001 ffd4 	bl	800e714 <VL53L0X_WrByte>
 800c76c:	4603      	mov	r3, r0
 800c76e:	461a      	mov	r2, r3
 800c770:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c774:	4313      	orrs	r3, r2
 800c776:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c77a:	6878      	ldr	r0, [r7, #4]
 800c77c:	f7ff fccc 	bl	800c118 <VL53L0X_device_read_strobe>
 800c780:	4603      	mov	r3, r0
 800c782:	461a      	mov	r2, r3
 800c784:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c788:	4313      	orrs	r3, r2
 800c78a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800c78e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c792:	461a      	mov	r2, r3
 800c794:	2190      	movs	r1, #144	; 0x90
 800c796:	6878      	ldr	r0, [r7, #4]
 800c798:	f002 f8a0 	bl	800e8dc <VL53L0X_RdDWord>
 800c79c:	4603      	mov	r3, r0
 800c79e:	461a      	mov	r2, r3
 800c7a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c7a4:	4313      	orrs	r3, r2
 800c7a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800c7aa:	227c      	movs	r2, #124	; 0x7c
 800c7ac:	2194      	movs	r1, #148	; 0x94
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	f001 ffb0 	bl	800e714 <VL53L0X_WrByte>
 800c7b4:	4603      	mov	r3, r0
 800c7b6:	461a      	mov	r2, r3
 800c7b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c7bc:	4313      	orrs	r3, r2
 800c7be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c7c2:	6878      	ldr	r0, [r7, #4]
 800c7c4:	f7ff fca8 	bl	800c118 <VL53L0X_device_read_strobe>
 800c7c8:	4603      	mov	r3, r0
 800c7ca:	461a      	mov	r2, r3
 800c7cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c7d0:	4313      	orrs	r3, r2
 800c7d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800c7d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c7da:	461a      	mov	r2, r3
 800c7dc:	2190      	movs	r1, #144	; 0x90
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f002 f87c 	bl	800e8dc <VL53L0X_RdDWord>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	461a      	mov	r2, r3
 800c7e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c7ec:	4313      	orrs	r3, r2
 800c7ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800c7f2:	2273      	movs	r2, #115	; 0x73
 800c7f4:	2194      	movs	r1, #148	; 0x94
 800c7f6:	6878      	ldr	r0, [r7, #4]
 800c7f8:	f001 ff8c 	bl	800e714 <VL53L0X_WrByte>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	461a      	mov	r2, r3
 800c800:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c804:	4313      	orrs	r3, r2
 800c806:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c80a:	6878      	ldr	r0, [r7, #4]
 800c80c:	f7ff fc84 	bl	800c118 <VL53L0X_device_read_strobe>
 800c810:	4603      	mov	r3, r0
 800c812:	461a      	mov	r2, r3
 800c814:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c818:	4313      	orrs	r3, r2
 800c81a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c81e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c822:	461a      	mov	r2, r3
 800c824:	2190      	movs	r1, #144	; 0x90
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f002 f858 	bl	800e8dc <VL53L0X_RdDWord>
 800c82c:	4603      	mov	r3, r0
 800c82e:	461a      	mov	r2, r3
 800c830:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c834:	4313      	orrs	r3, r2
 800c836:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800c83a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c83c:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800c83e:	b29b      	uxth	r3, r3
 800c840:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800c842:	2274      	movs	r2, #116	; 0x74
 800c844:	2194      	movs	r1, #148	; 0x94
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f001 ff64 	bl	800e714 <VL53L0X_WrByte>
 800c84c:	4603      	mov	r3, r0
 800c84e:	461a      	mov	r2, r3
 800c850:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c854:	4313      	orrs	r3, r2
 800c856:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f7ff fc5c 	bl	800c118 <VL53L0X_device_read_strobe>
 800c860:	4603      	mov	r3, r0
 800c862:	461a      	mov	r2, r3
 800c864:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c868:	4313      	orrs	r3, r2
 800c86a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c86e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c872:	461a      	mov	r2, r3
 800c874:	2190      	movs	r1, #144	; 0x90
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	f002 f830 	bl	800e8dc <VL53L0X_RdDWord>
 800c87c:	4603      	mov	r3, r0
 800c87e:	461a      	mov	r2, r3
 800c880:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c884:	4313      	orrs	r3, r2
 800c886:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800c88a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c88c:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800c88e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800c890:	4313      	orrs	r3, r2
 800c892:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800c894:	2275      	movs	r2, #117	; 0x75
 800c896:	2194      	movs	r1, #148	; 0x94
 800c898:	6878      	ldr	r0, [r7, #4]
 800c89a:	f001 ff3b 	bl	800e714 <VL53L0X_WrByte>
 800c89e:	4603      	mov	r3, r0
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c8ac:	6878      	ldr	r0, [r7, #4]
 800c8ae:	f7ff fc33 	bl	800c118 <VL53L0X_device_read_strobe>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c8ba:	4313      	orrs	r3, r2
 800c8bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c8c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c8c4:	461a      	mov	r2, r3
 800c8c6:	2190      	movs	r1, #144	; 0x90
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f002 f807 	bl	800e8dc <VL53L0X_RdDWord>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800c8dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8de:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800c8e0:	b29b      	uxth	r3, r3
 800c8e2:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800c8e4:	2276      	movs	r2, #118	; 0x76
 800c8e6:	2194      	movs	r1, #148	; 0x94
 800c8e8:	6878      	ldr	r0, [r7, #4]
 800c8ea:	f001 ff13 	bl	800e714 <VL53L0X_WrByte>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	461a      	mov	r2, r3
 800c8f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c8f6:	4313      	orrs	r3, r2
 800c8f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f7ff fc0b 	bl	800c118 <VL53L0X_device_read_strobe>
 800c902:	4603      	mov	r3, r0
 800c904:	461a      	mov	r2, r3
 800c906:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c90a:	4313      	orrs	r3, r2
 800c90c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c910:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c914:	461a      	mov	r2, r3
 800c916:	2190      	movs	r1, #144	; 0x90
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f001 ffdf 	bl	800e8dc <VL53L0X_RdDWord>
 800c91e:	4603      	mov	r3, r0
 800c920:	461a      	mov	r2, r3
 800c922:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c926:	4313      	orrs	r3, r2
 800c928:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800c92c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c92e:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800c930:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c932:	4313      	orrs	r3, r2
 800c934:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800c936:	2200      	movs	r2, #0
 800c938:	2181      	movs	r1, #129	; 0x81
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f001 feea 	bl	800e714 <VL53L0X_WrByte>
 800c940:	4603      	mov	r3, r0
 800c942:	461a      	mov	r2, r3
 800c944:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c948:	4313      	orrs	r3, r2
 800c94a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800c94e:	2206      	movs	r2, #6
 800c950:	21ff      	movs	r1, #255	; 0xff
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f001 fede 	bl	800e714 <VL53L0X_WrByte>
 800c958:	4603      	mov	r3, r0
 800c95a:	461a      	mov	r2, r3
 800c95c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c960:	4313      	orrs	r3, r2
 800c962:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800c966:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800c96a:	461a      	mov	r2, r3
 800c96c:	2183      	movs	r1, #131	; 0x83
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f001 ff52 	bl	800e818 <VL53L0X_RdByte>
 800c974:	4603      	mov	r3, r0
 800c976:	461a      	mov	r2, r3
 800c978:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c97c:	4313      	orrs	r3, r2
 800c97e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800c982:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c986:	f023 0304 	bic.w	r3, r3, #4
 800c98a:	b2db      	uxtb	r3, r3
 800c98c:	461a      	mov	r2, r3
 800c98e:	2183      	movs	r1, #131	; 0x83
 800c990:	6878      	ldr	r0, [r7, #4]
 800c992:	f001 febf 	bl	800e714 <VL53L0X_WrByte>
 800c996:	4603      	mov	r3, r0
 800c998:	461a      	mov	r2, r3
 800c99a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c99e:	4313      	orrs	r3, r2
 800c9a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c9a4:	2201      	movs	r2, #1
 800c9a6:	21ff      	movs	r1, #255	; 0xff
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f001 feb3 	bl	800e714 <VL53L0X_WrByte>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	461a      	mov	r2, r3
 800c9b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c9b6:	4313      	orrs	r3, r2
 800c9b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800c9bc:	2201      	movs	r2, #1
 800c9be:	2100      	movs	r1, #0
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f001 fea7 	bl	800e714 <VL53L0X_WrByte>
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	461a      	mov	r2, r3
 800c9ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c9d4:	2200      	movs	r2, #0
 800c9d6:	21ff      	movs	r1, #255	; 0xff
 800c9d8:	6878      	ldr	r0, [r7, #4]
 800c9da:	f001 fe9b 	bl	800e714 <VL53L0X_WrByte>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	461a      	mov	r2, r3
 800c9e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c9e6:	4313      	orrs	r3, r2
 800c9e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800c9ec:	2200      	movs	r2, #0
 800c9ee:	2180      	movs	r1, #128	; 0x80
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f001 fe8f 	bl	800e714 <VL53L0X_WrByte>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	461a      	mov	r2, r3
 800c9fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c9fe:	4313      	orrs	r3, r2
 800ca00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800ca04:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	f040 808f 	bne.w	800cb2c <VL53L0X_get_info_from_device+0x98e>
 800ca0e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ca12:	2b07      	cmp	r3, #7
 800ca14:	f000 808a 	beq.w	800cb2c <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800ca18:	78fb      	ldrb	r3, [r7, #3]
 800ca1a:	f003 0301 	and.w	r3, r3, #1
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d024      	beq.n	800ca6c <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800ca22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ca26:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d11e      	bne.n	800ca6c <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800ca34:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800ca3e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800ca42:	2300      	movs	r3, #0
 800ca44:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ca46:	e00e      	b.n	800ca66 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800ca48:	f107 0208 	add.w	r2, r7, #8
 800ca4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca4e:	4413      	add	r3, r2
 800ca50:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800ca52:	687a      	ldr	r2, [r7, #4]
 800ca54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca56:	4413      	add	r3, r2
 800ca58:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800ca5c:	460a      	mov	r2, r1
 800ca5e:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800ca60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca62:	3301      	adds	r3, #1
 800ca64:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ca66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca68:	2b05      	cmp	r3, #5
 800ca6a:	dded      	ble.n	800ca48 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800ca6c:	78fb      	ldrb	r3, [r7, #3]
 800ca6e:	f003 0302 	and.w	r3, r3, #2
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d018      	beq.n	800caa8 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800ca76:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ca7a:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d112      	bne.n	800caa8 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ca82:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ca8c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	33f3      	adds	r3, #243	; 0xf3
 800ca9a:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800ca9c:	f107 0310 	add.w	r3, r7, #16
 800caa0:	4619      	mov	r1, r3
 800caa2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800caa4:	f002 feb7 	bl	800f816 <strcpy>

		}

		if (((option & 4) == 4) &&
 800caa8:	78fb      	ldrb	r3, [r7, #3]
 800caaa:	f003 0304 	and.w	r3, r3, #4
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d030      	beq.n	800cb14 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800cab2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800cab6:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d12a      	bne.n	800cb14 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cabe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800cace:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cad0:	025b      	lsls	r3, r3, #9
 800cad2:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cad8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800cadc:	2300      	movs	r3, #0
 800cade:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800cae2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d011      	beq.n	800cb0c <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800cae8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800caea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800caec:	1ad3      	subs	r3, r2, r3
 800caee:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800caf0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800caf2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800caf6:	fb02 f303 	mul.w	r3, r2, r3
 800cafa:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800cafc:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800cb00:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800cb04:	425b      	negs	r3, r3
 800cb06:	b29b      	uxth	r3, r3
 800cb08:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800cb0c:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800cb14:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800cb18:	78fb      	ldrb	r3, [r7, #3]
 800cb1a:	4313      	orrs	r3, r2
 800cb1c:	b2db      	uxtb	r3, r3
 800cb1e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800cb22:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800cb2c:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3760      	adds	r7, #96	; 0x60
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800cb38:	b480      	push	{r7}
 800cb3a:	b087      	sub	sp, #28
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]
 800cb40:	460b      	mov	r3, r1
 800cb42:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800cb44:	f240 6277 	movw	r2, #1655	; 0x677
 800cb48:	f04f 0300 	mov.w	r3, #0
 800cb4c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800cb50:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800cb54:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800cb56:	78fb      	ldrb	r3, [r7, #3]
 800cb58:	68fa      	ldr	r2, [r7, #12]
 800cb5a:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800cb5e:	693a      	ldr	r2, [r7, #16]
 800cb60:	fb02 f303 	mul.w	r3, r2, r3
 800cb64:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800cb66:	68bb      	ldr	r3, [r7, #8]
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	371c      	adds	r7, #28
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb72:	4770      	bx	lr

0800cb74 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800cb74:	b480      	push	{r7}
 800cb76:	b087      	sub	sp, #28
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800cb80:	2300      	movs	r3, #0
 800cb82:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800cb84:	2300      	movs	r3, #0
 800cb86:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d017      	beq.n	800cbbe <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	3b01      	subs	r3, #1
 800cb92:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800cb94:	e005      	b.n	800cba2 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800cb96:	693b      	ldr	r3, [r7, #16]
 800cb98:	085b      	lsrs	r3, r3, #1
 800cb9a:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800cb9c:	89fb      	ldrh	r3, [r7, #14]
 800cb9e:	3301      	adds	r3, #1
 800cba0:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800cba2:	693b      	ldr	r3, [r7, #16]
 800cba4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d1f4      	bne.n	800cb96 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800cbac:	89fb      	ldrh	r3, [r7, #14]
 800cbae:	021b      	lsls	r3, r3, #8
 800cbb0:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800cbb2:	693b      	ldr	r3, [r7, #16]
 800cbb4:	b29b      	uxth	r3, r3
 800cbb6:	b2db      	uxtb	r3, r3
 800cbb8:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800cbba:	4413      	add	r3, r2
 800cbbc:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800cbbe:	8afb      	ldrh	r3, [r7, #22]

}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	371c      	adds	r7, #28
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr

0800cbcc <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b085      	sub	sp, #20
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	4603      	mov	r3, r0
 800cbd4:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800cbda:	88fb      	ldrh	r3, [r7, #6]
 800cbdc:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800cbde:	88fa      	ldrh	r2, [r7, #6]
 800cbe0:	0a12      	lsrs	r2, r2, #8
 800cbe2:	b292      	uxth	r2, r2
 800cbe4:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800cbe6:	3301      	adds	r3, #1
 800cbe8:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800cbea:	68fb      	ldr	r3, [r7, #12]
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	3714      	adds	r7, #20
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf6:	4770      	bx	lr

0800cbf8 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b088      	sub	sp, #32
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	60f8      	str	r0, [r7, #12]
 800cc00:	60b9      	str	r1, [r7, #8]
 800cc02:	4613      	mov	r3, r2
 800cc04:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800cc06:	2300      	movs	r3, #0
 800cc08:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800cc0a:	79fb      	ldrb	r3, [r7, #7]
 800cc0c:	4619      	mov	r1, r3
 800cc0e:	68f8      	ldr	r0, [r7, #12]
 800cc10:	f7ff ff92 	bl	800cb38 <VL53L0X_calc_macro_period_ps>
 800cc14:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800cc16:	69bb      	ldr	r3, [r7, #24]
 800cc18:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800cc1c:	4a0a      	ldr	r2, [pc, #40]	; (800cc48 <VL53L0X_calc_timeout_mclks+0x50>)
 800cc1e:	fba2 2303 	umull	r2, r3, r2, r3
 800cc22:	099b      	lsrs	r3, r3, #6
 800cc24:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800cc26:	68bb      	ldr	r3, [r7, #8]
 800cc28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cc2c:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800cc30:	697b      	ldr	r3, [r7, #20]
 800cc32:	085b      	lsrs	r3, r3, #1
 800cc34:	441a      	add	r2, r3
	timeout_period_mclks =
 800cc36:	697b      	ldr	r3, [r7, #20]
 800cc38:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc3c:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800cc3e:	69fb      	ldr	r3, [r7, #28]
}
 800cc40:	4618      	mov	r0, r3
 800cc42:	3720      	adds	r7, #32
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}
 800cc48:	10624dd3 	.word	0x10624dd3

0800cc4c <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b086      	sub	sp, #24
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
 800cc54:	460b      	mov	r3, r1
 800cc56:	807b      	strh	r3, [r7, #2]
 800cc58:	4613      	mov	r3, r2
 800cc5a:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800cc60:	787b      	ldrb	r3, [r7, #1]
 800cc62:	4619      	mov	r1, r3
 800cc64:	6878      	ldr	r0, [r7, #4]
 800cc66:	f7ff ff67 	bl	800cb38 <VL53L0X_calc_macro_period_ps>
 800cc6a:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800cc6c:	693b      	ldr	r3, [r7, #16]
 800cc6e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800cc72:	4a0a      	ldr	r2, [pc, #40]	; (800cc9c <VL53L0X_calc_timeout_us+0x50>)
 800cc74:	fba2 2303 	umull	r2, r3, r2, r3
 800cc78:	099b      	lsrs	r3, r3, #6
 800cc7a:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800cc7c:	887b      	ldrh	r3, [r7, #2]
 800cc7e:	68fa      	ldr	r2, [r7, #12]
 800cc80:	fb02 f303 	mul.w	r3, r2, r3
 800cc84:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800cc88:	4a04      	ldr	r2, [pc, #16]	; (800cc9c <VL53L0X_calc_timeout_us+0x50>)
 800cc8a:	fba2 2303 	umull	r2, r3, r2, r3
 800cc8e:	099b      	lsrs	r3, r3, #6
 800cc90:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800cc92:	697b      	ldr	r3, [r7, #20]
}
 800cc94:	4618      	mov	r0, r3
 800cc96:	3718      	adds	r7, #24
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}
 800cc9c:	10624dd3 	.word	0x10624dd3

0800cca0 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b08c      	sub	sp, #48	; 0x30
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	60f8      	str	r0, [r7, #12]
 800cca8:	460b      	mov	r3, r1
 800ccaa:	607a      	str	r2, [r7, #4]
 800ccac:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800ccba:	2300      	movs	r3, #0
 800ccbc:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800ccc6:	7afb      	ldrb	r3, [r7, #11]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d005      	beq.n	800ccd8 <get_sequence_step_timeout+0x38>
 800cccc:	7afb      	ldrb	r3, [r7, #11]
 800ccce:	2b01      	cmp	r3, #1
 800ccd0:	d002      	beq.n	800ccd8 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800ccd2:	7afb      	ldrb	r3, [r7, #11]
 800ccd4:	2b02      	cmp	r3, #2
 800ccd6:	d128      	bne.n	800cd2a <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ccd8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800ccdc:	461a      	mov	r2, r3
 800ccde:	2100      	movs	r1, #0
 800cce0:	68f8      	ldr	r0, [r7, #12]
 800cce2:	f7fd fa4d 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 800cce6:	4603      	mov	r3, r0
 800cce8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800ccec:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d109      	bne.n	800cd08 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800ccf4:	f107 0320 	add.w	r3, r7, #32
 800ccf8:	461a      	mov	r2, r3
 800ccfa:	2146      	movs	r1, #70	; 0x46
 800ccfc:	68f8      	ldr	r0, [r7, #12]
 800ccfe:	f001 fd8b 	bl	800e818 <VL53L0X_RdByte>
 800cd02:	4603      	mov	r3, r0
 800cd04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800cd08:	f897 3020 	ldrb.w	r3, [r7, #32]
 800cd0c:	b29b      	uxth	r3, r3
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f7ff ff5c 	bl	800cbcc <VL53L0X_decode_timeout>
 800cd14:	4603      	mov	r3, r0
 800cd16:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800cd18:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800cd1c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800cd1e:	4619      	mov	r1, r3
 800cd20:	68f8      	ldr	r0, [r7, #12]
 800cd22:	f7ff ff93 	bl	800cc4c <VL53L0X_calc_timeout_us>
 800cd26:	62b8      	str	r0, [r7, #40]	; 0x28
 800cd28:	e092      	b.n	800ce50 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800cd2a:	7afb      	ldrb	r3, [r7, #11]
 800cd2c:	2b03      	cmp	r3, #3
 800cd2e:	d135      	bne.n	800cd9c <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800cd30:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800cd34:	461a      	mov	r2, r3
 800cd36:	2100      	movs	r1, #0
 800cd38:	68f8      	ldr	r0, [r7, #12]
 800cd3a:	f7fd fa21 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800cd44:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	f040 8081 	bne.w	800ce50 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800cd4e:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800cd52:	461a      	mov	r2, r3
 800cd54:	2100      	movs	r1, #0
 800cd56:	68f8      	ldr	r0, [r7, #12]
 800cd58:	f7fd fa12 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800cd62:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d109      	bne.n	800cd7e <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800cd6a:	f107 031e 	add.w	r3, r7, #30
 800cd6e:	461a      	mov	r2, r3
 800cd70:	2151      	movs	r1, #81	; 0x51
 800cd72:	68f8      	ldr	r0, [r7, #12]
 800cd74:	f001 fd7a 	bl	800e86c <VL53L0X_RdWord>
 800cd78:	4603      	mov	r3, r0
 800cd7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800cd7e:	8bfb      	ldrh	r3, [r7, #30]
 800cd80:	4618      	mov	r0, r3
 800cd82:	f7ff ff23 	bl	800cbcc <VL53L0X_decode_timeout>
 800cd86:	4603      	mov	r3, r0
 800cd88:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800cd8a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800cd8e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800cd90:	4619      	mov	r1, r3
 800cd92:	68f8      	ldr	r0, [r7, #12]
 800cd94:	f7ff ff5a 	bl	800cc4c <VL53L0X_calc_timeout_us>
 800cd98:	62b8      	str	r0, [r7, #40]	; 0x28
 800cd9a:	e059      	b.n	800ce50 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800cd9c:	7afb      	ldrb	r3, [r7, #11]
 800cd9e:	2b04      	cmp	r3, #4
 800cda0:	d156      	bne.n	800ce50 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800cda2:	f107 0314 	add.w	r3, r7, #20
 800cda6:	4619      	mov	r1, r3
 800cda8:	68f8      	ldr	r0, [r7, #12]
 800cdaa:	f7fd faf5 	bl	800a398 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800cdae:	2300      	movs	r3, #0
 800cdb0:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800cdb2:	7dfb      	ldrb	r3, [r7, #23]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d01d      	beq.n	800cdf4 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800cdb8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	2100      	movs	r1, #0
 800cdc0:	68f8      	ldr	r0, [r7, #12]
 800cdc2:	f7fd f9dd 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800cdcc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d10f      	bne.n	800cdf4 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800cdd4:	f107 031e 	add.w	r3, r7, #30
 800cdd8:	461a      	mov	r2, r3
 800cdda:	2151      	movs	r1, #81	; 0x51
 800cddc:	68f8      	ldr	r0, [r7, #12]
 800cdde:	f001 fd45 	bl	800e86c <VL53L0X_RdWord>
 800cde2:	4603      	mov	r3, r0
 800cde4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800cde8:	8bfb      	ldrh	r3, [r7, #30]
 800cdea:	4618      	mov	r0, r3
 800cdec:	f7ff feee 	bl	800cbcc <VL53L0X_decode_timeout>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800cdf4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d109      	bne.n	800ce10 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800cdfc:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800ce00:	461a      	mov	r2, r3
 800ce02:	2101      	movs	r1, #1
 800ce04:	68f8      	ldr	r0, [r7, #12]
 800ce06:	f7fd f9bb 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800ce10:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d10f      	bne.n	800ce38 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800ce18:	f107 031c 	add.w	r3, r7, #28
 800ce1c:	461a      	mov	r2, r3
 800ce1e:	2171      	movs	r1, #113	; 0x71
 800ce20:	68f8      	ldr	r0, [r7, #12]
 800ce22:	f001 fd23 	bl	800e86c <VL53L0X_RdWord>
 800ce26:	4603      	mov	r3, r0
 800ce28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800ce2c:	8bbb      	ldrh	r3, [r7, #28]
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f7ff fecc 	bl	800cbcc <VL53L0X_decode_timeout>
 800ce34:	4603      	mov	r3, r0
 800ce36:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800ce38:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ce3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800ce3c:	1ad3      	subs	r3, r2, r3
 800ce3e:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800ce40:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800ce44:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce46:	4619      	mov	r1, r3
 800ce48:	68f8      	ldr	r0, [r7, #12]
 800ce4a:	f7ff feff 	bl	800cc4c <VL53L0X_calc_timeout_us>
 800ce4e:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce54:	601a      	str	r2, [r3, #0]

	return Status;
 800ce56:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3730      	adds	r7, #48	; 0x30
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}

0800ce62 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800ce62:	b580      	push	{r7, lr}
 800ce64:	b08a      	sub	sp, #40	; 0x28
 800ce66:	af00      	add	r7, sp, #0
 800ce68:	60f8      	str	r0, [r7, #12]
 800ce6a:	460b      	mov	r3, r1
 800ce6c:	607a      	str	r2, [r7, #4]
 800ce6e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ce70:	2300      	movs	r3, #0
 800ce72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800ce76:	7afb      	ldrb	r3, [r7, #11]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d005      	beq.n	800ce88 <set_sequence_step_timeout+0x26>
 800ce7c:	7afb      	ldrb	r3, [r7, #11]
 800ce7e:	2b01      	cmp	r3, #1
 800ce80:	d002      	beq.n	800ce88 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800ce82:	7afb      	ldrb	r3, [r7, #11]
 800ce84:	2b02      	cmp	r3, #2
 800ce86:	d138      	bne.n	800cefa <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ce88:	f107 031b 	add.w	r3, r7, #27
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	2100      	movs	r1, #0
 800ce90:	68f8      	ldr	r0, [r7, #12]
 800ce92:	f7fd f975 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 800ce96:	4603      	mov	r3, r0
 800ce98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800ce9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d11a      	bne.n	800ceda <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800cea4:	7efb      	ldrb	r3, [r7, #27]
 800cea6:	461a      	mov	r2, r3
 800cea8:	6879      	ldr	r1, [r7, #4]
 800ceaa:	68f8      	ldr	r0, [r7, #12]
 800ceac:	f7ff fea4 	bl	800cbf8 <VL53L0X_calc_timeout_mclks>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800ceb4:	8bbb      	ldrh	r3, [r7, #28]
 800ceb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ceba:	d903      	bls.n	800cec4 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800cebc:	23ff      	movs	r3, #255	; 0xff
 800cebe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cec2:	e004      	b.n	800cece <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800cec4:	8bbb      	ldrh	r3, [r7, #28]
 800cec6:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800cec8:	3b01      	subs	r3, #1
 800ceca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cece:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ced2:	b29a      	uxth	r2, r3
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800ceda:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cede:	2b00      	cmp	r3, #0
 800cee0:	f040 80ab 	bne.w	800d03a <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800cee4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cee8:	461a      	mov	r2, r3
 800ceea:	2146      	movs	r1, #70	; 0x46
 800ceec:	68f8      	ldr	r0, [r7, #12]
 800ceee:	f001 fc11 	bl	800e714 <VL53L0X_WrByte>
 800cef2:	4603      	mov	r3, r0
 800cef4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800cef8:	e09f      	b.n	800d03a <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800cefa:	7afb      	ldrb	r3, [r7, #11]
 800cefc:	2b03      	cmp	r3, #3
 800cefe:	d135      	bne.n	800cf6c <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800cf00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d11b      	bne.n	800cf40 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800cf08:	f107 031b 	add.w	r3, r7, #27
 800cf0c:	461a      	mov	r2, r3
 800cf0e:	2100      	movs	r1, #0
 800cf10:	68f8      	ldr	r0, [r7, #12]
 800cf12:	f7fd f935 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 800cf16:	4603      	mov	r3, r0
 800cf18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800cf1c:	7efb      	ldrb	r3, [r7, #27]
 800cf1e:	461a      	mov	r2, r3
 800cf20:	6879      	ldr	r1, [r7, #4]
 800cf22:	68f8      	ldr	r0, [r7, #12]
 800cf24:	f7ff fe68 	bl	800cbf8 <VL53L0X_calc_timeout_mclks>
 800cf28:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800cf2a:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800cf2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f7ff fe20 	bl	800cb74 <VL53L0X_encode_timeout>
 800cf34:	4603      	mov	r3, r0
 800cf36:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cf38:	8b3a      	ldrh	r2, [r7, #24]
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800cf40:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d108      	bne.n	800cf5a <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800cf48:	8b3b      	ldrh	r3, [r7, #24]
 800cf4a:	461a      	mov	r2, r3
 800cf4c:	2151      	movs	r1, #81	; 0x51
 800cf4e:	68f8      	ldr	r0, [r7, #12]
 800cf50:	f001 fc04 	bl	800e75c <VL53L0X_WrWord>
 800cf54:	4603      	mov	r3, r0
 800cf56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800cf5a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d16b      	bne.n	800d03a <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	687a      	ldr	r2, [r7, #4]
 800cf66:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800cf6a:	e066      	b.n	800d03a <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800cf6c:	7afb      	ldrb	r3, [r7, #11]
 800cf6e:	2b04      	cmp	r3, #4
 800cf70:	d160      	bne.n	800d034 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800cf72:	f107 0310 	add.w	r3, r7, #16
 800cf76:	4619      	mov	r1, r3
 800cf78:	68f8      	ldr	r0, [r7, #12]
 800cf7a:	f7fd fa0d 	bl	800a398 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800cf82:	7cfb      	ldrb	r3, [r7, #19]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d01d      	beq.n	800cfc4 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800cf88:	f107 031b 	add.w	r3, r7, #27
 800cf8c:	461a      	mov	r2, r3
 800cf8e:	2100      	movs	r1, #0
 800cf90:	68f8      	ldr	r0, [r7, #12]
 800cf92:	f7fd f8f5 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 800cf96:	4603      	mov	r3, r0
 800cf98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800cf9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d10f      	bne.n	800cfc4 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800cfa4:	f107 0318 	add.w	r3, r7, #24
 800cfa8:	461a      	mov	r2, r3
 800cfaa:	2151      	movs	r1, #81	; 0x51
 800cfac:	68f8      	ldr	r0, [r7, #12]
 800cfae:	f001 fc5d 	bl	800e86c <VL53L0X_RdWord>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800cfb8:	8b3b      	ldrh	r3, [r7, #24]
 800cfba:	4618      	mov	r0, r3
 800cfbc:	f7ff fe06 	bl	800cbcc <VL53L0X_decode_timeout>
 800cfc0:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800cfc2:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800cfc4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d109      	bne.n	800cfe0 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800cfcc:	f107 031b 	add.w	r3, r7, #27
 800cfd0:	461a      	mov	r2, r3
 800cfd2:	2101      	movs	r1, #1
 800cfd4:	68f8      	ldr	r0, [r7, #12]
 800cfd6:	f7fd f8d3 	bl	800a180 <VL53L0X_GetVcselPulsePeriod>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800cfe0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d128      	bne.n	800d03a <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800cfe8:	7efb      	ldrb	r3, [r7, #27]
 800cfea:	461a      	mov	r2, r3
 800cfec:	6879      	ldr	r1, [r7, #4]
 800cfee:	68f8      	ldr	r0, [r7, #12]
 800cff0:	f7ff fe02 	bl	800cbf8 <VL53L0X_calc_timeout_mclks>
 800cff4:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800cff6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cff8:	6a3a      	ldr	r2, [r7, #32]
 800cffa:	4413      	add	r3, r2
 800cffc:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800cffe:	6a38      	ldr	r0, [r7, #32]
 800d000:	f7ff fdb8 	bl	800cb74 <VL53L0X_encode_timeout>
 800d004:	4603      	mov	r3, r0
 800d006:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800d008:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d108      	bne.n	800d022 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800d010:	8bfb      	ldrh	r3, [r7, #30]
 800d012:	461a      	mov	r2, r3
 800d014:	2171      	movs	r1, #113	; 0x71
 800d016:	68f8      	ldr	r0, [r7, #12]
 800d018:	f001 fba0 	bl	800e75c <VL53L0X_WrWord>
 800d01c:	4603      	mov	r3, r0
 800d01e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800d022:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d026:	2b00      	cmp	r3, #0
 800d028:	d107      	bne.n	800d03a <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	687a      	ldr	r2, [r7, #4]
 800d02e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800d032:	e002      	b.n	800d03a <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d034:	23fc      	movs	r3, #252	; 0xfc
 800d036:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800d03a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d03e:	4618      	mov	r0, r3
 800d040:	3728      	adds	r7, #40	; 0x28
 800d042:	46bd      	mov	sp, r7
 800d044:	bd80      	pop	{r7, pc}

0800d046 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800d046:	b580      	push	{r7, lr}
 800d048:	b08a      	sub	sp, #40	; 0x28
 800d04a:	af00      	add	r7, sp, #0
 800d04c:	6078      	str	r0, [r7, #4]
 800d04e:	460b      	mov	r3, r1
 800d050:	70fb      	strb	r3, [r7, #3]
 800d052:	4613      	mov	r3, r2
 800d054:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d056:	2300      	movs	r3, #0
 800d058:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800d05c:	230c      	movs	r3, #12
 800d05e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800d062:	2312      	movs	r3, #18
 800d064:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800d068:	2308      	movs	r3, #8
 800d06a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800d06e:	230e      	movs	r3, #14
 800d070:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800d074:	2300      	movs	r3, #0
 800d076:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800d078:	78bb      	ldrb	r3, [r7, #2]
 800d07a:	f003 0301 	and.w	r3, r3, #1
 800d07e:	b2db      	uxtb	r3, r3
 800d080:	2b00      	cmp	r3, #0
 800d082:	d003      	beq.n	800d08c <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d084:	23fc      	movs	r3, #252	; 0xfc
 800d086:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d08a:	e020      	b.n	800d0ce <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800d08c:	78fb      	ldrb	r3, [r7, #3]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d10d      	bne.n	800d0ae <VL53L0X_set_vcsel_pulse_period+0x68>
 800d092:	78ba      	ldrb	r2, [r7, #2]
 800d094:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d098:	429a      	cmp	r2, r3
 800d09a:	d304      	bcc.n	800d0a6 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800d09c:	78ba      	ldrb	r2, [r7, #2]
 800d09e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800d0a2:	429a      	cmp	r2, r3
 800d0a4:	d903      	bls.n	800d0ae <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d0a6:	23fc      	movs	r3, #252	; 0xfc
 800d0a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d0ac:	e00f      	b.n	800d0ce <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800d0ae:	78fb      	ldrb	r3, [r7, #3]
 800d0b0:	2b01      	cmp	r3, #1
 800d0b2:	d10c      	bne.n	800d0ce <VL53L0X_set_vcsel_pulse_period+0x88>
 800d0b4:	78ba      	ldrb	r2, [r7, #2]
 800d0b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d0ba:	429a      	cmp	r2, r3
 800d0bc:	d304      	bcc.n	800d0c8 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800d0be:	78ba      	ldrb	r2, [r7, #2]
 800d0c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d0c4:	429a      	cmp	r2, r3
 800d0c6:	d902      	bls.n	800d0ce <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d0c8:	23fc      	movs	r3, #252	; 0xfc
 800d0ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800d0ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d002      	beq.n	800d0dc <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800d0d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d0da:	e239      	b.n	800d550 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800d0dc:	78fb      	ldrb	r3, [r7, #3]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d150      	bne.n	800d184 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800d0e2:	78bb      	ldrb	r3, [r7, #2]
 800d0e4:	2b0c      	cmp	r3, #12
 800d0e6:	d110      	bne.n	800d10a <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800d0e8:	2218      	movs	r2, #24
 800d0ea:	2157      	movs	r1, #87	; 0x57
 800d0ec:	6878      	ldr	r0, [r7, #4]
 800d0ee:	f001 fb11 	bl	800e714 <VL53L0X_WrByte>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800d0f8:	2208      	movs	r2, #8
 800d0fa:	2156      	movs	r1, #86	; 0x56
 800d0fc:	6878      	ldr	r0, [r7, #4]
 800d0fe:	f001 fb09 	bl	800e714 <VL53L0X_WrByte>
 800d102:	4603      	mov	r3, r0
 800d104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d108:	e17f      	b.n	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800d10a:	78bb      	ldrb	r3, [r7, #2]
 800d10c:	2b0e      	cmp	r3, #14
 800d10e:	d110      	bne.n	800d132 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800d110:	2230      	movs	r2, #48	; 0x30
 800d112:	2157      	movs	r1, #87	; 0x57
 800d114:	6878      	ldr	r0, [r7, #4]
 800d116:	f001 fafd 	bl	800e714 <VL53L0X_WrByte>
 800d11a:	4603      	mov	r3, r0
 800d11c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800d120:	2208      	movs	r2, #8
 800d122:	2156      	movs	r1, #86	; 0x56
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	f001 faf5 	bl	800e714 <VL53L0X_WrByte>
 800d12a:	4603      	mov	r3, r0
 800d12c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d130:	e16b      	b.n	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800d132:	78bb      	ldrb	r3, [r7, #2]
 800d134:	2b10      	cmp	r3, #16
 800d136:	d110      	bne.n	800d15a <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800d138:	2240      	movs	r2, #64	; 0x40
 800d13a:	2157      	movs	r1, #87	; 0x57
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f001 fae9 	bl	800e714 <VL53L0X_WrByte>
 800d142:	4603      	mov	r3, r0
 800d144:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800d148:	2208      	movs	r2, #8
 800d14a:	2156      	movs	r1, #86	; 0x56
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f001 fae1 	bl	800e714 <VL53L0X_WrByte>
 800d152:	4603      	mov	r3, r0
 800d154:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d158:	e157      	b.n	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800d15a:	78bb      	ldrb	r3, [r7, #2]
 800d15c:	2b12      	cmp	r3, #18
 800d15e:	f040 8154 	bne.w	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800d162:	2250      	movs	r2, #80	; 0x50
 800d164:	2157      	movs	r1, #87	; 0x57
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f001 fad4 	bl	800e714 <VL53L0X_WrByte>
 800d16c:	4603      	mov	r3, r0
 800d16e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800d172:	2208      	movs	r2, #8
 800d174:	2156      	movs	r1, #86	; 0x56
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f001 facc 	bl	800e714 <VL53L0X_WrByte>
 800d17c:	4603      	mov	r3, r0
 800d17e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d182:	e142      	b.n	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800d184:	78fb      	ldrb	r3, [r7, #3]
 800d186:	2b01      	cmp	r3, #1
 800d188:	f040 813f 	bne.w	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800d18c:	78bb      	ldrb	r3, [r7, #2]
 800d18e:	2b08      	cmp	r3, #8
 800d190:	d14c      	bne.n	800d22c <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800d192:	2210      	movs	r2, #16
 800d194:	2148      	movs	r1, #72	; 0x48
 800d196:	6878      	ldr	r0, [r7, #4]
 800d198:	f001 fabc 	bl	800e714 <VL53L0X_WrByte>
 800d19c:	4603      	mov	r3, r0
 800d19e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800d1a2:	2208      	movs	r2, #8
 800d1a4:	2147      	movs	r1, #71	; 0x47
 800d1a6:	6878      	ldr	r0, [r7, #4]
 800d1a8:	f001 fab4 	bl	800e714 <VL53L0X_WrByte>
 800d1ac:	4603      	mov	r3, r0
 800d1ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d1b2:	2202      	movs	r2, #2
 800d1b4:	2132      	movs	r1, #50	; 0x32
 800d1b6:	6878      	ldr	r0, [r7, #4]
 800d1b8:	f001 faac 	bl	800e714 <VL53L0X_WrByte>
 800d1bc:	4603      	mov	r3, r0
 800d1be:	461a      	mov	r2, r3
 800d1c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d1c4:	4313      	orrs	r3, r2
 800d1c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800d1ca:	220c      	movs	r2, #12
 800d1cc:	2130      	movs	r1, #48	; 0x30
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	f001 faa0 	bl	800e714 <VL53L0X_WrByte>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	461a      	mov	r2, r3
 800d1d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d1dc:	4313      	orrs	r3, r2
 800d1de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	21ff      	movs	r1, #255	; 0xff
 800d1e6:	6878      	ldr	r0, [r7, #4]
 800d1e8:	f001 fa94 	bl	800e714 <VL53L0X_WrByte>
 800d1ec:	4603      	mov	r3, r0
 800d1ee:	461a      	mov	r2, r3
 800d1f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d1f4:	4313      	orrs	r3, r2
 800d1f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d1fa:	2230      	movs	r2, #48	; 0x30
 800d1fc:	2130      	movs	r1, #48	; 0x30
 800d1fe:	6878      	ldr	r0, [r7, #4]
 800d200:	f001 fa88 	bl	800e714 <VL53L0X_WrByte>
 800d204:	4603      	mov	r3, r0
 800d206:	461a      	mov	r2, r3
 800d208:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d20c:	4313      	orrs	r3, r2
 800d20e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d212:	2200      	movs	r2, #0
 800d214:	21ff      	movs	r1, #255	; 0xff
 800d216:	6878      	ldr	r0, [r7, #4]
 800d218:	f001 fa7c 	bl	800e714 <VL53L0X_WrByte>
 800d21c:	4603      	mov	r3, r0
 800d21e:	461a      	mov	r2, r3
 800d220:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d224:	4313      	orrs	r3, r2
 800d226:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d22a:	e0ee      	b.n	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800d22c:	78bb      	ldrb	r3, [r7, #2]
 800d22e:	2b0a      	cmp	r3, #10
 800d230:	d14c      	bne.n	800d2cc <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800d232:	2228      	movs	r2, #40	; 0x28
 800d234:	2148      	movs	r1, #72	; 0x48
 800d236:	6878      	ldr	r0, [r7, #4]
 800d238:	f001 fa6c 	bl	800e714 <VL53L0X_WrByte>
 800d23c:	4603      	mov	r3, r0
 800d23e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800d242:	2208      	movs	r2, #8
 800d244:	2147      	movs	r1, #71	; 0x47
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f001 fa64 	bl	800e714 <VL53L0X_WrByte>
 800d24c:	4603      	mov	r3, r0
 800d24e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d252:	2203      	movs	r2, #3
 800d254:	2132      	movs	r1, #50	; 0x32
 800d256:	6878      	ldr	r0, [r7, #4]
 800d258:	f001 fa5c 	bl	800e714 <VL53L0X_WrByte>
 800d25c:	4603      	mov	r3, r0
 800d25e:	461a      	mov	r2, r3
 800d260:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d264:	4313      	orrs	r3, r2
 800d266:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800d26a:	2209      	movs	r2, #9
 800d26c:	2130      	movs	r1, #48	; 0x30
 800d26e:	6878      	ldr	r0, [r7, #4]
 800d270:	f001 fa50 	bl	800e714 <VL53L0X_WrByte>
 800d274:	4603      	mov	r3, r0
 800d276:	461a      	mov	r2, r3
 800d278:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d27c:	4313      	orrs	r3, r2
 800d27e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d282:	2201      	movs	r2, #1
 800d284:	21ff      	movs	r1, #255	; 0xff
 800d286:	6878      	ldr	r0, [r7, #4]
 800d288:	f001 fa44 	bl	800e714 <VL53L0X_WrByte>
 800d28c:	4603      	mov	r3, r0
 800d28e:	461a      	mov	r2, r3
 800d290:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d294:	4313      	orrs	r3, r2
 800d296:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d29a:	2220      	movs	r2, #32
 800d29c:	2130      	movs	r1, #48	; 0x30
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f001 fa38 	bl	800e714 <VL53L0X_WrByte>
 800d2a4:	4603      	mov	r3, r0
 800d2a6:	461a      	mov	r2, r3
 800d2a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d2ac:	4313      	orrs	r3, r2
 800d2ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	21ff      	movs	r1, #255	; 0xff
 800d2b6:	6878      	ldr	r0, [r7, #4]
 800d2b8:	f001 fa2c 	bl	800e714 <VL53L0X_WrByte>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	461a      	mov	r2, r3
 800d2c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d2c4:	4313      	orrs	r3, r2
 800d2c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d2ca:	e09e      	b.n	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800d2cc:	78bb      	ldrb	r3, [r7, #2]
 800d2ce:	2b0c      	cmp	r3, #12
 800d2d0:	d14c      	bne.n	800d36c <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800d2d2:	2238      	movs	r2, #56	; 0x38
 800d2d4:	2148      	movs	r1, #72	; 0x48
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f001 fa1c 	bl	800e714 <VL53L0X_WrByte>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800d2e2:	2208      	movs	r2, #8
 800d2e4:	2147      	movs	r1, #71	; 0x47
 800d2e6:	6878      	ldr	r0, [r7, #4]
 800d2e8:	f001 fa14 	bl	800e714 <VL53L0X_WrByte>
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d2f2:	2203      	movs	r2, #3
 800d2f4:	2132      	movs	r1, #50	; 0x32
 800d2f6:	6878      	ldr	r0, [r7, #4]
 800d2f8:	f001 fa0c 	bl	800e714 <VL53L0X_WrByte>
 800d2fc:	4603      	mov	r3, r0
 800d2fe:	461a      	mov	r2, r3
 800d300:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d304:	4313      	orrs	r3, r2
 800d306:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800d30a:	2208      	movs	r2, #8
 800d30c:	2130      	movs	r1, #48	; 0x30
 800d30e:	6878      	ldr	r0, [r7, #4]
 800d310:	f001 fa00 	bl	800e714 <VL53L0X_WrByte>
 800d314:	4603      	mov	r3, r0
 800d316:	461a      	mov	r2, r3
 800d318:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d31c:	4313      	orrs	r3, r2
 800d31e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d322:	2201      	movs	r2, #1
 800d324:	21ff      	movs	r1, #255	; 0xff
 800d326:	6878      	ldr	r0, [r7, #4]
 800d328:	f001 f9f4 	bl	800e714 <VL53L0X_WrByte>
 800d32c:	4603      	mov	r3, r0
 800d32e:	461a      	mov	r2, r3
 800d330:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d334:	4313      	orrs	r3, r2
 800d336:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d33a:	2220      	movs	r2, #32
 800d33c:	2130      	movs	r1, #48	; 0x30
 800d33e:	6878      	ldr	r0, [r7, #4]
 800d340:	f001 f9e8 	bl	800e714 <VL53L0X_WrByte>
 800d344:	4603      	mov	r3, r0
 800d346:	461a      	mov	r2, r3
 800d348:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d34c:	4313      	orrs	r3, r2
 800d34e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d352:	2200      	movs	r2, #0
 800d354:	21ff      	movs	r1, #255	; 0xff
 800d356:	6878      	ldr	r0, [r7, #4]
 800d358:	f001 f9dc 	bl	800e714 <VL53L0X_WrByte>
 800d35c:	4603      	mov	r3, r0
 800d35e:	461a      	mov	r2, r3
 800d360:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d364:	4313      	orrs	r3, r2
 800d366:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d36a:	e04e      	b.n	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800d36c:	78bb      	ldrb	r3, [r7, #2]
 800d36e:	2b0e      	cmp	r3, #14
 800d370:	d14b      	bne.n	800d40a <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800d372:	2248      	movs	r2, #72	; 0x48
 800d374:	2148      	movs	r1, #72	; 0x48
 800d376:	6878      	ldr	r0, [r7, #4]
 800d378:	f001 f9cc 	bl	800e714 <VL53L0X_WrByte>
 800d37c:	4603      	mov	r3, r0
 800d37e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800d382:	2208      	movs	r2, #8
 800d384:	2147      	movs	r1, #71	; 0x47
 800d386:	6878      	ldr	r0, [r7, #4]
 800d388:	f001 f9c4 	bl	800e714 <VL53L0X_WrByte>
 800d38c:	4603      	mov	r3, r0
 800d38e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d392:	2203      	movs	r2, #3
 800d394:	2132      	movs	r1, #50	; 0x32
 800d396:	6878      	ldr	r0, [r7, #4]
 800d398:	f001 f9bc 	bl	800e714 <VL53L0X_WrByte>
 800d39c:	4603      	mov	r3, r0
 800d39e:	461a      	mov	r2, r3
 800d3a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d3a4:	4313      	orrs	r3, r2
 800d3a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800d3aa:	2207      	movs	r2, #7
 800d3ac:	2130      	movs	r1, #48	; 0x30
 800d3ae:	6878      	ldr	r0, [r7, #4]
 800d3b0:	f001 f9b0 	bl	800e714 <VL53L0X_WrByte>
 800d3b4:	4603      	mov	r3, r0
 800d3b6:	461a      	mov	r2, r3
 800d3b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d3bc:	4313      	orrs	r3, r2
 800d3be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d3c2:	2201      	movs	r2, #1
 800d3c4:	21ff      	movs	r1, #255	; 0xff
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f001 f9a4 	bl	800e714 <VL53L0X_WrByte>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d3d4:	4313      	orrs	r3, r2
 800d3d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d3da:	2220      	movs	r2, #32
 800d3dc:	2130      	movs	r1, #48	; 0x30
 800d3de:	6878      	ldr	r0, [r7, #4]
 800d3e0:	f001 f998 	bl	800e714 <VL53L0X_WrByte>
 800d3e4:	4603      	mov	r3, r0
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d3ec:	4313      	orrs	r3, r2
 800d3ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d3f2:	2200      	movs	r2, #0
 800d3f4:	21ff      	movs	r1, #255	; 0xff
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f001 f98c 	bl	800e714 <VL53L0X_WrByte>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	461a      	mov	r2, r3
 800d400:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d404:	4313      	orrs	r3, r2
 800d406:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800d40a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d17f      	bne.n	800d512 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800d412:	78bb      	ldrb	r3, [r7, #2]
 800d414:	4618      	mov	r0, r3
 800d416:	f7fe fe38 	bl	800c08a <VL53L0X_encode_vcsel_period>
 800d41a:	4603      	mov	r3, r0
 800d41c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800d420:	78fb      	ldrb	r3, [r7, #3]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d002      	beq.n	800d42c <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800d426:	2b01      	cmp	r3, #1
 800d428:	d045      	beq.n	800d4b6 <VL53L0X_set_vcsel_pulse_period+0x470>
 800d42a:	e06e      	b.n	800d50a <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800d42c:	f107 0314 	add.w	r3, r7, #20
 800d430:	461a      	mov	r2, r3
 800d432:	2103      	movs	r1, #3
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f7ff fc33 	bl	800cca0 <get_sequence_step_timeout>
 800d43a:	4603      	mov	r3, r0
 800d43c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800d440:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d444:	2b00      	cmp	r3, #0
 800d446:	d109      	bne.n	800d45c <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800d448:	f107 0310 	add.w	r3, r7, #16
 800d44c:	461a      	mov	r2, r3
 800d44e:	2102      	movs	r1, #2
 800d450:	6878      	ldr	r0, [r7, #4]
 800d452:	f7ff fc25 	bl	800cca0 <get_sequence_step_timeout>
 800d456:	4603      	mov	r3, r0
 800d458:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800d45c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d460:	2b00      	cmp	r3, #0
 800d462:	d109      	bne.n	800d478 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800d464:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800d468:	461a      	mov	r2, r3
 800d46a:	2150      	movs	r1, #80	; 0x50
 800d46c:	6878      	ldr	r0, [r7, #4]
 800d46e:	f001 f951 	bl	800e714 <VL53L0X_WrByte>
 800d472:	4603      	mov	r3, r0
 800d474:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800d478:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d108      	bne.n	800d492 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800d480:	697b      	ldr	r3, [r7, #20]
 800d482:	461a      	mov	r2, r3
 800d484:	2103      	movs	r1, #3
 800d486:	6878      	ldr	r0, [r7, #4]
 800d488:	f7ff fceb 	bl	800ce62 <set_sequence_step_timeout>
 800d48c:	4603      	mov	r3, r0
 800d48e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800d492:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d496:	2b00      	cmp	r3, #0
 800d498:	d108      	bne.n	800d4ac <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800d49a:	693b      	ldr	r3, [r7, #16]
 800d49c:	461a      	mov	r2, r3
 800d49e:	2102      	movs	r1, #2
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f7ff fcde 	bl	800ce62 <set_sequence_step_timeout>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	78ba      	ldrb	r2, [r7, #2]
 800d4b0:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800d4b4:	e02e      	b.n	800d514 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800d4b6:	f107 0318 	add.w	r3, r7, #24
 800d4ba:	461a      	mov	r2, r3
 800d4bc:	2104      	movs	r1, #4
 800d4be:	6878      	ldr	r0, [r7, #4]
 800d4c0:	f7ff fbee 	bl	800cca0 <get_sequence_step_timeout>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800d4ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d109      	bne.n	800d4e6 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800d4d2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	2170      	movs	r1, #112	; 0x70
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f001 f91a 	bl	800e714 <VL53L0X_WrByte>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800d4e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d108      	bne.n	800d500 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800d4ee:	69bb      	ldr	r3, [r7, #24]
 800d4f0:	461a      	mov	r2, r3
 800d4f2:	2104      	movs	r1, #4
 800d4f4:	6878      	ldr	r0, [r7, #4]
 800d4f6:	f7ff fcb4 	bl	800ce62 <set_sequence_step_timeout>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	78ba      	ldrb	r2, [r7, #2]
 800d504:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800d508:	e004      	b.n	800d514 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d50a:	23fc      	movs	r3, #252	; 0xfc
 800d50c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d510:	e000      	b.n	800d514 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800d512:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800d514:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d109      	bne.n	800d530 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	695b      	ldr	r3, [r3, #20]
 800d520:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800d522:	69f9      	ldr	r1, [r7, #28]
 800d524:	6878      	ldr	r0, [r7, #4]
 800d526:	f7fc fded 	bl	800a104 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800d52a:	4603      	mov	r3, r0
 800d52c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800d530:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d534:	2b00      	cmp	r3, #0
 800d536:	d109      	bne.n	800d54c <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800d538:	f107 010f 	add.w	r1, r7, #15
 800d53c:	2301      	movs	r3, #1
 800d53e:	2200      	movs	r2, #0
 800d540:	6878      	ldr	r0, [r7, #4]
 800d542:	f7fe fcbd 	bl	800bec0 <VL53L0X_perform_phase_calibration>
 800d546:	4603      	mov	r3, r0
 800d548:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800d54c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d550:	4618      	mov	r0, r3
 800d552:	3728      	adds	r7, #40	; 0x28
 800d554:	46bd      	mov	sp, r7
 800d556:	bd80      	pop	{r7, pc}

0800d558 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800d558:	b580      	push	{r7, lr}
 800d55a:	b086      	sub	sp, #24
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	60f8      	str	r0, [r7, #12]
 800d560:	460b      	mov	r3, r1
 800d562:	607a      	str	r2, [r7, #4]
 800d564:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d566:	2300      	movs	r3, #0
 800d568:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800d56a:	7afb      	ldrb	r3, [r7, #11]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d002      	beq.n	800d576 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800d570:	2b01      	cmp	r3, #1
 800d572:	d00a      	beq.n	800d58a <VL53L0X_get_vcsel_pulse_period+0x32>
 800d574:	e013      	b.n	800d59e <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800d576:	f107 0316 	add.w	r3, r7, #22
 800d57a:	461a      	mov	r2, r3
 800d57c:	2150      	movs	r1, #80	; 0x50
 800d57e:	68f8      	ldr	r0, [r7, #12]
 800d580:	f001 f94a 	bl	800e818 <VL53L0X_RdByte>
 800d584:	4603      	mov	r3, r0
 800d586:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800d588:	e00b      	b.n	800d5a2 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800d58a:	f107 0316 	add.w	r3, r7, #22
 800d58e:	461a      	mov	r2, r3
 800d590:	2170      	movs	r1, #112	; 0x70
 800d592:	68f8      	ldr	r0, [r7, #12]
 800d594:	f001 f940 	bl	800e818 <VL53L0X_RdByte>
 800d598:	4603      	mov	r3, r0
 800d59a:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800d59c:	e001      	b.n	800d5a2 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d59e:	23fc      	movs	r3, #252	; 0xfc
 800d5a0:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800d5a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d107      	bne.n	800d5ba <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800d5aa:	7dbb      	ldrb	r3, [r7, #22]
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	f7fe fd59 	bl	800c064 <VL53L0X_decode_vcsel_period>
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	701a      	strb	r2, [r3, #0]

	return Status;
 800d5ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	3718      	adds	r7, #24
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}

0800d5c6 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800d5c6:	b580      	push	{r7, lr}
 800d5c8:	b092      	sub	sp, #72	; 0x48
 800d5ca:	af00      	add	r7, sp, #0
 800d5cc:	6078      	str	r0, [r7, #4]
 800d5ce:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800d5d6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800d5da:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800d5dc:	f240 7376 	movw	r3, #1910	; 0x776
 800d5e0:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800d5e2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800d5e6:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800d5e8:	f44f 7325 	mov.w	r3, #660	; 0x294
 800d5ec:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800d5ee:	f240 234e 	movw	r3, #590	; 0x24e
 800d5f2:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800d5f4:	f240 23b2 	movw	r3, #690	; 0x2b2
 800d5f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800d5fa:	f44f 7325 	mov.w	r3, #660	; 0x294
 800d5fe:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800d600:	f240 2326 	movw	r3, #550	; 0x226
 800d604:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800d606:	2300      	movs	r3, #0
 800d608:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800d60a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800d60e:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800d610:	2300      	movs	r3, #0
 800d612:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800d614:	683a      	ldr	r2, [r7, #0]
 800d616:	6a3b      	ldr	r3, [r7, #32]
 800d618:	429a      	cmp	r2, r3
 800d61a:	d205      	bcs.n	800d628 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d61c:	23fc      	movs	r3, #252	; 0xfc
 800d61e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800d622:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d626:	e0aa      	b.n	800d77e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800d628:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d62a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d62c:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800d62e:	683a      	ldr	r2, [r7, #0]
 800d630:	1ad3      	subs	r3, r2, r3
 800d632:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800d634:	f107 0314 	add.w	r3, r7, #20
 800d638:	4619      	mov	r1, r3
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f7fc feac 	bl	800a398 <VL53L0X_GetSequenceStepEnables>
 800d640:	4603      	mov	r3, r0
 800d642:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800d646:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d15b      	bne.n	800d706 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800d64e:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800d650:	2b00      	cmp	r3, #0
 800d652:	d105      	bne.n	800d660 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800d654:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800d656:	2b00      	cmp	r3, #0
 800d658:	d102      	bne.n	800d660 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800d65a:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d052      	beq.n	800d706 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800d660:	f107 0310 	add.w	r3, r7, #16
 800d664:	461a      	mov	r2, r3
 800d666:	2102      	movs	r1, #2
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f7ff fb19 	bl	800cca0 <get_sequence_step_timeout>
 800d66e:	4603      	mov	r3, r0
 800d670:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800d674:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d002      	beq.n	800d682 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800d67c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d680:	e07d      	b.n	800d77e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800d682:	7d3b      	ldrb	r3, [r7, #20]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d00f      	beq.n	800d6a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800d688:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800d68a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d68c:	4413      	add	r3, r2
 800d68e:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800d690:	69fa      	ldr	r2, [r7, #28]
 800d692:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d694:	429a      	cmp	r2, r3
 800d696:	d204      	bcs.n	800d6a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800d698:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d69a:	69fb      	ldr	r3, [r7, #28]
 800d69c:	1ad3      	subs	r3, r2, r3
 800d69e:	643b      	str	r3, [r7, #64]	; 0x40
 800d6a0:	e002      	b.n	800d6a8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d6a2:	23fc      	movs	r3, #252	; 0xfc
 800d6a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800d6a8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d002      	beq.n	800d6b6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800d6b0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d6b4:	e063      	b.n	800d77e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800d6b6:	7dbb      	ldrb	r3, [r7, #22]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d011      	beq.n	800d6e0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800d6bc:	693a      	ldr	r2, [r7, #16]
 800d6be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6c0:	4413      	add	r3, r2
 800d6c2:	005b      	lsls	r3, r3, #1
 800d6c4:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800d6c6:	69fa      	ldr	r2, [r7, #28]
 800d6c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	d204      	bcs.n	800d6d8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800d6ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d6d0:	69fb      	ldr	r3, [r7, #28]
 800d6d2:	1ad3      	subs	r3, r2, r3
 800d6d4:	643b      	str	r3, [r7, #64]	; 0x40
 800d6d6:	e016      	b.n	800d706 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d6d8:	23fc      	movs	r3, #252	; 0xfc
 800d6da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800d6de:	e012      	b.n	800d706 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800d6e0:	7d7b      	ldrb	r3, [r7, #21]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d00f      	beq.n	800d706 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800d6e6:	693b      	ldr	r3, [r7, #16]
 800d6e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d6ea:	4413      	add	r3, r2
 800d6ec:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800d6ee:	69fa      	ldr	r2, [r7, #28]
 800d6f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d6f2:	429a      	cmp	r2, r3
 800d6f4:	d204      	bcs.n	800d700 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800d6f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d6f8:	69fb      	ldr	r3, [r7, #28]
 800d6fa:	1ad3      	subs	r3, r2, r3
 800d6fc:	643b      	str	r3, [r7, #64]	; 0x40
 800d6fe:	e002      	b.n	800d706 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d700:	23fc      	movs	r3, #252	; 0xfc
 800d702:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800d706:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d002      	beq.n	800d714 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800d70e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d712:	e034      	b.n	800d77e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800d714:	7dfb      	ldrb	r3, [r7, #23]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d019      	beq.n	800d74e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800d71a:	f107 030c 	add.w	r3, r7, #12
 800d71e:	461a      	mov	r2, r3
 800d720:	2103      	movs	r1, #3
 800d722:	6878      	ldr	r0, [r7, #4]
 800d724:	f7ff fabc 	bl	800cca0 <get_sequence_step_timeout>
 800d728:	4603      	mov	r3, r0
 800d72a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d732:	4413      	add	r3, r2
 800d734:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800d736:	69fa      	ldr	r2, [r7, #28]
 800d738:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d73a:	429a      	cmp	r2, r3
 800d73c:	d204      	bcs.n	800d748 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800d73e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d740:	69fb      	ldr	r3, [r7, #28]
 800d742:	1ad3      	subs	r3, r2, r3
 800d744:	643b      	str	r3, [r7, #64]	; 0x40
 800d746:	e002      	b.n	800d74e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d748:	23fc      	movs	r3, #252	; 0xfc
 800d74a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800d74e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800d752:	2b00      	cmp	r3, #0
 800d754:	d111      	bne.n	800d77a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800d756:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d00e      	beq.n	800d77a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800d75c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d75e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d760:	1ad3      	subs	r3, r2, r3
 800d762:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800d764:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d766:	2104      	movs	r1, #4
 800d768:	6878      	ldr	r0, [r7, #4]
 800d76a:	f7ff fb7a 	bl	800ce62 <set_sequence_step_timeout>
 800d76e:	4603      	mov	r3, r0
 800d770:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	683a      	ldr	r2, [r7, #0]
 800d778:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800d77a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3748      	adds	r7, #72	; 0x48
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}

0800d786 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800d786:	b580      	push	{r7, lr}
 800d788:	b090      	sub	sp, #64	; 0x40
 800d78a:	af00      	add	r7, sp, #0
 800d78c:	6078      	str	r0, [r7, #4]
 800d78e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d790:	2300      	movs	r3, #0
 800d792:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800d796:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800d79a:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800d79c:	f240 7376 	movw	r3, #1910	; 0x776
 800d7a0:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800d7a2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800d7a6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800d7a8:	f44f 7325 	mov.w	r3, #660	; 0x294
 800d7ac:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800d7ae:	f240 234e 	movw	r3, #590	; 0x24e
 800d7b2:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800d7b4:	f240 23b2 	movw	r3, #690	; 0x2b2
 800d7b8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800d7ba:	f44f 7325 	mov.w	r3, #660	; 0x294
 800d7be:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800d7c0:	f240 2326 	movw	r3, #550	; 0x226
 800d7c4:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800d7ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d7cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d7ce:	441a      	add	r2, r3
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800d7d4:	f107 0318 	add.w	r3, r7, #24
 800d7d8:	4619      	mov	r1, r3
 800d7da:	6878      	ldr	r0, [r7, #4]
 800d7dc:	f7fc fddc 	bl	800a398 <VL53L0X_GetSequenceStepEnables>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800d7e6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d002      	beq.n	800d7f4 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800d7ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d7f2:	e075      	b.n	800d8e0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800d7f4:	7e3b      	ldrb	r3, [r7, #24]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d105      	bne.n	800d806 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800d7fa:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d102      	bne.n	800d806 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800d800:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800d802:	2b00      	cmp	r3, #0
 800d804:	d030      	beq.n	800d868 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800d806:	f107 0310 	add.w	r3, r7, #16
 800d80a:	461a      	mov	r2, r3
 800d80c:	2102      	movs	r1, #2
 800d80e:	6878      	ldr	r0, [r7, #4]
 800d810:	f7ff fa46 	bl	800cca0 <get_sequence_step_timeout>
 800d814:	4603      	mov	r3, r0
 800d816:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800d81a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d122      	bne.n	800d868 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800d822:	7e3b      	ldrb	r3, [r7, #24]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d007      	beq.n	800d838 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800d82c:	6939      	ldr	r1, [r7, #16]
 800d82e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d830:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800d832:	441a      	add	r2, r3
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800d838:	7ebb      	ldrb	r3, [r7, #26]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d009      	beq.n	800d852 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800d842:	6939      	ldr	r1, [r7, #16]
 800d844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d846:	440b      	add	r3, r1
 800d848:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800d84a:	441a      	add	r2, r3
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	601a      	str	r2, [r3, #0]
 800d850:	e00a      	b.n	800d868 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800d852:	7e7b      	ldrb	r3, [r7, #25]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d007      	beq.n	800d868 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800d85c:	6939      	ldr	r1, [r7, #16]
 800d85e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d860:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800d862:	441a      	add	r2, r3
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d868:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d114      	bne.n	800d89a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800d870:	7efb      	ldrb	r3, [r7, #27]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d011      	beq.n	800d89a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800d876:	f107 030c 	add.w	r3, r7, #12
 800d87a:	461a      	mov	r2, r3
 800d87c:	2103      	movs	r1, #3
 800d87e:	6878      	ldr	r0, [r7, #4]
 800d880:	f7ff fa0e 	bl	800cca0 <get_sequence_step_timeout>
 800d884:	4603      	mov	r3, r0
 800d886:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800d88e:	68f9      	ldr	r1, [r7, #12]
 800d890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d892:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800d894:	441a      	add	r2, r3
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d89a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d114      	bne.n	800d8cc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800d8a2:	7f3b      	ldrb	r3, [r7, #28]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d011      	beq.n	800d8cc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800d8a8:	f107 0314 	add.w	r3, r7, #20
 800d8ac:	461a      	mov	r2, r3
 800d8ae:	2104      	movs	r1, #4
 800d8b0:	6878      	ldr	r0, [r7, #4]
 800d8b2:	f7ff f9f5 	bl	800cca0 <get_sequence_step_timeout>
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800d8bc:	683b      	ldr	r3, [r7, #0]
 800d8be:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800d8c0:	6979      	ldr	r1, [r7, #20]
 800d8c2:	6a3b      	ldr	r3, [r7, #32]
 800d8c4:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800d8c6:	441a      	add	r2, r3
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d8cc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d103      	bne.n	800d8dc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800d8d4:	683b      	ldr	r3, [r7, #0]
 800d8d6:	681a      	ldr	r2, [r3, #0]
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d8dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	3740      	adds	r7, #64	; 0x40
 800d8e4:	46bd      	mov	sp, r7
 800d8e6:	bd80      	pop	{r7, pc}

0800d8e8 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b088      	sub	sp, #32
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
 800d8f0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800d8fa:	e0c6      	b.n	800da8a <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800d8fc:	697b      	ldr	r3, [r7, #20]
 800d8fe:	683a      	ldr	r2, [r7, #0]
 800d900:	4413      	add	r3, r2
 800d902:	781b      	ldrb	r3, [r3, #0]
 800d904:	74fb      	strb	r3, [r7, #19]
		Index++;
 800d906:	697b      	ldr	r3, [r7, #20]
 800d908:	3301      	adds	r3, #1
 800d90a:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800d90c:	7cfb      	ldrb	r3, [r7, #19]
 800d90e:	2bff      	cmp	r3, #255	; 0xff
 800d910:	f040 808d 	bne.w	800da2e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800d914:	697b      	ldr	r3, [r7, #20]
 800d916:	683a      	ldr	r2, [r7, #0]
 800d918:	4413      	add	r3, r2
 800d91a:	781b      	ldrb	r3, [r3, #0]
 800d91c:	747b      	strb	r3, [r7, #17]
			Index++;
 800d91e:	697b      	ldr	r3, [r7, #20]
 800d920:	3301      	adds	r3, #1
 800d922:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800d924:	7c7b      	ldrb	r3, [r7, #17]
 800d926:	2b03      	cmp	r3, #3
 800d928:	d87e      	bhi.n	800da28 <VL53L0X_load_tuning_settings+0x140>
 800d92a:	a201      	add	r2, pc, #4	; (adr r2, 800d930 <VL53L0X_load_tuning_settings+0x48>)
 800d92c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d930:	0800d941 	.word	0x0800d941
 800d934:	0800d97b 	.word	0x0800d97b
 800d938:	0800d9b5 	.word	0x0800d9b5
 800d93c:	0800d9ef 	.word	0x0800d9ef
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800d940:	697b      	ldr	r3, [r7, #20]
 800d942:	683a      	ldr	r2, [r7, #0]
 800d944:	4413      	add	r3, r2
 800d946:	781b      	ldrb	r3, [r3, #0]
 800d948:	743b      	strb	r3, [r7, #16]
				Index++;
 800d94a:	697b      	ldr	r3, [r7, #20]
 800d94c:	3301      	adds	r3, #1
 800d94e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800d950:	697b      	ldr	r3, [r7, #20]
 800d952:	683a      	ldr	r2, [r7, #0]
 800d954:	4413      	add	r3, r2
 800d956:	781b      	ldrb	r3, [r3, #0]
 800d958:	73fb      	strb	r3, [r7, #15]
				Index++;
 800d95a:	697b      	ldr	r3, [r7, #20]
 800d95c:	3301      	adds	r3, #1
 800d95e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800d960:	7c3b      	ldrb	r3, [r7, #16]
 800d962:	b29b      	uxth	r3, r3
 800d964:	021b      	lsls	r3, r3, #8
 800d966:	b29a      	uxth	r2, r3
 800d968:	7bfb      	ldrb	r3, [r7, #15]
 800d96a:	b29b      	uxth	r3, r3
 800d96c:	4413      	add	r3, r2
 800d96e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	89ba      	ldrh	r2, [r7, #12]
 800d974:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800d978:	e087      	b.n	800da8a <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800d97a:	697b      	ldr	r3, [r7, #20]
 800d97c:	683a      	ldr	r2, [r7, #0]
 800d97e:	4413      	add	r3, r2
 800d980:	781b      	ldrb	r3, [r3, #0]
 800d982:	743b      	strb	r3, [r7, #16]
				Index++;
 800d984:	697b      	ldr	r3, [r7, #20]
 800d986:	3301      	adds	r3, #1
 800d988:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800d98a:	697b      	ldr	r3, [r7, #20]
 800d98c:	683a      	ldr	r2, [r7, #0]
 800d98e:	4413      	add	r3, r2
 800d990:	781b      	ldrb	r3, [r3, #0]
 800d992:	73fb      	strb	r3, [r7, #15]
				Index++;
 800d994:	697b      	ldr	r3, [r7, #20]
 800d996:	3301      	adds	r3, #1
 800d998:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800d99a:	7c3b      	ldrb	r3, [r7, #16]
 800d99c:	b29b      	uxth	r3, r3
 800d99e:	021b      	lsls	r3, r3, #8
 800d9a0:	b29a      	uxth	r2, r3
 800d9a2:	7bfb      	ldrb	r3, [r7, #15]
 800d9a4:	b29b      	uxth	r3, r3
 800d9a6:	4413      	add	r3, r2
 800d9a8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	89ba      	ldrh	r2, [r7, #12]
 800d9ae:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800d9b2:	e06a      	b.n	800da8a <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800d9b4:	697b      	ldr	r3, [r7, #20]
 800d9b6:	683a      	ldr	r2, [r7, #0]
 800d9b8:	4413      	add	r3, r2
 800d9ba:	781b      	ldrb	r3, [r3, #0]
 800d9bc:	743b      	strb	r3, [r7, #16]
				Index++;
 800d9be:	697b      	ldr	r3, [r7, #20]
 800d9c0:	3301      	adds	r3, #1
 800d9c2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800d9c4:	697b      	ldr	r3, [r7, #20]
 800d9c6:	683a      	ldr	r2, [r7, #0]
 800d9c8:	4413      	add	r3, r2
 800d9ca:	781b      	ldrb	r3, [r3, #0]
 800d9cc:	73fb      	strb	r3, [r7, #15]
				Index++;
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	3301      	adds	r3, #1
 800d9d2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800d9d4:	7c3b      	ldrb	r3, [r7, #16]
 800d9d6:	b29b      	uxth	r3, r3
 800d9d8:	021b      	lsls	r3, r3, #8
 800d9da:	b29a      	uxth	r2, r3
 800d9dc:	7bfb      	ldrb	r3, [r7, #15]
 800d9de:	b29b      	uxth	r3, r3
 800d9e0:	4413      	add	r3, r2
 800d9e2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	89ba      	ldrh	r2, [r7, #12]
 800d9e8:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800d9ec:	e04d      	b.n	800da8a <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800d9ee:	697b      	ldr	r3, [r7, #20]
 800d9f0:	683a      	ldr	r2, [r7, #0]
 800d9f2:	4413      	add	r3, r2
 800d9f4:	781b      	ldrb	r3, [r3, #0]
 800d9f6:	743b      	strb	r3, [r7, #16]
				Index++;
 800d9f8:	697b      	ldr	r3, [r7, #20]
 800d9fa:	3301      	adds	r3, #1
 800d9fc:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800d9fe:	697b      	ldr	r3, [r7, #20]
 800da00:	683a      	ldr	r2, [r7, #0]
 800da02:	4413      	add	r3, r2
 800da04:	781b      	ldrb	r3, [r3, #0]
 800da06:	73fb      	strb	r3, [r7, #15]
				Index++;
 800da08:	697b      	ldr	r3, [r7, #20]
 800da0a:	3301      	adds	r3, #1
 800da0c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800da0e:	7c3b      	ldrb	r3, [r7, #16]
 800da10:	b29b      	uxth	r3, r3
 800da12:	021b      	lsls	r3, r3, #8
 800da14:	b29a      	uxth	r2, r3
 800da16:	7bfb      	ldrb	r3, [r7, #15]
 800da18:	b29b      	uxth	r3, r3
 800da1a:	4413      	add	r3, r2
 800da1c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	89ba      	ldrh	r2, [r7, #12]
 800da22:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800da26:	e030      	b.n	800da8a <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800da28:	23fc      	movs	r3, #252	; 0xfc
 800da2a:	77fb      	strb	r3, [r7, #31]
 800da2c:	e02d      	b.n	800da8a <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800da2e:	7cfb      	ldrb	r3, [r7, #19]
 800da30:	2b04      	cmp	r3, #4
 800da32:	d828      	bhi.n	800da86 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800da34:	697b      	ldr	r3, [r7, #20]
 800da36:	683a      	ldr	r2, [r7, #0]
 800da38:	4413      	add	r3, r2
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	74bb      	strb	r3, [r7, #18]
			Index++;
 800da3e:	697b      	ldr	r3, [r7, #20]
 800da40:	3301      	adds	r3, #1
 800da42:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800da44:	2300      	movs	r3, #0
 800da46:	61bb      	str	r3, [r7, #24]
 800da48:	e00f      	b.n	800da6a <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800da4a:	697b      	ldr	r3, [r7, #20]
 800da4c:	683a      	ldr	r2, [r7, #0]
 800da4e:	4413      	add	r3, r2
 800da50:	7819      	ldrb	r1, [r3, #0]
 800da52:	f107 0208 	add.w	r2, r7, #8
 800da56:	69bb      	ldr	r3, [r7, #24]
 800da58:	4413      	add	r3, r2
 800da5a:	460a      	mov	r2, r1
 800da5c:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800da5e:	697b      	ldr	r3, [r7, #20]
 800da60:	3301      	adds	r3, #1
 800da62:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800da64:	69bb      	ldr	r3, [r7, #24]
 800da66:	3301      	adds	r3, #1
 800da68:	61bb      	str	r3, [r7, #24]
 800da6a:	7cfb      	ldrb	r3, [r7, #19]
 800da6c:	69ba      	ldr	r2, [r7, #24]
 800da6e:	429a      	cmp	r2, r3
 800da70:	dbeb      	blt.n	800da4a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800da72:	7cfb      	ldrb	r3, [r7, #19]
 800da74:	f107 0208 	add.w	r2, r7, #8
 800da78:	7cb9      	ldrb	r1, [r7, #18]
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f000 fdee 	bl	800e65c <VL53L0X_WriteMulti>
 800da80:	4603      	mov	r3, r0
 800da82:	77fb      	strb	r3, [r7, #31]
 800da84:	e001      	b.n	800da8a <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800da86:	23fc      	movs	r3, #252	; 0xfc
 800da88:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800da8a:	697b      	ldr	r3, [r7, #20]
 800da8c:	683a      	ldr	r2, [r7, #0]
 800da8e:	4413      	add	r3, r2
 800da90:	781b      	ldrb	r3, [r3, #0]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d004      	beq.n	800daa0 <VL53L0X_load_tuning_settings+0x1b8>
 800da96:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	f43f af2e 	beq.w	800d8fc <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800daa0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800daa4:	4618      	mov	r0, r3
 800daa6:	3720      	adds	r7, #32
 800daa8:	46bd      	mov	sp, r7
 800daaa:	bd80      	pop	{r7, pc}

0800daac <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b088      	sub	sp, #32
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	60f8      	str	r0, [r7, #12]
 800dab4:	60b9      	str	r1, [r7, #8]
 800dab6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dab8:	2300      	movs	r3, #0
 800daba:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	2200      	movs	r2, #0
 800dac0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800dac2:	f107 0313 	add.w	r3, r7, #19
 800dac6:	4619      	mov	r1, r3
 800dac8:	68f8      	ldr	r0, [r7, #12]
 800daca:	f7fc fcf1 	bl	800a4b0 <VL53L0X_GetXTalkCompensationEnable>
 800dace:	4603      	mov	r3, r0
 800dad0:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800dad2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d111      	bne.n	800dafe <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800dada:	7cfb      	ldrb	r3, [r7, #19]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d00e      	beq.n	800dafe <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	6a1b      	ldr	r3, [r3, #32]
 800dae4:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800dae6:	68bb      	ldr	r3, [r7, #8]
 800dae8:	8a9b      	ldrh	r3, [r3, #20]
 800daea:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800daec:	69bb      	ldr	r3, [r7, #24]
 800daee:	fb02 f303 	mul.w	r3, r2, r3
 800daf2:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800daf4:	697b      	ldr	r3, [r7, #20]
 800daf6:	3380      	adds	r3, #128	; 0x80
 800daf8:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800dafe:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800db02:	4618      	mov	r0, r3
 800db04:	3720      	adds	r7, #32
 800db06:	46bd      	mov	sp, r7
 800db08:	bd80      	pop	{r7, pc}

0800db0a <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800db0a:	b580      	push	{r7, lr}
 800db0c:	b086      	sub	sp, #24
 800db0e:	af00      	add	r7, sp, #0
 800db10:	60f8      	str	r0, [r7, #12]
 800db12:	60b9      	str	r1, [r7, #8]
 800db14:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800db16:	2300      	movs	r3, #0
 800db18:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800db1a:	68bb      	ldr	r3, [r7, #8]
 800db1c:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800db22:	f107 0310 	add.w	r3, r7, #16
 800db26:	461a      	mov	r2, r3
 800db28:	68b9      	ldr	r1, [r7, #8]
 800db2a:	68f8      	ldr	r0, [r7, #12]
 800db2c:	f7ff ffbe 	bl	800daac <VL53L0X_get_total_xtalk_rate>
 800db30:	4603      	mov	r3, r0
 800db32:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800db34:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d105      	bne.n	800db48 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681a      	ldr	r2, [r3, #0]
 800db40:	693b      	ldr	r3, [r7, #16]
 800db42:	441a      	add	r2, r3
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	601a      	str	r2, [r3, #0]

	return Status;
 800db48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db4c:	4618      	mov	r0, r3
 800db4e:	3718      	adds	r7, #24
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}

0800db54 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b09a      	sub	sp, #104	; 0x68
 800db58:	af00      	add	r7, sp, #0
 800db5a:	60f8      	str	r0, [r7, #12]
 800db5c:	60b9      	str	r1, [r7, #8]
 800db5e:	607a      	str	r2, [r7, #4]
 800db60:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800db62:	2312      	movs	r3, #18
 800db64:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800db66:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800db6a:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800db6c:	2342      	movs	r3, #66	; 0x42
 800db6e:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800db70:	2306      	movs	r3, #6
 800db72:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800db74:	2307      	movs	r3, #7
 800db76:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800db78:	2300      	movs	r3, #0
 800db7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800db84:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800db8c:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800db8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800db92:	fb02 f303 	mul.w	r3, r2, r3
 800db96:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800db98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db9a:	3380      	adds	r3, #128	; 0x80
 800db9c:	0a1b      	lsrs	r3, r3, #8
 800db9e:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800dba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dba2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800dba4:	fb02 f303 	mul.w	r3, r2, r3
 800dba8:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800dbaa:	2300      	movs	r3, #0
 800dbac:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d01a      	beq.n	800dbea <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800dbb4:	68bb      	ldr	r3, [r7, #8]
 800dbb6:	029b      	lsls	r3, r3, #10
 800dbb8:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800dbbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dbc0:	4413      	add	r3, r2
 800dbc2:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800dbc4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbcc:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800dbce:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800dbd0:	4613      	mov	r3, r2
 800dbd2:	005b      	lsls	r3, r3, #1
 800dbd4:	4413      	add	r3, r2
 800dbd6:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800dbd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dbda:	fb03 f303 	mul.w	r3, r3, r3
 800dbde:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800dbe0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dbe2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800dbe6:	0c1b      	lsrs	r3, r3, #16
 800dbe8:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800dbea:	683b      	ldr	r3, [r7, #0]
 800dbec:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800dbee:	fb02 f303 	mul.w	r3, r2, r3
 800dbf2:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800dbf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dbf6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800dbfa:	0c1b      	lsrs	r3, r3, #16
 800dbfc:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800dbfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc00:	fb03 f303 	mul.w	r3, r3, r3
 800dc04:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800dc06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dc08:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800dc0c:	0c1b      	lsrs	r3, r3, #16
 800dc0e:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800dc10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc12:	085a      	lsrs	r2, r3, #1
 800dc14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc16:	441a      	add	r2, r3
 800dc18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc1e:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800dc20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dc24:	fb02 f303 	mul.w	r3, r2, r3
 800dc28:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800dc2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dc30:	d302      	bcc.n	800dc38 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800dc32:	4b54      	ldr	r3, [pc, #336]	; (800dd84 <VL53L0X_calc_dmax+0x230>)
 800dc34:	663b      	str	r3, [r7, #96]	; 0x60
 800dc36:	e015      	b.n	800dc64 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800dc38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc3a:	085a      	lsrs	r2, r3, #1
 800dc3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dc3e:	441a      	add	r2, r3
 800dc40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc42:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc46:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800dc48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dc4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800dc4c:	fb02 f303 	mul.w	r3, r2, r3
 800dc50:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800dc52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dc54:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800dc58:	0c1b      	lsrs	r3, r3, #16
 800dc5a:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800dc5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dc5e:	fb03 f303 	mul.w	r3, r3, r3
 800dc62:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800dc64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dc66:	039b      	lsls	r3, r3, #14
 800dc68:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800dc6c:	4a46      	ldr	r2, [pc, #280]	; (800dd88 <VL53L0X_calc_dmax+0x234>)
 800dc6e:	fba2 2303 	umull	r2, r3, r2, r3
 800dc72:	099b      	lsrs	r3, r3, #6
 800dc74:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800dc76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc78:	fb03 f303 	mul.w	r3, r3, r3
 800dc7c:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800dc7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc80:	fb03 f303 	mul.w	r3, r3, r3
 800dc84:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800dc86:	6a3b      	ldr	r3, [r7, #32]
 800dc88:	3308      	adds	r3, #8
 800dc8a:	091b      	lsrs	r3, r3, #4
 800dc8c:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800dc8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc90:	6a3b      	ldr	r3, [r7, #32]
 800dc92:	1ad3      	subs	r3, r2, r3
 800dc94:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800dc96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc98:	4613      	mov	r3, r2
 800dc9a:	005b      	lsls	r3, r3, #1
 800dc9c:	4413      	add	r3, r2
 800dc9e:	011b      	lsls	r3, r3, #4
 800dca0:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800dca2:	69fb      	ldr	r3, [r7, #28]
 800dca4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800dca8:	0b9b      	lsrs	r3, r3, #14
 800dcaa:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800dcac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dcae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dcb0:	4413      	add	r3, r2
 800dcb2:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800dcb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dcb6:	085b      	lsrs	r3, r3, #1
 800dcb8:	69ba      	ldr	r2, [r7, #24]
 800dcba:	4413      	add	r3, r2
 800dcbc:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800dcbe:	69ba      	ldr	r2, [r7, #24]
 800dcc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800dcc2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dcc6:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800dcc8:	69bb      	ldr	r3, [r7, #24]
 800dcca:	039b      	lsls	r3, r3, #14
 800dccc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800dcce:	69fb      	ldr	r3, [r7, #28]
 800dcd0:	085b      	lsrs	r3, r3, #1
 800dcd2:	69ba      	ldr	r2, [r7, #24]
 800dcd4:	4413      	add	r3, r2
 800dcd6:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800dcd8:	69ba      	ldr	r2, [r7, #24]
 800dcda:	69fb      	ldr	r3, [r7, #28]
 800dcdc:	fbb2 f3f3 	udiv	r3, r2, r3
 800dce0:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800dce2:	69bb      	ldr	r3, [r7, #24]
 800dce4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800dce6:	fb02 f303 	mul.w	r3, r2, r3
 800dcea:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800dcec:	69bb      	ldr	r3, [r7, #24]
 800dcee:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800dcf2:	4a25      	ldr	r2, [pc, #148]	; (800dd88 <VL53L0X_calc_dmax+0x234>)
 800dcf4:	fba2 2303 	umull	r2, r3, r2, r3
 800dcf8:	099b      	lsrs	r3, r3, #6
 800dcfa:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800dcfc:	69bb      	ldr	r3, [r7, #24]
 800dcfe:	011b      	lsls	r3, r3, #4
 800dd00:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800dd02:	69bb      	ldr	r3, [r7, #24]
 800dd04:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800dd08:	4a1f      	ldr	r2, [pc, #124]	; (800dd88 <VL53L0X_calc_dmax+0x234>)
 800dd0a:	fba2 2303 	umull	r2, r3, r2, r3
 800dd0e:	099b      	lsrs	r3, r3, #6
 800dd10:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800dd12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dd14:	3380      	adds	r3, #128	; 0x80
 800dd16:	0a1b      	lsrs	r3, r3, #8
 800dd18:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800dd1a:	697b      	ldr	r3, [r7, #20]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d008      	beq.n	800dd32 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800dd20:	697b      	ldr	r3, [r7, #20]
 800dd22:	085a      	lsrs	r2, r3, #1
 800dd24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd26:	441a      	add	r2, r3
 800dd28:	697b      	ldr	r3, [r7, #20]
 800dd2a:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd2e:	65bb      	str	r3, [r7, #88]	; 0x58
 800dd30:	e001      	b.n	800dd36 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800dd32:	2300      	movs	r3, #0
 800dd34:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800dd36:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dd38:	f7fe f9ba 	bl	800c0b0 <VL53L0X_isqrt>
 800dd3c:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800dd3e:	69bb      	ldr	r3, [r7, #24]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d008      	beq.n	800dd56 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800dd44:	69bb      	ldr	r3, [r7, #24]
 800dd46:	085a      	lsrs	r2, r3, #1
 800dd48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd4a:	441a      	add	r2, r3
 800dd4c:	69bb      	ldr	r3, [r7, #24]
 800dd4e:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd52:	65fb      	str	r3, [r7, #92]	; 0x5c
 800dd54:	e001      	b.n	800dd5a <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800dd56:	2300      	movs	r3, #0
 800dd58:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800dd5a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800dd5c:	f7fe f9a8 	bl	800c0b0 <VL53L0X_isqrt>
 800dd60:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800dd62:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800dd64:	693a      	ldr	r2, [r7, #16]
 800dd66:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800dd68:	693a      	ldr	r2, [r7, #16]
 800dd6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dd6c:	429a      	cmp	r2, r3
 800dd6e:	d902      	bls.n	800dd76 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800dd70:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800dd72:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800dd74:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800dd76:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	3768      	adds	r7, #104	; 0x68
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}
 800dd82:	bf00      	nop
 800dd84:	fff00000 	.word	0xfff00000
 800dd88:	10624dd3 	.word	0x10624dd3

0800dd8c <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800dd8c:	b580      	push	{r7, lr}
 800dd8e:	b0b4      	sub	sp, #208	; 0xd0
 800dd90:	af04      	add	r7, sp, #16
 800dd92:	60f8      	str	r0, [r7, #12]
 800dd94:	60b9      	str	r1, [r7, #8]
 800dd96:	607a      	str	r2, [r7, #4]
 800dd98:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800dd9a:	f44f 7348 	mov.w	r3, #800	; 0x320
 800dd9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800dda2:	f44f 7316 	mov.w	r3, #600	; 0x258
 800dda6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800ddaa:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800ddae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800ddb2:	f241 235c 	movw	r3, #4700	; 0x125c
 800ddb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800ddba:	4b9e      	ldr	r3, [pc, #632]	; (800e034 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800ddbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800ddc0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800ddc4:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800ddc6:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800ddca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ddce:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddd2:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800ddd4:	4b98      	ldr	r3, [pc, #608]	; (800e038 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800ddd6:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800ddd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dddc:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800ddde:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800dde2:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800dde4:	f240 6377 	movw	r3, #1655	; 0x677
 800dde8:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ddea:	2300      	movs	r3, #0
 800ddec:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	6a1b      	ldr	r3, [r3, #32]
 800ddf4:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800ddf6:	68bb      	ldr	r3, [r7, #8]
 800ddf8:	691b      	ldr	r3, [r3, #16]
 800ddfa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ddfe:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800de02:	0c1b      	lsrs	r3, r3, #16
 800de04:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800de06:	68bb      	ldr	r3, [r7, #8]
 800de08:	68db      	ldr	r3, [r3, #12]
 800de0a:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800de0c:	f107 0310 	add.w	r3, r7, #16
 800de10:	461a      	mov	r2, r3
 800de12:	68b9      	ldr	r1, [r7, #8]
 800de14:	68f8      	ldr	r0, [r7, #12]
 800de16:	f7ff fe78 	bl	800db0a <VL53L0X_get_total_signal_rate>
 800de1a:	4603      	mov	r3, r0
 800de1c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800de20:	f107 0314 	add.w	r3, r7, #20
 800de24:	461a      	mov	r2, r3
 800de26:	68b9      	ldr	r1, [r7, #8]
 800de28:	68f8      	ldr	r0, [r7, #12]
 800de2a:	f7ff fe3f 	bl	800daac <VL53L0X_get_total_xtalk_rate>
 800de2e:	4603      	mov	r3, r0
 800de30:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800de34:	693b      	ldr	r3, [r7, #16]
 800de36:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800de3a:	fb02 f303 	mul.w	r3, r2, r3
 800de3e:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800de40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800de42:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800de46:	0c1b      	lsrs	r3, r3, #16
 800de48:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800de4a:	697b      	ldr	r3, [r7, #20]
 800de4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800de50:	fb02 f303 	mul.w	r3, r2, r3
 800de54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800de58:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800de5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800de5e:	429a      	cmp	r2, r3
 800de60:	d902      	bls.n	800de68 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800de62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800de64:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800de68:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d168      	bne.n	800df42 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800de76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800de80:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800de84:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800de88:	461a      	mov	r2, r3
 800de8a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800de8e:	68f8      	ldr	r0, [r7, #12]
 800de90:	f7fe feb2 	bl	800cbf8 <VL53L0X_calc_timeout_mclks>
 800de94:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800de9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800dea6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800deaa:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800deae:	461a      	mov	r2, r3
 800deb0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800deb4:	68f8      	ldr	r0, [r7, #12]
 800deb6:	f7fe fe9f 	bl	800cbf8 <VL53L0X_calc_timeout_mclks>
 800deba:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800debc:	2303      	movs	r3, #3
 800debe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800dec2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800dec6:	2b08      	cmp	r3, #8
 800dec8:	d102      	bne.n	800ded0 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800deca:	2302      	movs	r3, #2
 800decc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800ded0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ded2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ded4:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800ded6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800deda:	fb02 f303 	mul.w	r3, r2, r3
 800dede:	02db      	lsls	r3, r3, #11
 800dee0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800dee4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800dee8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800deec:	4a53      	ldr	r2, [pc, #332]	; (800e03c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800deee:	fba2 2303 	umull	r2, r3, r2, r3
 800def2:	099b      	lsrs	r3, r3, #6
 800def4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800def8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800defc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800defe:	fb02 f303 	mul.w	r3, r2, r3
 800df02:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800df06:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800df0a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800df0e:	4a4b      	ldr	r2, [pc, #300]	; (800e03c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800df10:	fba2 2303 	umull	r2, r3, r2, r3
 800df14:	099b      	lsrs	r3, r3, #6
 800df16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800df1a:	693b      	ldr	r3, [r7, #16]
 800df1c:	3380      	adds	r3, #128	; 0x80
 800df1e:	0a1b      	lsrs	r3, r3, #8
 800df20:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800df22:	693a      	ldr	r2, [r7, #16]
 800df24:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800df28:	fb02 f303 	mul.w	r3, r2, r3
 800df2c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800df30:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800df34:	3380      	adds	r3, #128	; 0x80
 800df36:	0a1b      	lsrs	r3, r3, #8
 800df38:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800df3c:	693b      	ldr	r3, [r7, #16]
 800df3e:	021b      	lsls	r3, r3, #8
 800df40:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800df42:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800df46:	2b00      	cmp	r3, #0
 800df48:	d002      	beq.n	800df50 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800df4a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800df4e:	e15e      	b.n	800e20e <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800df50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800df52:	2b00      	cmp	r3, #0
 800df54:	d10c      	bne.n	800df70 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800df5c:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800df64:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	2200      	movs	r2, #0
 800df6c:	601a      	str	r2, [r3, #0]
 800df6e:	e14c      	b.n	800e20a <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800df70:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800df74:	2b00      	cmp	r3, #0
 800df76:	d102      	bne.n	800df7e <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800df78:	2301      	movs	r3, #1
 800df7a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800df7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800df82:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800df84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800df86:	041a      	lsls	r2, r3, #16
 800df88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800df8a:	fbb2 f3f3 	udiv	r3, r2, r3
 800df8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800df92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800df96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800df98:	429a      	cmp	r2, r3
 800df9a:	d902      	bls.n	800dfa2 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800df9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800df9e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800dfa2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800dfa6:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800dfaa:	fb02 f303 	mul.w	r3, r2, r3
 800dfae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800dfb2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800dfb6:	4613      	mov	r3, r2
 800dfb8:	005b      	lsls	r3, r3, #1
 800dfba:	4413      	add	r3, r2
 800dfbc:	009b      	lsls	r3, r3, #2
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	f7fe f876 	bl	800c0b0 <VL53L0X_isqrt>
 800dfc4:	4603      	mov	r3, r0
 800dfc6:	005b      	lsls	r3, r3, #1
 800dfc8:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800dfca:	68bb      	ldr	r3, [r7, #8]
 800dfcc:	891b      	ldrh	r3, [r3, #8]
 800dfce:	461a      	mov	r2, r3
 800dfd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dfd2:	fb02 f303 	mul.w	r3, r2, r3
 800dfd6:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800dfd8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dfda:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800dfdc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800dfe0:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800dfe2:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800dfe4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800dfe8:	4a14      	ldr	r2, [pc, #80]	; (800e03c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800dfea:	fba2 2303 	umull	r2, r3, r2, r3
 800dfee:	099b      	lsrs	r3, r3, #6
 800dff0:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800dff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dff4:	041b      	lsls	r3, r3, #16
 800dff6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800dffa:	4a10      	ldr	r2, [pc, #64]	; (800e03c <VL53L0X_calc_sigma_estimate+0x2b0>)
 800dffc:	fba2 2303 	umull	r2, r3, r2, r3
 800e000:	099b      	lsrs	r3, r3, #6
 800e002:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800e004:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e006:	021b      	lsls	r3, r3, #8
 800e008:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800e00a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e00c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e00e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e012:	2b00      	cmp	r3, #0
 800e014:	bfb8      	it	lt
 800e016:	425b      	neglt	r3, r3
 800e018:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800e01a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e01c:	021b      	lsls	r3, r3, #8
 800e01e:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	7e1b      	ldrb	r3, [r3, #24]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d00b      	beq.n	800e040 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800e028:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800e02c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e030:	e033      	b.n	800e09a <VL53L0X_calc_sigma_estimate+0x30e>
 800e032:	bf00      	nop
 800e034:	028f87ae 	.word	0x028f87ae
 800e038:	0006999a 	.word	0x0006999a
 800e03c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800e040:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e042:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800e046:	fbb2 f3f3 	udiv	r3, r2, r3
 800e04a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800e04e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e050:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800e054:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e058:	fb02 f303 	mul.w	r3, r2, r3
 800e05c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800e060:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800e064:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e066:	4413      	add	r3, r2
 800e068:	0c1b      	lsrs	r3, r3, #16
 800e06a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800e06e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e072:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800e076:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800e07a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e07e:	085b      	lsrs	r3, r3, #1
 800e080:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800e084:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e088:	fb03 f303 	mul.w	r3, r3, r3
 800e08c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800e090:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e094:	0b9b      	lsrs	r3, r3, #14
 800e096:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800e09a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e09e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e0a0:	fb02 f303 	mul.w	r3, r2, r3
 800e0a4:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800e0a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0a8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800e0ac:	0c1b      	lsrs	r3, r3, #16
 800e0ae:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800e0b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0b2:	fb03 f303 	mul.w	r3, r3, r3
 800e0b6:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800e0b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800e0bc:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800e0be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0c0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800e0c4:	0c1b      	lsrs	r3, r3, #16
 800e0c6:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800e0c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0ca:	fb03 f303 	mul.w	r3, r3, r3
 800e0ce:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800e0d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e0d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0d4:	4413      	add	r3, r2
 800e0d6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800e0d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e0da:	f7fd ffe9 	bl	800c0b0 <VL53L0X_isqrt>
 800e0de:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800e0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0e2:	041b      	lsls	r3, r3, #16
 800e0e4:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800e0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0e8:	3332      	adds	r3, #50	; 0x32
 800e0ea:	4a4b      	ldr	r2, [pc, #300]	; (800e218 <VL53L0X_calc_sigma_estimate+0x48c>)
 800e0ec:	fba2 2303 	umull	r2, r3, r2, r3
 800e0f0:	095a      	lsrs	r2, r3, #5
 800e0f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e0f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800e0fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800e100:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800e104:	fb02 f303 	mul.w	r3, r2, r3
 800e108:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800e10c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e110:	f241 3388 	movw	r3, #5000	; 0x1388
 800e114:	4413      	add	r3, r2
 800e116:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800e11a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800e11e:	4a3f      	ldr	r2, [pc, #252]	; (800e21c <VL53L0X_calc_sigma_estimate+0x490>)
 800e120:	fba2 2303 	umull	r2, r3, r2, r3
 800e124:	0b5b      	lsrs	r3, r3, #13
 800e126:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800e12a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800e12e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800e130:	429a      	cmp	r2, r3
 800e132:	d902      	bls.n	800e13a <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800e134:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800e136:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800e13a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800e13e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800e142:	4413      	add	r3, r2
 800e144:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800e148:	4a35      	ldr	r2, [pc, #212]	; (800e220 <VL53L0X_calc_sigma_estimate+0x494>)
 800e14a:	fba2 2303 	umull	r2, r3, r2, r3
 800e14e:	099b      	lsrs	r3, r3, #6
 800e150:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800e152:	6a3b      	ldr	r3, [r7, #32]
 800e154:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800e156:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800e15a:	441a      	add	r2, r3
 800e15c:	6a3b      	ldr	r3, [r7, #32]
 800e15e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e162:	4618      	mov	r0, r3
 800e164:	f7fd ffa4 	bl	800c0b0 <VL53L0X_isqrt>
 800e168:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800e16a:	69fb      	ldr	r3, [r7, #28]
 800e16c:	021b      	lsls	r3, r3, #8
 800e16e:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800e170:	69fb      	ldr	r3, [r7, #28]
 800e172:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800e176:	4a2a      	ldr	r2, [pc, #168]	; (800e220 <VL53L0X_calc_sigma_estimate+0x494>)
 800e178:	fba2 2303 	umull	r2, r3, r2, r3
 800e17c:	099b      	lsrs	r3, r3, #6
 800e17e:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800e180:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800e184:	fb03 f303 	mul.w	r3, r3, r3
 800e188:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800e18a:	69fb      	ldr	r3, [r7, #28]
 800e18c:	fb03 f303 	mul.w	r3, r3, r3
 800e190:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800e192:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e196:	4413      	add	r3, r2
 800e198:	4618      	mov	r0, r3
 800e19a:	f7fd ff89 	bl	800c0b0 <VL53L0X_isqrt>
 800e19e:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800e1a0:	69bb      	ldr	r3, [r7, #24]
 800e1a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e1a6:	fb02 f303 	mul.w	r3, r2, r3
 800e1aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800e1ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d009      	beq.n	800e1c8 <VL53L0X_calc_sigma_estimate+0x43c>
 800e1b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d005      	beq.n	800e1c8 <VL53L0X_calc_sigma_estimate+0x43c>
 800e1bc:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800e1c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e1c4:	429a      	cmp	r2, r3
 800e1c6:	d903      	bls.n	800e1d0 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800e1c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e1cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800e1d6:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	681a      	ldr	r2, [r3, #0]
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800e1e2:	6939      	ldr	r1, [r7, #16]
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	9303      	str	r3, [sp, #12]
 800e1e8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800e1ec:	9302      	str	r3, [sp, #8]
 800e1ee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800e1f2:	9301      	str	r3, [sp, #4]
 800e1f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e1f6:	9300      	str	r3, [sp, #0]
 800e1f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800e1fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e1fe:	68f8      	ldr	r0, [r7, #12]
 800e200:	f7ff fca8 	bl	800db54 <VL53L0X_calc_dmax>
 800e204:	4603      	mov	r3, r0
 800e206:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e20a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800e20e:	4618      	mov	r0, r3
 800e210:	37c0      	adds	r7, #192	; 0xc0
 800e212:	46bd      	mov	sp, r7
 800e214:	bd80      	pop	{r7, pc}
 800e216:	bf00      	nop
 800e218:	51eb851f 	.word	0x51eb851f
 800e21c:	d1b71759 	.word	0xd1b71759
 800e220:	10624dd3 	.word	0x10624dd3

0800e224 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800e224:	b580      	push	{r7, lr}
 800e226:	b090      	sub	sp, #64	; 0x40
 800e228:	af00      	add	r7, sp, #0
 800e22a:	60f8      	str	r0, [r7, #12]
 800e22c:	607a      	str	r2, [r7, #4]
 800e22e:	461a      	mov	r2, r3
 800e230:	460b      	mov	r3, r1
 800e232:	72fb      	strb	r3, [r7, #11]
 800e234:	4613      	mov	r3, r2
 800e236:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e238:	2300      	movs	r3, #0
 800e23a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800e23e:	2300      	movs	r3, #0
 800e240:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800e244:	2300      	movs	r3, #0
 800e246:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800e24a:	2300      	movs	r3, #0
 800e24c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800e250:	2300      	movs	r3, #0
 800e252:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800e256:	2300      	movs	r3, #0
 800e258:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800e25c:	2300      	movs	r3, #0
 800e25e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800e262:	2300      	movs	r3, #0
 800e264:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800e268:	2300      	movs	r3, #0
 800e26a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800e26e:	2300      	movs	r3, #0
 800e270:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800e272:	2300      	movs	r3, #0
 800e274:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800e276:	7afb      	ldrb	r3, [r7, #11]
 800e278:	10db      	asrs	r3, r3, #3
 800e27a:	b2db      	uxtb	r3, r3
 800e27c:	f003 030f 	and.w	r3, r3, #15
 800e280:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800e284:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d017      	beq.n	800e2bc <VL53L0X_get_pal_range_status+0x98>
 800e28c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e290:	2b05      	cmp	r3, #5
 800e292:	d013      	beq.n	800e2bc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800e294:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e298:	2b07      	cmp	r3, #7
 800e29a:	d00f      	beq.n	800e2bc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800e29c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e2a0:	2b0c      	cmp	r3, #12
 800e2a2:	d00b      	beq.n	800e2bc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800e2a4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e2a8:	2b0d      	cmp	r3, #13
 800e2aa:	d007      	beq.n	800e2bc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800e2ac:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e2b0:	2b0e      	cmp	r3, #14
 800e2b2:	d003      	beq.n	800e2bc <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800e2b4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e2b8:	2b0f      	cmp	r3, #15
 800e2ba:	d103      	bne.n	800e2c4 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800e2bc:	2301      	movs	r3, #1
 800e2be:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800e2c2:	e002      	b.n	800e2ca <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e2ca:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d109      	bne.n	800e2e6 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e2d2:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800e2d6:	461a      	mov	r2, r3
 800e2d8:	2100      	movs	r1, #0
 800e2da:	68f8      	ldr	r0, [r7, #12]
 800e2dc:	f7fc f9bc 	bl	800a658 <VL53L0X_GetLimitCheckEnable>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800e2e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d02e      	beq.n	800e34c <VL53L0X_get_pal_range_status+0x128>
 800e2ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d12a      	bne.n	800e34c <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800e2f6:	f107 0310 	add.w	r3, r7, #16
 800e2fa:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800e2fe:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e300:	68f8      	ldr	r0, [r7, #12]
 800e302:	f7ff fd43 	bl	800dd8c <VL53L0X_calc_sigma_estimate>
 800e306:	4603      	mov	r3, r0
 800e308:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800e30c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e310:	2b00      	cmp	r3, #0
 800e312:	d103      	bne.n	800e31c <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	b29a      	uxth	r2, r3
 800e318:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e31a:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800e31c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e320:	2b00      	cmp	r3, #0
 800e322:	d113      	bne.n	800e34c <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800e324:	f107 0320 	add.w	r3, r7, #32
 800e328:	461a      	mov	r2, r3
 800e32a:	2100      	movs	r1, #0
 800e32c:	68f8      	ldr	r0, [r7, #12]
 800e32e:	f7fc fa19 	bl	800a764 <VL53L0X_GetLimitCheckValue>
 800e332:	4603      	mov	r3, r0
 800e334:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800e338:	6a3b      	ldr	r3, [r7, #32]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d006      	beq.n	800e34c <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800e33e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e340:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800e342:	429a      	cmp	r2, r3
 800e344:	d902      	bls.n	800e34c <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800e346:	2301      	movs	r3, #1
 800e348:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e34c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e350:	2b00      	cmp	r3, #0
 800e352:	d109      	bne.n	800e368 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e354:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800e358:	461a      	mov	r2, r3
 800e35a:	2102      	movs	r1, #2
 800e35c:	68f8      	ldr	r0, [r7, #12]
 800e35e:	f7fc f97b 	bl	800a658 <VL53L0X_GetLimitCheckEnable>
 800e362:	4603      	mov	r3, r0
 800e364:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800e368:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d044      	beq.n	800e3fa <VL53L0X_get_pal_range_status+0x1d6>
 800e370:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e374:	2b00      	cmp	r3, #0
 800e376:	d140      	bne.n	800e3fa <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800e378:	f107 031c 	add.w	r3, r7, #28
 800e37c:	461a      	mov	r2, r3
 800e37e:	2102      	movs	r1, #2
 800e380:	68f8      	ldr	r0, [r7, #12]
 800e382:	f7fc f9ef 	bl	800a764 <VL53L0X_GetLimitCheckValue>
 800e386:	4603      	mov	r3, r0
 800e388:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800e38c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e390:	2b00      	cmp	r3, #0
 800e392:	d107      	bne.n	800e3a4 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800e394:	2201      	movs	r2, #1
 800e396:	21ff      	movs	r1, #255	; 0xff
 800e398:	68f8      	ldr	r0, [r7, #12]
 800e39a:	f000 f9bb 	bl	800e714 <VL53L0X_WrByte>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800e3a4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d109      	bne.n	800e3c0 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800e3ac:	f107 0316 	add.w	r3, r7, #22
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	21b6      	movs	r1, #182	; 0xb6
 800e3b4:	68f8      	ldr	r0, [r7, #12]
 800e3b6:	f000 fa59 	bl	800e86c <VL53L0X_RdWord>
 800e3ba:	4603      	mov	r3, r0
 800e3bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800e3c0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d107      	bne.n	800e3d8 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800e3c8:	2200      	movs	r2, #0
 800e3ca:	21ff      	movs	r1, #255	; 0xff
 800e3cc:	68f8      	ldr	r0, [r7, #12]
 800e3ce:	f000 f9a1 	bl	800e714 <VL53L0X_WrByte>
 800e3d2:	4603      	mov	r3, r0
 800e3d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800e3d8:	8afb      	ldrh	r3, [r7, #22]
 800e3da:	025b      	lsls	r3, r3, #9
 800e3dc:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e3e2:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 800e3e6:	69fb      	ldr	r3, [r7, #28]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d006      	beq.n	800e3fa <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800e3ec:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800e3ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e3f0:	429a      	cmp	r2, r3
 800e3f2:	d902      	bls.n	800e3fa <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800e3f4:	2301      	movs	r3, #1
 800e3f6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e3fa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d109      	bne.n	800e416 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e402:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e406:	461a      	mov	r2, r3
 800e408:	2103      	movs	r1, #3
 800e40a:	68f8      	ldr	r0, [r7, #12]
 800e40c:	f7fc f924 	bl	800a658 <VL53L0X_GetLimitCheckEnable>
 800e410:	4603      	mov	r3, r0
 800e412:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800e416:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d023      	beq.n	800e466 <VL53L0X_get_pal_range_status+0x242>
 800e41e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e422:	2b00      	cmp	r3, #0
 800e424:	d11f      	bne.n	800e466 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800e426:	893b      	ldrh	r3, [r7, #8]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d102      	bne.n	800e432 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800e42c:	2300      	movs	r3, #0
 800e42e:	637b      	str	r3, [r7, #52]	; 0x34
 800e430:	e005      	b.n	800e43e <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	021a      	lsls	r2, r3, #8
 800e436:	893b      	ldrh	r3, [r7, #8]
 800e438:	fbb2 f3f3 	udiv	r3, r2, r3
 800e43c:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800e43e:	f107 0318 	add.w	r3, r7, #24
 800e442:	461a      	mov	r2, r3
 800e444:	2103      	movs	r1, #3
 800e446:	68f8      	ldr	r0, [r7, #12]
 800e448:	f7fc f98c 	bl	800a764 <VL53L0X_GetLimitCheckValue>
 800e44c:	4603      	mov	r3, r0
 800e44e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800e452:	69bb      	ldr	r3, [r7, #24]
 800e454:	2b00      	cmp	r3, #0
 800e456:	d006      	beq.n	800e466 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800e458:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800e45a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e45c:	429a      	cmp	r2, r3
 800e45e:	d202      	bcs.n	800e466 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800e460:	2301      	movs	r3, #1
 800e462:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800e466:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d14a      	bne.n	800e504 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800e46e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800e472:	2b01      	cmp	r3, #1
 800e474:	d103      	bne.n	800e47e <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800e476:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e478:	22ff      	movs	r2, #255	; 0xff
 800e47a:	701a      	strb	r2, [r3, #0]
 800e47c:	e042      	b.n	800e504 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800e47e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e482:	2b01      	cmp	r3, #1
 800e484:	d007      	beq.n	800e496 <VL53L0X_get_pal_range_status+0x272>
 800e486:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e48a:	2b02      	cmp	r3, #2
 800e48c:	d003      	beq.n	800e496 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800e48e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e492:	2b03      	cmp	r3, #3
 800e494:	d103      	bne.n	800e49e <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800e496:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e498:	2205      	movs	r2, #5
 800e49a:	701a      	strb	r2, [r3, #0]
 800e49c:	e032      	b.n	800e504 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800e49e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e4a2:	2b06      	cmp	r3, #6
 800e4a4:	d003      	beq.n	800e4ae <VL53L0X_get_pal_range_status+0x28a>
 800e4a6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e4aa:	2b09      	cmp	r3, #9
 800e4ac:	d103      	bne.n	800e4b6 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800e4ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4b0:	2204      	movs	r2, #4
 800e4b2:	701a      	strb	r2, [r3, #0]
 800e4b4:	e026      	b.n	800e504 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800e4b6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e4ba:	2b08      	cmp	r3, #8
 800e4bc:	d007      	beq.n	800e4ce <VL53L0X_get_pal_range_status+0x2aa>
 800e4be:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e4c2:	2b0a      	cmp	r3, #10
 800e4c4:	d003      	beq.n	800e4ce <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800e4c6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800e4ca:	2b01      	cmp	r3, #1
 800e4cc:	d103      	bne.n	800e4d6 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800e4ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4d0:	2203      	movs	r2, #3
 800e4d2:	701a      	strb	r2, [r3, #0]
 800e4d4:	e016      	b.n	800e504 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800e4d6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e4da:	2b04      	cmp	r3, #4
 800e4dc:	d003      	beq.n	800e4e6 <VL53L0X_get_pal_range_status+0x2c2>
 800e4de:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800e4e2:	2b01      	cmp	r3, #1
 800e4e4:	d103      	bne.n	800e4ee <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800e4e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4e8:	2202      	movs	r2, #2
 800e4ea:	701a      	strb	r2, [r3, #0]
 800e4ec:	e00a      	b.n	800e504 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800e4ee:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800e4f2:	2b01      	cmp	r3, #1
 800e4f4:	d103      	bne.n	800e4fe <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800e4f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e4f8:	2201      	movs	r2, #1
 800e4fa:	701a      	strb	r2, [r3, #0]
 800e4fc:	e002      	b.n	800e504 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800e4fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e500:	2200      	movs	r2, #0
 800e502:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800e504:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e506:	781b      	ldrb	r3, [r3, #0]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d102      	bne.n	800e512 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800e50c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e50e:	2200      	movs	r2, #0
 800e510:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e512:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800e516:	461a      	mov	r2, r3
 800e518:	2101      	movs	r1, #1
 800e51a:	68f8      	ldr	r0, [r7, #12]
 800e51c:	f7fc f89c 	bl	800a658 <VL53L0X_GetLimitCheckEnable>
 800e520:	4603      	mov	r3, r0
 800e522:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800e526:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d14f      	bne.n	800e5ce <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800e52e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e532:	2b00      	cmp	r3, #0
 800e534:	d003      	beq.n	800e53e <VL53L0X_get_pal_range_status+0x31a>
 800e536:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800e53a:	2b01      	cmp	r3, #1
 800e53c:	d103      	bne.n	800e546 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800e53e:	2301      	movs	r3, #1
 800e540:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e544:	e002      	b.n	800e54c <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800e546:	2300      	movs	r3, #0
 800e548:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800e552:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800e556:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800e55a:	2b04      	cmp	r3, #4
 800e55c:	d003      	beq.n	800e566 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800e55e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800e562:	2b00      	cmp	r3, #0
 800e564:	d103      	bne.n	800e56e <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800e566:	2301      	movs	r3, #1
 800e568:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e56c:	e002      	b.n	800e574 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800e56e:	2300      	movs	r3, #0
 800e570:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800e57a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800e57e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800e582:	2b00      	cmp	r3, #0
 800e584:	d003      	beq.n	800e58e <VL53L0X_get_pal_range_status+0x36a>
 800e586:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800e58a:	2b01      	cmp	r3, #1
 800e58c:	d103      	bne.n	800e596 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800e58e:	2301      	movs	r3, #1
 800e590:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e594:	e002      	b.n	800e59c <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800e596:	2300      	movs	r3, #0
 800e598:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800e5a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800e5a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d003      	beq.n	800e5b6 <VL53L0X_get_pal_range_status+0x392>
 800e5ae:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800e5b2:	2b01      	cmp	r3, #1
 800e5b4:	d103      	bne.n	800e5be <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e5bc:	e002      	b.n	800e5c4 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800e5be:	2300      	movs	r3, #0
 800e5c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800e5ca:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e5ce:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	3740      	adds	r7, #64	; 0x40
 800e5d6:	46bd      	mov	sp, r7
 800e5d8:	bd80      	pop	{r7, pc}

0800e5da <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800e5da:	b580      	push	{r7, lr}
 800e5dc:	b088      	sub	sp, #32
 800e5de:	af02      	add	r7, sp, #8
 800e5e0:	60f8      	str	r0, [r7, #12]
 800e5e2:	60b9      	str	r1, [r7, #8]
 800e5e4:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	330a      	adds	r3, #10
 800e5ea:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800e5f8:	b299      	uxth	r1, r3
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	b29a      	uxth	r2, r3
 800e5fe:	697b      	ldr	r3, [r7, #20]
 800e600:	9300      	str	r3, [sp, #0]
 800e602:	4613      	mov	r3, r2
 800e604:	68ba      	ldr	r2, [r7, #8]
 800e606:	f7f4 fff5 	bl	80035f4 <HAL_I2C_Master_Transmit>
 800e60a:	4603      	mov	r3, r0
 800e60c:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800e60e:	693b      	ldr	r3, [r7, #16]
}
 800e610:	4618      	mov	r0, r3
 800e612:	3718      	adds	r7, #24
 800e614:	46bd      	mov	sp, r7
 800e616:	bd80      	pop	{r7, pc}

0800e618 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800e618:	b580      	push	{r7, lr}
 800e61a:	b088      	sub	sp, #32
 800e61c:	af02      	add	r7, sp, #8
 800e61e:	60f8      	str	r0, [r7, #12]
 800e620:	60b9      	str	r1, [r7, #8]
 800e622:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	330a      	adds	r3, #10
 800e628:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800e636:	f043 0301 	orr.w	r3, r3, #1
 800e63a:	b2db      	uxtb	r3, r3
 800e63c:	b299      	uxth	r1, r3
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	b29a      	uxth	r2, r3
 800e642:	697b      	ldr	r3, [r7, #20]
 800e644:	9300      	str	r3, [sp, #0]
 800e646:	4613      	mov	r3, r2
 800e648:	68ba      	ldr	r2, [r7, #8]
 800e64a:	f7f5 f8c7 	bl	80037dc <HAL_I2C_Master_Receive>
 800e64e:	4603      	mov	r3, r0
 800e650:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800e652:	693b      	ldr	r3, [r7, #16]
}
 800e654:	4618      	mov	r0, r3
 800e656:	3718      	adds	r7, #24
 800e658:	46bd      	mov	sp, r7
 800e65a:	bd80      	pop	{r7, pc}

0800e65c <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b086      	sub	sp, #24
 800e660:	af00      	add	r7, sp, #0
 800e662:	60f8      	str	r0, [r7, #12]
 800e664:	607a      	str	r2, [r7, #4]
 800e666:	603b      	str	r3, [r7, #0]
 800e668:	460b      	mov	r3, r1
 800e66a:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e66c:	2300      	movs	r3, #0
 800e66e:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800e670:	683b      	ldr	r3, [r7, #0]
 800e672:	2b3f      	cmp	r3, #63	; 0x3f
 800e674:	d902      	bls.n	800e67c <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800e676:	f06f 0303 	mvn.w	r3, #3
 800e67a:	e016      	b.n	800e6aa <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800e67c:	4a0d      	ldr	r2, [pc, #52]	; (800e6b4 <VL53L0X_WriteMulti+0x58>)
 800e67e:	7afb      	ldrb	r3, [r7, #11]
 800e680:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800e682:	683a      	ldr	r2, [r7, #0]
 800e684:	6879      	ldr	r1, [r7, #4]
 800e686:	480c      	ldr	r0, [pc, #48]	; (800e6b8 <VL53L0X_WriteMulti+0x5c>)
 800e688:	f000 f99e 	bl	800e9c8 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800e68c:	683b      	ldr	r3, [r7, #0]
 800e68e:	3301      	adds	r3, #1
 800e690:	461a      	mov	r2, r3
 800e692:	4908      	ldr	r1, [pc, #32]	; (800e6b4 <VL53L0X_WriteMulti+0x58>)
 800e694:	68f8      	ldr	r0, [r7, #12]
 800e696:	f7ff ffa0 	bl	800e5da <_I2CWrite>
 800e69a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e69c:	693b      	ldr	r3, [r7, #16]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d001      	beq.n	800e6a6 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e6a2:	23ec      	movs	r3, #236	; 0xec
 800e6a4:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800e6a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	3718      	adds	r7, #24
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}
 800e6b2:	bf00      	nop
 800e6b4:	20000728 	.word	0x20000728
 800e6b8:	20000729 	.word	0x20000729

0800e6bc <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	b086      	sub	sp, #24
 800e6c0:	af00      	add	r7, sp, #0
 800e6c2:	60f8      	str	r0, [r7, #12]
 800e6c4:	607a      	str	r2, [r7, #4]
 800e6c6:	603b      	str	r3, [r7, #0]
 800e6c8:	460b      	mov	r3, r1
 800e6ca:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800e6d0:	f107 030b 	add.w	r3, r7, #11
 800e6d4:	2201      	movs	r2, #1
 800e6d6:	4619      	mov	r1, r3
 800e6d8:	68f8      	ldr	r0, [r7, #12]
 800e6da:	f7ff ff7e 	bl	800e5da <_I2CWrite>
 800e6de:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e6e0:	693b      	ldr	r3, [r7, #16]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d002      	beq.n	800e6ec <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e6e6:	23ec      	movs	r3, #236	; 0xec
 800e6e8:	75fb      	strb	r3, [r7, #23]
        goto done;
 800e6ea:	e00c      	b.n	800e706 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800e6ec:	683a      	ldr	r2, [r7, #0]
 800e6ee:	6879      	ldr	r1, [r7, #4]
 800e6f0:	68f8      	ldr	r0, [r7, #12]
 800e6f2:	f7ff ff91 	bl	800e618 <_I2CRead>
 800e6f6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e6f8:	693b      	ldr	r3, [r7, #16]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d002      	beq.n	800e704 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e6fe:	23ec      	movs	r3, #236	; 0xec
 800e700:	75fb      	strb	r3, [r7, #23]
 800e702:	e000      	b.n	800e706 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800e704:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800e706:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	3718      	adds	r7, #24
 800e70e:	46bd      	mov	sp, r7
 800e710:	bd80      	pop	{r7, pc}
	...

0800e714 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800e714:	b580      	push	{r7, lr}
 800e716:	b084      	sub	sp, #16
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
 800e71c:	460b      	mov	r3, r1
 800e71e:	70fb      	strb	r3, [r7, #3]
 800e720:	4613      	mov	r3, r2
 800e722:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e724:	2300      	movs	r3, #0
 800e726:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800e728:	4a0b      	ldr	r2, [pc, #44]	; (800e758 <VL53L0X_WrByte+0x44>)
 800e72a:	78fb      	ldrb	r3, [r7, #3]
 800e72c:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800e72e:	4a0a      	ldr	r2, [pc, #40]	; (800e758 <VL53L0X_WrByte+0x44>)
 800e730:	78bb      	ldrb	r3, [r7, #2]
 800e732:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800e734:	2202      	movs	r2, #2
 800e736:	4908      	ldr	r1, [pc, #32]	; (800e758 <VL53L0X_WrByte+0x44>)
 800e738:	6878      	ldr	r0, [r7, #4]
 800e73a:	f7ff ff4e 	bl	800e5da <_I2CWrite>
 800e73e:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800e740:	68bb      	ldr	r3, [r7, #8]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d001      	beq.n	800e74a <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e746:	23ec      	movs	r3, #236	; 0xec
 800e748:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800e74a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e74e:	4618      	mov	r0, r3
 800e750:	3710      	adds	r7, #16
 800e752:	46bd      	mov	sp, r7
 800e754:	bd80      	pop	{r7, pc}
 800e756:	bf00      	nop
 800e758:	20000728 	.word	0x20000728

0800e75c <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b084      	sub	sp, #16
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
 800e764:	460b      	mov	r3, r1
 800e766:	70fb      	strb	r3, [r7, #3]
 800e768:	4613      	mov	r3, r2
 800e76a:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e76c:	2300      	movs	r3, #0
 800e76e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800e770:	4a0e      	ldr	r2, [pc, #56]	; (800e7ac <VL53L0X_WrWord+0x50>)
 800e772:	78fb      	ldrb	r3, [r7, #3]
 800e774:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800e776:	883b      	ldrh	r3, [r7, #0]
 800e778:	0a1b      	lsrs	r3, r3, #8
 800e77a:	b29b      	uxth	r3, r3
 800e77c:	b2da      	uxtb	r2, r3
 800e77e:	4b0b      	ldr	r3, [pc, #44]	; (800e7ac <VL53L0X_WrWord+0x50>)
 800e780:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800e782:	883b      	ldrh	r3, [r7, #0]
 800e784:	b2da      	uxtb	r2, r3
 800e786:	4b09      	ldr	r3, [pc, #36]	; (800e7ac <VL53L0X_WrWord+0x50>)
 800e788:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800e78a:	2203      	movs	r2, #3
 800e78c:	4907      	ldr	r1, [pc, #28]	; (800e7ac <VL53L0X_WrWord+0x50>)
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f7ff ff23 	bl	800e5da <_I2CWrite>
 800e794:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800e796:	68bb      	ldr	r3, [r7, #8]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d001      	beq.n	800e7a0 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e79c:	23ec      	movs	r3, #236	; 0xec
 800e79e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800e7a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e7a4:	4618      	mov	r0, r3
 800e7a6:	3710      	adds	r7, #16
 800e7a8:	46bd      	mov	sp, r7
 800e7aa:	bd80      	pop	{r7, pc}
 800e7ac:	20000728 	.word	0x20000728

0800e7b0 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b084      	sub	sp, #16
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
 800e7b8:	4608      	mov	r0, r1
 800e7ba:	4611      	mov	r1, r2
 800e7bc:	461a      	mov	r2, r3
 800e7be:	4603      	mov	r3, r0
 800e7c0:	70fb      	strb	r3, [r7, #3]
 800e7c2:	460b      	mov	r3, r1
 800e7c4:	70bb      	strb	r3, [r7, #2]
 800e7c6:	4613      	mov	r3, r2
 800e7c8:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800e7ce:	f107 020e 	add.w	r2, r7, #14
 800e7d2:	78fb      	ldrb	r3, [r7, #3]
 800e7d4:	4619      	mov	r1, r3
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	f000 f81e 	bl	800e818 <VL53L0X_RdByte>
 800e7dc:	4603      	mov	r3, r0
 800e7de:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800e7e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d110      	bne.n	800e80a <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800e7e8:	7bba      	ldrb	r2, [r7, #14]
 800e7ea:	78bb      	ldrb	r3, [r7, #2]
 800e7ec:	4013      	ands	r3, r2
 800e7ee:	b2da      	uxtb	r2, r3
 800e7f0:	787b      	ldrb	r3, [r7, #1]
 800e7f2:	4313      	orrs	r3, r2
 800e7f4:	b2db      	uxtb	r3, r3
 800e7f6:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800e7f8:	7bba      	ldrb	r2, [r7, #14]
 800e7fa:	78fb      	ldrb	r3, [r7, #3]
 800e7fc:	4619      	mov	r1, r3
 800e7fe:	6878      	ldr	r0, [r7, #4]
 800e800:	f7ff ff88 	bl	800e714 <VL53L0X_WrByte>
 800e804:	4603      	mov	r3, r0
 800e806:	73fb      	strb	r3, [r7, #15]
 800e808:	e000      	b.n	800e80c <VL53L0X_UpdateByte+0x5c>
        goto done;
 800e80a:	bf00      	nop
done:
    return Status;
 800e80c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e810:	4618      	mov	r0, r3
 800e812:	3710      	adds	r7, #16
 800e814:	46bd      	mov	sp, r7
 800e816:	bd80      	pop	{r7, pc}

0800e818 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800e818:	b580      	push	{r7, lr}
 800e81a:	b086      	sub	sp, #24
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	60f8      	str	r0, [r7, #12]
 800e820:	460b      	mov	r3, r1
 800e822:	607a      	str	r2, [r7, #4]
 800e824:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e826:	2300      	movs	r3, #0
 800e828:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800e82a:	f107 030b 	add.w	r3, r7, #11
 800e82e:	2201      	movs	r2, #1
 800e830:	4619      	mov	r1, r3
 800e832:	68f8      	ldr	r0, [r7, #12]
 800e834:	f7ff fed1 	bl	800e5da <_I2CWrite>
 800e838:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800e83a:	693b      	ldr	r3, [r7, #16]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d002      	beq.n	800e846 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e840:	23ec      	movs	r3, #236	; 0xec
 800e842:	75fb      	strb	r3, [r7, #23]
        goto done;
 800e844:	e00c      	b.n	800e860 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800e846:	2201      	movs	r2, #1
 800e848:	6879      	ldr	r1, [r7, #4]
 800e84a:	68f8      	ldr	r0, [r7, #12]
 800e84c:	f7ff fee4 	bl	800e618 <_I2CRead>
 800e850:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e852:	693b      	ldr	r3, [r7, #16]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d002      	beq.n	800e85e <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e858:	23ec      	movs	r3, #236	; 0xec
 800e85a:	75fb      	strb	r3, [r7, #23]
 800e85c:	e000      	b.n	800e860 <VL53L0X_RdByte+0x48>
    }
done:
 800e85e:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800e860:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e864:	4618      	mov	r0, r3
 800e866:	3718      	adds	r7, #24
 800e868:	46bd      	mov	sp, r7
 800e86a:	bd80      	pop	{r7, pc}

0800e86c <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b086      	sub	sp, #24
 800e870:	af00      	add	r7, sp, #0
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	460b      	mov	r3, r1
 800e876:	607a      	str	r2, [r7, #4]
 800e878:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e87a:	2300      	movs	r3, #0
 800e87c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800e87e:	f107 030b 	add.w	r3, r7, #11
 800e882:	2201      	movs	r2, #1
 800e884:	4619      	mov	r1, r3
 800e886:	68f8      	ldr	r0, [r7, #12]
 800e888:	f7ff fea7 	bl	800e5da <_I2CWrite>
 800e88c:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800e88e:	693b      	ldr	r3, [r7, #16]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d002      	beq.n	800e89a <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e894:	23ec      	movs	r3, #236	; 0xec
 800e896:	75fb      	strb	r3, [r7, #23]
        goto done;
 800e898:	e017      	b.n	800e8ca <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800e89a:	2202      	movs	r2, #2
 800e89c:	490e      	ldr	r1, [pc, #56]	; (800e8d8 <VL53L0X_RdWord+0x6c>)
 800e89e:	68f8      	ldr	r0, [r7, #12]
 800e8a0:	f7ff feba 	bl	800e618 <_I2CRead>
 800e8a4:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e8a6:	693b      	ldr	r3, [r7, #16]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d002      	beq.n	800e8b2 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e8ac:	23ec      	movs	r3, #236	; 0xec
 800e8ae:	75fb      	strb	r3, [r7, #23]
        goto done;
 800e8b0:	e00b      	b.n	800e8ca <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800e8b2:	4b09      	ldr	r3, [pc, #36]	; (800e8d8 <VL53L0X_RdWord+0x6c>)
 800e8b4:	781b      	ldrb	r3, [r3, #0]
 800e8b6:	b29b      	uxth	r3, r3
 800e8b8:	021b      	lsls	r3, r3, #8
 800e8ba:	b29a      	uxth	r2, r3
 800e8bc:	4b06      	ldr	r3, [pc, #24]	; (800e8d8 <VL53L0X_RdWord+0x6c>)
 800e8be:	785b      	ldrb	r3, [r3, #1]
 800e8c0:	b29b      	uxth	r3, r3
 800e8c2:	4413      	add	r3, r2
 800e8c4:	b29a      	uxth	r2, r3
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800e8ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	3718      	adds	r7, #24
 800e8d2:	46bd      	mov	sp, r7
 800e8d4:	bd80      	pop	{r7, pc}
 800e8d6:	bf00      	nop
 800e8d8:	20000728 	.word	0x20000728

0800e8dc <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800e8dc:	b580      	push	{r7, lr}
 800e8de:	b086      	sub	sp, #24
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	60f8      	str	r0, [r7, #12]
 800e8e4:	460b      	mov	r3, r1
 800e8e6:	607a      	str	r2, [r7, #4]
 800e8e8:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800e8ee:	f107 030b 	add.w	r3, r7, #11
 800e8f2:	2201      	movs	r2, #1
 800e8f4:	4619      	mov	r1, r3
 800e8f6:	68f8      	ldr	r0, [r7, #12]
 800e8f8:	f7ff fe6f 	bl	800e5da <_I2CWrite>
 800e8fc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e8fe:	693b      	ldr	r3, [r7, #16]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d002      	beq.n	800e90a <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e904:	23ec      	movs	r3, #236	; 0xec
 800e906:	75fb      	strb	r3, [r7, #23]
        goto done;
 800e908:	e01b      	b.n	800e942 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800e90a:	2204      	movs	r2, #4
 800e90c:	4910      	ldr	r1, [pc, #64]	; (800e950 <VL53L0X_RdDWord+0x74>)
 800e90e:	68f8      	ldr	r0, [r7, #12]
 800e910:	f7ff fe82 	bl	800e618 <_I2CRead>
 800e914:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800e916:	693b      	ldr	r3, [r7, #16]
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d002      	beq.n	800e922 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800e91c:	23ec      	movs	r3, #236	; 0xec
 800e91e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800e920:	e00f      	b.n	800e942 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800e922:	4b0b      	ldr	r3, [pc, #44]	; (800e950 <VL53L0X_RdDWord+0x74>)
 800e924:	781b      	ldrb	r3, [r3, #0]
 800e926:	061a      	lsls	r2, r3, #24
 800e928:	4b09      	ldr	r3, [pc, #36]	; (800e950 <VL53L0X_RdDWord+0x74>)
 800e92a:	785b      	ldrb	r3, [r3, #1]
 800e92c:	041b      	lsls	r3, r3, #16
 800e92e:	441a      	add	r2, r3
 800e930:	4b07      	ldr	r3, [pc, #28]	; (800e950 <VL53L0X_RdDWord+0x74>)
 800e932:	789b      	ldrb	r3, [r3, #2]
 800e934:	021b      	lsls	r3, r3, #8
 800e936:	4413      	add	r3, r2
 800e938:	4a05      	ldr	r2, [pc, #20]	; (800e950 <VL53L0X_RdDWord+0x74>)
 800e93a:	78d2      	ldrb	r2, [r2, #3]
 800e93c:	441a      	add	r2, r3
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800e942:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e946:	4618      	mov	r0, r3
 800e948:	3718      	adds	r7, #24
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}
 800e94e:	bf00      	nop
 800e950:	20000728 	.word	0x20000728

0800e954 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800e954:	b580      	push	{r7, lr}
 800e956:	b084      	sub	sp, #16
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800e95c:	2300      	movs	r3, #0
 800e95e:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800e960:	2002      	movs	r0, #2
 800e962:	f7f3 ff5b 	bl	800281c <HAL_Delay>
    return status;
 800e966:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e96a:	4618      	mov	r0, r3
 800e96c:	3710      	adds	r7, #16
 800e96e:	46bd      	mov	sp, r7
 800e970:	bd80      	pop	{r7, pc}
	...

0800e974 <__errno>:
 800e974:	4b01      	ldr	r3, [pc, #4]	; (800e97c <__errno+0x8>)
 800e976:	6818      	ldr	r0, [r3, #0]
 800e978:	4770      	bx	lr
 800e97a:	bf00      	nop
 800e97c:	200002c8 	.word	0x200002c8

0800e980 <__libc_init_array>:
 800e980:	b570      	push	{r4, r5, r6, lr}
 800e982:	4d0d      	ldr	r5, [pc, #52]	; (800e9b8 <__libc_init_array+0x38>)
 800e984:	4c0d      	ldr	r4, [pc, #52]	; (800e9bc <__libc_init_array+0x3c>)
 800e986:	1b64      	subs	r4, r4, r5
 800e988:	10a4      	asrs	r4, r4, #2
 800e98a:	2600      	movs	r6, #0
 800e98c:	42a6      	cmp	r6, r4
 800e98e:	d109      	bne.n	800e9a4 <__libc_init_array+0x24>
 800e990:	4d0b      	ldr	r5, [pc, #44]	; (800e9c0 <__libc_init_array+0x40>)
 800e992:	4c0c      	ldr	r4, [pc, #48]	; (800e9c4 <__libc_init_array+0x44>)
 800e994:	f005 f8ce 	bl	8013b34 <_init>
 800e998:	1b64      	subs	r4, r4, r5
 800e99a:	10a4      	asrs	r4, r4, #2
 800e99c:	2600      	movs	r6, #0
 800e99e:	42a6      	cmp	r6, r4
 800e9a0:	d105      	bne.n	800e9ae <__libc_init_array+0x2e>
 800e9a2:	bd70      	pop	{r4, r5, r6, pc}
 800e9a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9a8:	4798      	blx	r3
 800e9aa:	3601      	adds	r6, #1
 800e9ac:	e7ee      	b.n	800e98c <__libc_init_array+0xc>
 800e9ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9b2:	4798      	blx	r3
 800e9b4:	3601      	adds	r6, #1
 800e9b6:	e7f2      	b.n	800e99e <__libc_init_array+0x1e>
 800e9b8:	0801432c 	.word	0x0801432c
 800e9bc:	0801432c 	.word	0x0801432c
 800e9c0:	0801432c 	.word	0x0801432c
 800e9c4:	08014330 	.word	0x08014330

0800e9c8 <memcpy>:
 800e9c8:	440a      	add	r2, r1
 800e9ca:	4291      	cmp	r1, r2
 800e9cc:	f100 33ff 	add.w	r3, r0, #4294967295
 800e9d0:	d100      	bne.n	800e9d4 <memcpy+0xc>
 800e9d2:	4770      	bx	lr
 800e9d4:	b510      	push	{r4, lr}
 800e9d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e9da:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e9de:	4291      	cmp	r1, r2
 800e9e0:	d1f9      	bne.n	800e9d6 <memcpy+0xe>
 800e9e2:	bd10      	pop	{r4, pc}

0800e9e4 <memset>:
 800e9e4:	4402      	add	r2, r0
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	4293      	cmp	r3, r2
 800e9ea:	d100      	bne.n	800e9ee <memset+0xa>
 800e9ec:	4770      	bx	lr
 800e9ee:	f803 1b01 	strb.w	r1, [r3], #1
 800e9f2:	e7f9      	b.n	800e9e8 <memset+0x4>

0800e9f4 <__cvt>:
 800e9f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e9f8:	ec55 4b10 	vmov	r4, r5, d0
 800e9fc:	2d00      	cmp	r5, #0
 800e9fe:	460e      	mov	r6, r1
 800ea00:	4619      	mov	r1, r3
 800ea02:	462b      	mov	r3, r5
 800ea04:	bfbb      	ittet	lt
 800ea06:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ea0a:	461d      	movlt	r5, r3
 800ea0c:	2300      	movge	r3, #0
 800ea0e:	232d      	movlt	r3, #45	; 0x2d
 800ea10:	700b      	strb	r3, [r1, #0]
 800ea12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ea14:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ea18:	4691      	mov	r9, r2
 800ea1a:	f023 0820 	bic.w	r8, r3, #32
 800ea1e:	bfbc      	itt	lt
 800ea20:	4622      	movlt	r2, r4
 800ea22:	4614      	movlt	r4, r2
 800ea24:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ea28:	d005      	beq.n	800ea36 <__cvt+0x42>
 800ea2a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ea2e:	d100      	bne.n	800ea32 <__cvt+0x3e>
 800ea30:	3601      	adds	r6, #1
 800ea32:	2102      	movs	r1, #2
 800ea34:	e000      	b.n	800ea38 <__cvt+0x44>
 800ea36:	2103      	movs	r1, #3
 800ea38:	ab03      	add	r3, sp, #12
 800ea3a:	9301      	str	r3, [sp, #4]
 800ea3c:	ab02      	add	r3, sp, #8
 800ea3e:	9300      	str	r3, [sp, #0]
 800ea40:	ec45 4b10 	vmov	d0, r4, r5
 800ea44:	4653      	mov	r3, sl
 800ea46:	4632      	mov	r2, r6
 800ea48:	f001 fe5e 	bl	8010708 <_dtoa_r>
 800ea4c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ea50:	4607      	mov	r7, r0
 800ea52:	d102      	bne.n	800ea5a <__cvt+0x66>
 800ea54:	f019 0f01 	tst.w	r9, #1
 800ea58:	d022      	beq.n	800eaa0 <__cvt+0xac>
 800ea5a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ea5e:	eb07 0906 	add.w	r9, r7, r6
 800ea62:	d110      	bne.n	800ea86 <__cvt+0x92>
 800ea64:	783b      	ldrb	r3, [r7, #0]
 800ea66:	2b30      	cmp	r3, #48	; 0x30
 800ea68:	d10a      	bne.n	800ea80 <__cvt+0x8c>
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	4620      	mov	r0, r4
 800ea70:	4629      	mov	r1, r5
 800ea72:	f7f2 f849 	bl	8000b08 <__aeabi_dcmpeq>
 800ea76:	b918      	cbnz	r0, 800ea80 <__cvt+0x8c>
 800ea78:	f1c6 0601 	rsb	r6, r6, #1
 800ea7c:	f8ca 6000 	str.w	r6, [sl]
 800ea80:	f8da 3000 	ldr.w	r3, [sl]
 800ea84:	4499      	add	r9, r3
 800ea86:	2200      	movs	r2, #0
 800ea88:	2300      	movs	r3, #0
 800ea8a:	4620      	mov	r0, r4
 800ea8c:	4629      	mov	r1, r5
 800ea8e:	f7f2 f83b 	bl	8000b08 <__aeabi_dcmpeq>
 800ea92:	b108      	cbz	r0, 800ea98 <__cvt+0xa4>
 800ea94:	f8cd 900c 	str.w	r9, [sp, #12]
 800ea98:	2230      	movs	r2, #48	; 0x30
 800ea9a:	9b03      	ldr	r3, [sp, #12]
 800ea9c:	454b      	cmp	r3, r9
 800ea9e:	d307      	bcc.n	800eab0 <__cvt+0xbc>
 800eaa0:	9b03      	ldr	r3, [sp, #12]
 800eaa2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eaa4:	1bdb      	subs	r3, r3, r7
 800eaa6:	4638      	mov	r0, r7
 800eaa8:	6013      	str	r3, [r2, #0]
 800eaaa:	b004      	add	sp, #16
 800eaac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eab0:	1c59      	adds	r1, r3, #1
 800eab2:	9103      	str	r1, [sp, #12]
 800eab4:	701a      	strb	r2, [r3, #0]
 800eab6:	e7f0      	b.n	800ea9a <__cvt+0xa6>

0800eab8 <__exponent>:
 800eab8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eaba:	4603      	mov	r3, r0
 800eabc:	2900      	cmp	r1, #0
 800eabe:	bfb8      	it	lt
 800eac0:	4249      	neglt	r1, r1
 800eac2:	f803 2b02 	strb.w	r2, [r3], #2
 800eac6:	bfb4      	ite	lt
 800eac8:	222d      	movlt	r2, #45	; 0x2d
 800eaca:	222b      	movge	r2, #43	; 0x2b
 800eacc:	2909      	cmp	r1, #9
 800eace:	7042      	strb	r2, [r0, #1]
 800ead0:	dd2a      	ble.n	800eb28 <__exponent+0x70>
 800ead2:	f10d 0407 	add.w	r4, sp, #7
 800ead6:	46a4      	mov	ip, r4
 800ead8:	270a      	movs	r7, #10
 800eada:	46a6      	mov	lr, r4
 800eadc:	460a      	mov	r2, r1
 800eade:	fb91 f6f7 	sdiv	r6, r1, r7
 800eae2:	fb07 1516 	mls	r5, r7, r6, r1
 800eae6:	3530      	adds	r5, #48	; 0x30
 800eae8:	2a63      	cmp	r2, #99	; 0x63
 800eaea:	f104 34ff 	add.w	r4, r4, #4294967295
 800eaee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800eaf2:	4631      	mov	r1, r6
 800eaf4:	dcf1      	bgt.n	800eada <__exponent+0x22>
 800eaf6:	3130      	adds	r1, #48	; 0x30
 800eaf8:	f1ae 0502 	sub.w	r5, lr, #2
 800eafc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800eb00:	1c44      	adds	r4, r0, #1
 800eb02:	4629      	mov	r1, r5
 800eb04:	4561      	cmp	r1, ip
 800eb06:	d30a      	bcc.n	800eb1e <__exponent+0x66>
 800eb08:	f10d 0209 	add.w	r2, sp, #9
 800eb0c:	eba2 020e 	sub.w	r2, r2, lr
 800eb10:	4565      	cmp	r5, ip
 800eb12:	bf88      	it	hi
 800eb14:	2200      	movhi	r2, #0
 800eb16:	4413      	add	r3, r2
 800eb18:	1a18      	subs	r0, r3, r0
 800eb1a:	b003      	add	sp, #12
 800eb1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eb22:	f804 2f01 	strb.w	r2, [r4, #1]!
 800eb26:	e7ed      	b.n	800eb04 <__exponent+0x4c>
 800eb28:	2330      	movs	r3, #48	; 0x30
 800eb2a:	3130      	adds	r1, #48	; 0x30
 800eb2c:	7083      	strb	r3, [r0, #2]
 800eb2e:	70c1      	strb	r1, [r0, #3]
 800eb30:	1d03      	adds	r3, r0, #4
 800eb32:	e7f1      	b.n	800eb18 <__exponent+0x60>

0800eb34 <_printf_float>:
 800eb34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb38:	ed2d 8b02 	vpush	{d8}
 800eb3c:	b08d      	sub	sp, #52	; 0x34
 800eb3e:	460c      	mov	r4, r1
 800eb40:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800eb44:	4616      	mov	r6, r2
 800eb46:	461f      	mov	r7, r3
 800eb48:	4605      	mov	r5, r0
 800eb4a:	f002 ff3b 	bl	80119c4 <_localeconv_r>
 800eb4e:	f8d0 a000 	ldr.w	sl, [r0]
 800eb52:	4650      	mov	r0, sl
 800eb54:	f7f1 fb5c 	bl	8000210 <strlen>
 800eb58:	2300      	movs	r3, #0
 800eb5a:	930a      	str	r3, [sp, #40]	; 0x28
 800eb5c:	6823      	ldr	r3, [r4, #0]
 800eb5e:	9305      	str	r3, [sp, #20]
 800eb60:	f8d8 3000 	ldr.w	r3, [r8]
 800eb64:	f894 b018 	ldrb.w	fp, [r4, #24]
 800eb68:	3307      	adds	r3, #7
 800eb6a:	f023 0307 	bic.w	r3, r3, #7
 800eb6e:	f103 0208 	add.w	r2, r3, #8
 800eb72:	f8c8 2000 	str.w	r2, [r8]
 800eb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb7a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800eb7e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800eb82:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800eb86:	9307      	str	r3, [sp, #28]
 800eb88:	f8cd 8018 	str.w	r8, [sp, #24]
 800eb8c:	ee08 0a10 	vmov	s16, r0
 800eb90:	4b9f      	ldr	r3, [pc, #636]	; (800ee10 <_printf_float+0x2dc>)
 800eb92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eb96:	f04f 32ff 	mov.w	r2, #4294967295
 800eb9a:	f7f1 ffe7 	bl	8000b6c <__aeabi_dcmpun>
 800eb9e:	bb88      	cbnz	r0, 800ec04 <_printf_float+0xd0>
 800eba0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800eba4:	4b9a      	ldr	r3, [pc, #616]	; (800ee10 <_printf_float+0x2dc>)
 800eba6:	f04f 32ff 	mov.w	r2, #4294967295
 800ebaa:	f7f1 ffc1 	bl	8000b30 <__aeabi_dcmple>
 800ebae:	bb48      	cbnz	r0, 800ec04 <_printf_float+0xd0>
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	4640      	mov	r0, r8
 800ebb6:	4649      	mov	r1, r9
 800ebb8:	f7f1 ffb0 	bl	8000b1c <__aeabi_dcmplt>
 800ebbc:	b110      	cbz	r0, 800ebc4 <_printf_float+0x90>
 800ebbe:	232d      	movs	r3, #45	; 0x2d
 800ebc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ebc4:	4b93      	ldr	r3, [pc, #588]	; (800ee14 <_printf_float+0x2e0>)
 800ebc6:	4894      	ldr	r0, [pc, #592]	; (800ee18 <_printf_float+0x2e4>)
 800ebc8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ebcc:	bf94      	ite	ls
 800ebce:	4698      	movls	r8, r3
 800ebd0:	4680      	movhi	r8, r0
 800ebd2:	2303      	movs	r3, #3
 800ebd4:	6123      	str	r3, [r4, #16]
 800ebd6:	9b05      	ldr	r3, [sp, #20]
 800ebd8:	f023 0204 	bic.w	r2, r3, #4
 800ebdc:	6022      	str	r2, [r4, #0]
 800ebde:	f04f 0900 	mov.w	r9, #0
 800ebe2:	9700      	str	r7, [sp, #0]
 800ebe4:	4633      	mov	r3, r6
 800ebe6:	aa0b      	add	r2, sp, #44	; 0x2c
 800ebe8:	4621      	mov	r1, r4
 800ebea:	4628      	mov	r0, r5
 800ebec:	f000 f9d8 	bl	800efa0 <_printf_common>
 800ebf0:	3001      	adds	r0, #1
 800ebf2:	f040 8090 	bne.w	800ed16 <_printf_float+0x1e2>
 800ebf6:	f04f 30ff 	mov.w	r0, #4294967295
 800ebfa:	b00d      	add	sp, #52	; 0x34
 800ebfc:	ecbd 8b02 	vpop	{d8}
 800ec00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec04:	4642      	mov	r2, r8
 800ec06:	464b      	mov	r3, r9
 800ec08:	4640      	mov	r0, r8
 800ec0a:	4649      	mov	r1, r9
 800ec0c:	f7f1 ffae 	bl	8000b6c <__aeabi_dcmpun>
 800ec10:	b140      	cbz	r0, 800ec24 <_printf_float+0xf0>
 800ec12:	464b      	mov	r3, r9
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	bfbc      	itt	lt
 800ec18:	232d      	movlt	r3, #45	; 0x2d
 800ec1a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ec1e:	487f      	ldr	r0, [pc, #508]	; (800ee1c <_printf_float+0x2e8>)
 800ec20:	4b7f      	ldr	r3, [pc, #508]	; (800ee20 <_printf_float+0x2ec>)
 800ec22:	e7d1      	b.n	800ebc8 <_printf_float+0x94>
 800ec24:	6863      	ldr	r3, [r4, #4]
 800ec26:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ec2a:	9206      	str	r2, [sp, #24]
 800ec2c:	1c5a      	adds	r2, r3, #1
 800ec2e:	d13f      	bne.n	800ecb0 <_printf_float+0x17c>
 800ec30:	2306      	movs	r3, #6
 800ec32:	6063      	str	r3, [r4, #4]
 800ec34:	9b05      	ldr	r3, [sp, #20]
 800ec36:	6861      	ldr	r1, [r4, #4]
 800ec38:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	9303      	str	r3, [sp, #12]
 800ec40:	ab0a      	add	r3, sp, #40	; 0x28
 800ec42:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ec46:	ab09      	add	r3, sp, #36	; 0x24
 800ec48:	ec49 8b10 	vmov	d0, r8, r9
 800ec4c:	9300      	str	r3, [sp, #0]
 800ec4e:	6022      	str	r2, [r4, #0]
 800ec50:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ec54:	4628      	mov	r0, r5
 800ec56:	f7ff fecd 	bl	800e9f4 <__cvt>
 800ec5a:	9b06      	ldr	r3, [sp, #24]
 800ec5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ec5e:	2b47      	cmp	r3, #71	; 0x47
 800ec60:	4680      	mov	r8, r0
 800ec62:	d108      	bne.n	800ec76 <_printf_float+0x142>
 800ec64:	1cc8      	adds	r0, r1, #3
 800ec66:	db02      	blt.n	800ec6e <_printf_float+0x13a>
 800ec68:	6863      	ldr	r3, [r4, #4]
 800ec6a:	4299      	cmp	r1, r3
 800ec6c:	dd41      	ble.n	800ecf2 <_printf_float+0x1be>
 800ec6e:	f1ab 0b02 	sub.w	fp, fp, #2
 800ec72:	fa5f fb8b 	uxtb.w	fp, fp
 800ec76:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ec7a:	d820      	bhi.n	800ecbe <_printf_float+0x18a>
 800ec7c:	3901      	subs	r1, #1
 800ec7e:	465a      	mov	r2, fp
 800ec80:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ec84:	9109      	str	r1, [sp, #36]	; 0x24
 800ec86:	f7ff ff17 	bl	800eab8 <__exponent>
 800ec8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ec8c:	1813      	adds	r3, r2, r0
 800ec8e:	2a01      	cmp	r2, #1
 800ec90:	4681      	mov	r9, r0
 800ec92:	6123      	str	r3, [r4, #16]
 800ec94:	dc02      	bgt.n	800ec9c <_printf_float+0x168>
 800ec96:	6822      	ldr	r2, [r4, #0]
 800ec98:	07d2      	lsls	r2, r2, #31
 800ec9a:	d501      	bpl.n	800eca0 <_printf_float+0x16c>
 800ec9c:	3301      	adds	r3, #1
 800ec9e:	6123      	str	r3, [r4, #16]
 800eca0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d09c      	beq.n	800ebe2 <_printf_float+0xae>
 800eca8:	232d      	movs	r3, #45	; 0x2d
 800ecaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ecae:	e798      	b.n	800ebe2 <_printf_float+0xae>
 800ecb0:	9a06      	ldr	r2, [sp, #24]
 800ecb2:	2a47      	cmp	r2, #71	; 0x47
 800ecb4:	d1be      	bne.n	800ec34 <_printf_float+0x100>
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d1bc      	bne.n	800ec34 <_printf_float+0x100>
 800ecba:	2301      	movs	r3, #1
 800ecbc:	e7b9      	b.n	800ec32 <_printf_float+0xfe>
 800ecbe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ecc2:	d118      	bne.n	800ecf6 <_printf_float+0x1c2>
 800ecc4:	2900      	cmp	r1, #0
 800ecc6:	6863      	ldr	r3, [r4, #4]
 800ecc8:	dd0b      	ble.n	800ece2 <_printf_float+0x1ae>
 800ecca:	6121      	str	r1, [r4, #16]
 800eccc:	b913      	cbnz	r3, 800ecd4 <_printf_float+0x1a0>
 800ecce:	6822      	ldr	r2, [r4, #0]
 800ecd0:	07d0      	lsls	r0, r2, #31
 800ecd2:	d502      	bpl.n	800ecda <_printf_float+0x1a6>
 800ecd4:	3301      	adds	r3, #1
 800ecd6:	440b      	add	r3, r1
 800ecd8:	6123      	str	r3, [r4, #16]
 800ecda:	65a1      	str	r1, [r4, #88]	; 0x58
 800ecdc:	f04f 0900 	mov.w	r9, #0
 800ece0:	e7de      	b.n	800eca0 <_printf_float+0x16c>
 800ece2:	b913      	cbnz	r3, 800ecea <_printf_float+0x1b6>
 800ece4:	6822      	ldr	r2, [r4, #0]
 800ece6:	07d2      	lsls	r2, r2, #31
 800ece8:	d501      	bpl.n	800ecee <_printf_float+0x1ba>
 800ecea:	3302      	adds	r3, #2
 800ecec:	e7f4      	b.n	800ecd8 <_printf_float+0x1a4>
 800ecee:	2301      	movs	r3, #1
 800ecf0:	e7f2      	b.n	800ecd8 <_printf_float+0x1a4>
 800ecf2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ecf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ecf8:	4299      	cmp	r1, r3
 800ecfa:	db05      	blt.n	800ed08 <_printf_float+0x1d4>
 800ecfc:	6823      	ldr	r3, [r4, #0]
 800ecfe:	6121      	str	r1, [r4, #16]
 800ed00:	07d8      	lsls	r0, r3, #31
 800ed02:	d5ea      	bpl.n	800ecda <_printf_float+0x1a6>
 800ed04:	1c4b      	adds	r3, r1, #1
 800ed06:	e7e7      	b.n	800ecd8 <_printf_float+0x1a4>
 800ed08:	2900      	cmp	r1, #0
 800ed0a:	bfd4      	ite	le
 800ed0c:	f1c1 0202 	rsble	r2, r1, #2
 800ed10:	2201      	movgt	r2, #1
 800ed12:	4413      	add	r3, r2
 800ed14:	e7e0      	b.n	800ecd8 <_printf_float+0x1a4>
 800ed16:	6823      	ldr	r3, [r4, #0]
 800ed18:	055a      	lsls	r2, r3, #21
 800ed1a:	d407      	bmi.n	800ed2c <_printf_float+0x1f8>
 800ed1c:	6923      	ldr	r3, [r4, #16]
 800ed1e:	4642      	mov	r2, r8
 800ed20:	4631      	mov	r1, r6
 800ed22:	4628      	mov	r0, r5
 800ed24:	47b8      	blx	r7
 800ed26:	3001      	adds	r0, #1
 800ed28:	d12c      	bne.n	800ed84 <_printf_float+0x250>
 800ed2a:	e764      	b.n	800ebf6 <_printf_float+0xc2>
 800ed2c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ed30:	f240 80e0 	bls.w	800eef4 <_printf_float+0x3c0>
 800ed34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ed38:	2200      	movs	r2, #0
 800ed3a:	2300      	movs	r3, #0
 800ed3c:	f7f1 fee4 	bl	8000b08 <__aeabi_dcmpeq>
 800ed40:	2800      	cmp	r0, #0
 800ed42:	d034      	beq.n	800edae <_printf_float+0x27a>
 800ed44:	4a37      	ldr	r2, [pc, #220]	; (800ee24 <_printf_float+0x2f0>)
 800ed46:	2301      	movs	r3, #1
 800ed48:	4631      	mov	r1, r6
 800ed4a:	4628      	mov	r0, r5
 800ed4c:	47b8      	blx	r7
 800ed4e:	3001      	adds	r0, #1
 800ed50:	f43f af51 	beq.w	800ebf6 <_printf_float+0xc2>
 800ed54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ed58:	429a      	cmp	r2, r3
 800ed5a:	db02      	blt.n	800ed62 <_printf_float+0x22e>
 800ed5c:	6823      	ldr	r3, [r4, #0]
 800ed5e:	07d8      	lsls	r0, r3, #31
 800ed60:	d510      	bpl.n	800ed84 <_printf_float+0x250>
 800ed62:	ee18 3a10 	vmov	r3, s16
 800ed66:	4652      	mov	r2, sl
 800ed68:	4631      	mov	r1, r6
 800ed6a:	4628      	mov	r0, r5
 800ed6c:	47b8      	blx	r7
 800ed6e:	3001      	adds	r0, #1
 800ed70:	f43f af41 	beq.w	800ebf6 <_printf_float+0xc2>
 800ed74:	f04f 0800 	mov.w	r8, #0
 800ed78:	f104 091a 	add.w	r9, r4, #26
 800ed7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed7e:	3b01      	subs	r3, #1
 800ed80:	4543      	cmp	r3, r8
 800ed82:	dc09      	bgt.n	800ed98 <_printf_float+0x264>
 800ed84:	6823      	ldr	r3, [r4, #0]
 800ed86:	079b      	lsls	r3, r3, #30
 800ed88:	f100 8105 	bmi.w	800ef96 <_printf_float+0x462>
 800ed8c:	68e0      	ldr	r0, [r4, #12]
 800ed8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed90:	4298      	cmp	r0, r3
 800ed92:	bfb8      	it	lt
 800ed94:	4618      	movlt	r0, r3
 800ed96:	e730      	b.n	800ebfa <_printf_float+0xc6>
 800ed98:	2301      	movs	r3, #1
 800ed9a:	464a      	mov	r2, r9
 800ed9c:	4631      	mov	r1, r6
 800ed9e:	4628      	mov	r0, r5
 800eda0:	47b8      	blx	r7
 800eda2:	3001      	adds	r0, #1
 800eda4:	f43f af27 	beq.w	800ebf6 <_printf_float+0xc2>
 800eda8:	f108 0801 	add.w	r8, r8, #1
 800edac:	e7e6      	b.n	800ed7c <_printf_float+0x248>
 800edae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	dc39      	bgt.n	800ee28 <_printf_float+0x2f4>
 800edb4:	4a1b      	ldr	r2, [pc, #108]	; (800ee24 <_printf_float+0x2f0>)
 800edb6:	2301      	movs	r3, #1
 800edb8:	4631      	mov	r1, r6
 800edba:	4628      	mov	r0, r5
 800edbc:	47b8      	blx	r7
 800edbe:	3001      	adds	r0, #1
 800edc0:	f43f af19 	beq.w	800ebf6 <_printf_float+0xc2>
 800edc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800edc8:	4313      	orrs	r3, r2
 800edca:	d102      	bne.n	800edd2 <_printf_float+0x29e>
 800edcc:	6823      	ldr	r3, [r4, #0]
 800edce:	07d9      	lsls	r1, r3, #31
 800edd0:	d5d8      	bpl.n	800ed84 <_printf_float+0x250>
 800edd2:	ee18 3a10 	vmov	r3, s16
 800edd6:	4652      	mov	r2, sl
 800edd8:	4631      	mov	r1, r6
 800edda:	4628      	mov	r0, r5
 800eddc:	47b8      	blx	r7
 800edde:	3001      	adds	r0, #1
 800ede0:	f43f af09 	beq.w	800ebf6 <_printf_float+0xc2>
 800ede4:	f04f 0900 	mov.w	r9, #0
 800ede8:	f104 0a1a 	add.w	sl, r4, #26
 800edec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edee:	425b      	negs	r3, r3
 800edf0:	454b      	cmp	r3, r9
 800edf2:	dc01      	bgt.n	800edf8 <_printf_float+0x2c4>
 800edf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800edf6:	e792      	b.n	800ed1e <_printf_float+0x1ea>
 800edf8:	2301      	movs	r3, #1
 800edfa:	4652      	mov	r2, sl
 800edfc:	4631      	mov	r1, r6
 800edfe:	4628      	mov	r0, r5
 800ee00:	47b8      	blx	r7
 800ee02:	3001      	adds	r0, #1
 800ee04:	f43f aef7 	beq.w	800ebf6 <_printf_float+0xc2>
 800ee08:	f109 0901 	add.w	r9, r9, #1
 800ee0c:	e7ee      	b.n	800edec <_printf_float+0x2b8>
 800ee0e:	bf00      	nop
 800ee10:	7fefffff 	.word	0x7fefffff
 800ee14:	08013e70 	.word	0x08013e70
 800ee18:	08013e74 	.word	0x08013e74
 800ee1c:	08013e7c 	.word	0x08013e7c
 800ee20:	08013e78 	.word	0x08013e78
 800ee24:	08014271 	.word	0x08014271
 800ee28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ee2a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ee2c:	429a      	cmp	r2, r3
 800ee2e:	bfa8      	it	ge
 800ee30:	461a      	movge	r2, r3
 800ee32:	2a00      	cmp	r2, #0
 800ee34:	4691      	mov	r9, r2
 800ee36:	dc37      	bgt.n	800eea8 <_printf_float+0x374>
 800ee38:	f04f 0b00 	mov.w	fp, #0
 800ee3c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ee40:	f104 021a 	add.w	r2, r4, #26
 800ee44:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ee46:	9305      	str	r3, [sp, #20]
 800ee48:	eba3 0309 	sub.w	r3, r3, r9
 800ee4c:	455b      	cmp	r3, fp
 800ee4e:	dc33      	bgt.n	800eeb8 <_printf_float+0x384>
 800ee50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee54:	429a      	cmp	r2, r3
 800ee56:	db3b      	blt.n	800eed0 <_printf_float+0x39c>
 800ee58:	6823      	ldr	r3, [r4, #0]
 800ee5a:	07da      	lsls	r2, r3, #31
 800ee5c:	d438      	bmi.n	800eed0 <_printf_float+0x39c>
 800ee5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee60:	9a05      	ldr	r2, [sp, #20]
 800ee62:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee64:	1a9a      	subs	r2, r3, r2
 800ee66:	eba3 0901 	sub.w	r9, r3, r1
 800ee6a:	4591      	cmp	r9, r2
 800ee6c:	bfa8      	it	ge
 800ee6e:	4691      	movge	r9, r2
 800ee70:	f1b9 0f00 	cmp.w	r9, #0
 800ee74:	dc35      	bgt.n	800eee2 <_printf_float+0x3ae>
 800ee76:	f04f 0800 	mov.w	r8, #0
 800ee7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ee7e:	f104 0a1a 	add.w	sl, r4, #26
 800ee82:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee86:	1a9b      	subs	r3, r3, r2
 800ee88:	eba3 0309 	sub.w	r3, r3, r9
 800ee8c:	4543      	cmp	r3, r8
 800ee8e:	f77f af79 	ble.w	800ed84 <_printf_float+0x250>
 800ee92:	2301      	movs	r3, #1
 800ee94:	4652      	mov	r2, sl
 800ee96:	4631      	mov	r1, r6
 800ee98:	4628      	mov	r0, r5
 800ee9a:	47b8      	blx	r7
 800ee9c:	3001      	adds	r0, #1
 800ee9e:	f43f aeaa 	beq.w	800ebf6 <_printf_float+0xc2>
 800eea2:	f108 0801 	add.w	r8, r8, #1
 800eea6:	e7ec      	b.n	800ee82 <_printf_float+0x34e>
 800eea8:	4613      	mov	r3, r2
 800eeaa:	4631      	mov	r1, r6
 800eeac:	4642      	mov	r2, r8
 800eeae:	4628      	mov	r0, r5
 800eeb0:	47b8      	blx	r7
 800eeb2:	3001      	adds	r0, #1
 800eeb4:	d1c0      	bne.n	800ee38 <_printf_float+0x304>
 800eeb6:	e69e      	b.n	800ebf6 <_printf_float+0xc2>
 800eeb8:	2301      	movs	r3, #1
 800eeba:	4631      	mov	r1, r6
 800eebc:	4628      	mov	r0, r5
 800eebe:	9205      	str	r2, [sp, #20]
 800eec0:	47b8      	blx	r7
 800eec2:	3001      	adds	r0, #1
 800eec4:	f43f ae97 	beq.w	800ebf6 <_printf_float+0xc2>
 800eec8:	9a05      	ldr	r2, [sp, #20]
 800eeca:	f10b 0b01 	add.w	fp, fp, #1
 800eece:	e7b9      	b.n	800ee44 <_printf_float+0x310>
 800eed0:	ee18 3a10 	vmov	r3, s16
 800eed4:	4652      	mov	r2, sl
 800eed6:	4631      	mov	r1, r6
 800eed8:	4628      	mov	r0, r5
 800eeda:	47b8      	blx	r7
 800eedc:	3001      	adds	r0, #1
 800eede:	d1be      	bne.n	800ee5e <_printf_float+0x32a>
 800eee0:	e689      	b.n	800ebf6 <_printf_float+0xc2>
 800eee2:	9a05      	ldr	r2, [sp, #20]
 800eee4:	464b      	mov	r3, r9
 800eee6:	4442      	add	r2, r8
 800eee8:	4631      	mov	r1, r6
 800eeea:	4628      	mov	r0, r5
 800eeec:	47b8      	blx	r7
 800eeee:	3001      	adds	r0, #1
 800eef0:	d1c1      	bne.n	800ee76 <_printf_float+0x342>
 800eef2:	e680      	b.n	800ebf6 <_printf_float+0xc2>
 800eef4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eef6:	2a01      	cmp	r2, #1
 800eef8:	dc01      	bgt.n	800eefe <_printf_float+0x3ca>
 800eefa:	07db      	lsls	r3, r3, #31
 800eefc:	d538      	bpl.n	800ef70 <_printf_float+0x43c>
 800eefe:	2301      	movs	r3, #1
 800ef00:	4642      	mov	r2, r8
 800ef02:	4631      	mov	r1, r6
 800ef04:	4628      	mov	r0, r5
 800ef06:	47b8      	blx	r7
 800ef08:	3001      	adds	r0, #1
 800ef0a:	f43f ae74 	beq.w	800ebf6 <_printf_float+0xc2>
 800ef0e:	ee18 3a10 	vmov	r3, s16
 800ef12:	4652      	mov	r2, sl
 800ef14:	4631      	mov	r1, r6
 800ef16:	4628      	mov	r0, r5
 800ef18:	47b8      	blx	r7
 800ef1a:	3001      	adds	r0, #1
 800ef1c:	f43f ae6b 	beq.w	800ebf6 <_printf_float+0xc2>
 800ef20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ef24:	2200      	movs	r2, #0
 800ef26:	2300      	movs	r3, #0
 800ef28:	f7f1 fdee 	bl	8000b08 <__aeabi_dcmpeq>
 800ef2c:	b9d8      	cbnz	r0, 800ef66 <_printf_float+0x432>
 800ef2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef30:	f108 0201 	add.w	r2, r8, #1
 800ef34:	3b01      	subs	r3, #1
 800ef36:	4631      	mov	r1, r6
 800ef38:	4628      	mov	r0, r5
 800ef3a:	47b8      	blx	r7
 800ef3c:	3001      	adds	r0, #1
 800ef3e:	d10e      	bne.n	800ef5e <_printf_float+0x42a>
 800ef40:	e659      	b.n	800ebf6 <_printf_float+0xc2>
 800ef42:	2301      	movs	r3, #1
 800ef44:	4652      	mov	r2, sl
 800ef46:	4631      	mov	r1, r6
 800ef48:	4628      	mov	r0, r5
 800ef4a:	47b8      	blx	r7
 800ef4c:	3001      	adds	r0, #1
 800ef4e:	f43f ae52 	beq.w	800ebf6 <_printf_float+0xc2>
 800ef52:	f108 0801 	add.w	r8, r8, #1
 800ef56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef58:	3b01      	subs	r3, #1
 800ef5a:	4543      	cmp	r3, r8
 800ef5c:	dcf1      	bgt.n	800ef42 <_printf_float+0x40e>
 800ef5e:	464b      	mov	r3, r9
 800ef60:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ef64:	e6dc      	b.n	800ed20 <_printf_float+0x1ec>
 800ef66:	f04f 0800 	mov.w	r8, #0
 800ef6a:	f104 0a1a 	add.w	sl, r4, #26
 800ef6e:	e7f2      	b.n	800ef56 <_printf_float+0x422>
 800ef70:	2301      	movs	r3, #1
 800ef72:	4642      	mov	r2, r8
 800ef74:	e7df      	b.n	800ef36 <_printf_float+0x402>
 800ef76:	2301      	movs	r3, #1
 800ef78:	464a      	mov	r2, r9
 800ef7a:	4631      	mov	r1, r6
 800ef7c:	4628      	mov	r0, r5
 800ef7e:	47b8      	blx	r7
 800ef80:	3001      	adds	r0, #1
 800ef82:	f43f ae38 	beq.w	800ebf6 <_printf_float+0xc2>
 800ef86:	f108 0801 	add.w	r8, r8, #1
 800ef8a:	68e3      	ldr	r3, [r4, #12]
 800ef8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ef8e:	1a5b      	subs	r3, r3, r1
 800ef90:	4543      	cmp	r3, r8
 800ef92:	dcf0      	bgt.n	800ef76 <_printf_float+0x442>
 800ef94:	e6fa      	b.n	800ed8c <_printf_float+0x258>
 800ef96:	f04f 0800 	mov.w	r8, #0
 800ef9a:	f104 0919 	add.w	r9, r4, #25
 800ef9e:	e7f4      	b.n	800ef8a <_printf_float+0x456>

0800efa0 <_printf_common>:
 800efa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efa4:	4616      	mov	r6, r2
 800efa6:	4699      	mov	r9, r3
 800efa8:	688a      	ldr	r2, [r1, #8]
 800efaa:	690b      	ldr	r3, [r1, #16]
 800efac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800efb0:	4293      	cmp	r3, r2
 800efb2:	bfb8      	it	lt
 800efb4:	4613      	movlt	r3, r2
 800efb6:	6033      	str	r3, [r6, #0]
 800efb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800efbc:	4607      	mov	r7, r0
 800efbe:	460c      	mov	r4, r1
 800efc0:	b10a      	cbz	r2, 800efc6 <_printf_common+0x26>
 800efc2:	3301      	adds	r3, #1
 800efc4:	6033      	str	r3, [r6, #0]
 800efc6:	6823      	ldr	r3, [r4, #0]
 800efc8:	0699      	lsls	r1, r3, #26
 800efca:	bf42      	ittt	mi
 800efcc:	6833      	ldrmi	r3, [r6, #0]
 800efce:	3302      	addmi	r3, #2
 800efd0:	6033      	strmi	r3, [r6, #0]
 800efd2:	6825      	ldr	r5, [r4, #0]
 800efd4:	f015 0506 	ands.w	r5, r5, #6
 800efd8:	d106      	bne.n	800efe8 <_printf_common+0x48>
 800efda:	f104 0a19 	add.w	sl, r4, #25
 800efde:	68e3      	ldr	r3, [r4, #12]
 800efe0:	6832      	ldr	r2, [r6, #0]
 800efe2:	1a9b      	subs	r3, r3, r2
 800efe4:	42ab      	cmp	r3, r5
 800efe6:	dc26      	bgt.n	800f036 <_printf_common+0x96>
 800efe8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800efec:	1e13      	subs	r3, r2, #0
 800efee:	6822      	ldr	r2, [r4, #0]
 800eff0:	bf18      	it	ne
 800eff2:	2301      	movne	r3, #1
 800eff4:	0692      	lsls	r2, r2, #26
 800eff6:	d42b      	bmi.n	800f050 <_printf_common+0xb0>
 800eff8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800effc:	4649      	mov	r1, r9
 800effe:	4638      	mov	r0, r7
 800f000:	47c0      	blx	r8
 800f002:	3001      	adds	r0, #1
 800f004:	d01e      	beq.n	800f044 <_printf_common+0xa4>
 800f006:	6823      	ldr	r3, [r4, #0]
 800f008:	68e5      	ldr	r5, [r4, #12]
 800f00a:	6832      	ldr	r2, [r6, #0]
 800f00c:	f003 0306 	and.w	r3, r3, #6
 800f010:	2b04      	cmp	r3, #4
 800f012:	bf08      	it	eq
 800f014:	1aad      	subeq	r5, r5, r2
 800f016:	68a3      	ldr	r3, [r4, #8]
 800f018:	6922      	ldr	r2, [r4, #16]
 800f01a:	bf0c      	ite	eq
 800f01c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f020:	2500      	movne	r5, #0
 800f022:	4293      	cmp	r3, r2
 800f024:	bfc4      	itt	gt
 800f026:	1a9b      	subgt	r3, r3, r2
 800f028:	18ed      	addgt	r5, r5, r3
 800f02a:	2600      	movs	r6, #0
 800f02c:	341a      	adds	r4, #26
 800f02e:	42b5      	cmp	r5, r6
 800f030:	d11a      	bne.n	800f068 <_printf_common+0xc8>
 800f032:	2000      	movs	r0, #0
 800f034:	e008      	b.n	800f048 <_printf_common+0xa8>
 800f036:	2301      	movs	r3, #1
 800f038:	4652      	mov	r2, sl
 800f03a:	4649      	mov	r1, r9
 800f03c:	4638      	mov	r0, r7
 800f03e:	47c0      	blx	r8
 800f040:	3001      	adds	r0, #1
 800f042:	d103      	bne.n	800f04c <_printf_common+0xac>
 800f044:	f04f 30ff 	mov.w	r0, #4294967295
 800f048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f04c:	3501      	adds	r5, #1
 800f04e:	e7c6      	b.n	800efde <_printf_common+0x3e>
 800f050:	18e1      	adds	r1, r4, r3
 800f052:	1c5a      	adds	r2, r3, #1
 800f054:	2030      	movs	r0, #48	; 0x30
 800f056:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f05a:	4422      	add	r2, r4
 800f05c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f060:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f064:	3302      	adds	r3, #2
 800f066:	e7c7      	b.n	800eff8 <_printf_common+0x58>
 800f068:	2301      	movs	r3, #1
 800f06a:	4622      	mov	r2, r4
 800f06c:	4649      	mov	r1, r9
 800f06e:	4638      	mov	r0, r7
 800f070:	47c0      	blx	r8
 800f072:	3001      	adds	r0, #1
 800f074:	d0e6      	beq.n	800f044 <_printf_common+0xa4>
 800f076:	3601      	adds	r6, #1
 800f078:	e7d9      	b.n	800f02e <_printf_common+0x8e>
	...

0800f07c <_printf_i>:
 800f07c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f080:	7e0f      	ldrb	r7, [r1, #24]
 800f082:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f084:	2f78      	cmp	r7, #120	; 0x78
 800f086:	4691      	mov	r9, r2
 800f088:	4680      	mov	r8, r0
 800f08a:	460c      	mov	r4, r1
 800f08c:	469a      	mov	sl, r3
 800f08e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f092:	d807      	bhi.n	800f0a4 <_printf_i+0x28>
 800f094:	2f62      	cmp	r7, #98	; 0x62
 800f096:	d80a      	bhi.n	800f0ae <_printf_i+0x32>
 800f098:	2f00      	cmp	r7, #0
 800f09a:	f000 80d8 	beq.w	800f24e <_printf_i+0x1d2>
 800f09e:	2f58      	cmp	r7, #88	; 0x58
 800f0a0:	f000 80a3 	beq.w	800f1ea <_printf_i+0x16e>
 800f0a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f0a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f0ac:	e03a      	b.n	800f124 <_printf_i+0xa8>
 800f0ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f0b2:	2b15      	cmp	r3, #21
 800f0b4:	d8f6      	bhi.n	800f0a4 <_printf_i+0x28>
 800f0b6:	a101      	add	r1, pc, #4	; (adr r1, 800f0bc <_printf_i+0x40>)
 800f0b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f0bc:	0800f115 	.word	0x0800f115
 800f0c0:	0800f129 	.word	0x0800f129
 800f0c4:	0800f0a5 	.word	0x0800f0a5
 800f0c8:	0800f0a5 	.word	0x0800f0a5
 800f0cc:	0800f0a5 	.word	0x0800f0a5
 800f0d0:	0800f0a5 	.word	0x0800f0a5
 800f0d4:	0800f129 	.word	0x0800f129
 800f0d8:	0800f0a5 	.word	0x0800f0a5
 800f0dc:	0800f0a5 	.word	0x0800f0a5
 800f0e0:	0800f0a5 	.word	0x0800f0a5
 800f0e4:	0800f0a5 	.word	0x0800f0a5
 800f0e8:	0800f235 	.word	0x0800f235
 800f0ec:	0800f159 	.word	0x0800f159
 800f0f0:	0800f217 	.word	0x0800f217
 800f0f4:	0800f0a5 	.word	0x0800f0a5
 800f0f8:	0800f0a5 	.word	0x0800f0a5
 800f0fc:	0800f257 	.word	0x0800f257
 800f100:	0800f0a5 	.word	0x0800f0a5
 800f104:	0800f159 	.word	0x0800f159
 800f108:	0800f0a5 	.word	0x0800f0a5
 800f10c:	0800f0a5 	.word	0x0800f0a5
 800f110:	0800f21f 	.word	0x0800f21f
 800f114:	682b      	ldr	r3, [r5, #0]
 800f116:	1d1a      	adds	r2, r3, #4
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	602a      	str	r2, [r5, #0]
 800f11c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f120:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f124:	2301      	movs	r3, #1
 800f126:	e0a3      	b.n	800f270 <_printf_i+0x1f4>
 800f128:	6820      	ldr	r0, [r4, #0]
 800f12a:	6829      	ldr	r1, [r5, #0]
 800f12c:	0606      	lsls	r6, r0, #24
 800f12e:	f101 0304 	add.w	r3, r1, #4
 800f132:	d50a      	bpl.n	800f14a <_printf_i+0xce>
 800f134:	680e      	ldr	r6, [r1, #0]
 800f136:	602b      	str	r3, [r5, #0]
 800f138:	2e00      	cmp	r6, #0
 800f13a:	da03      	bge.n	800f144 <_printf_i+0xc8>
 800f13c:	232d      	movs	r3, #45	; 0x2d
 800f13e:	4276      	negs	r6, r6
 800f140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f144:	485e      	ldr	r0, [pc, #376]	; (800f2c0 <_printf_i+0x244>)
 800f146:	230a      	movs	r3, #10
 800f148:	e019      	b.n	800f17e <_printf_i+0x102>
 800f14a:	680e      	ldr	r6, [r1, #0]
 800f14c:	602b      	str	r3, [r5, #0]
 800f14e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f152:	bf18      	it	ne
 800f154:	b236      	sxthne	r6, r6
 800f156:	e7ef      	b.n	800f138 <_printf_i+0xbc>
 800f158:	682b      	ldr	r3, [r5, #0]
 800f15a:	6820      	ldr	r0, [r4, #0]
 800f15c:	1d19      	adds	r1, r3, #4
 800f15e:	6029      	str	r1, [r5, #0]
 800f160:	0601      	lsls	r1, r0, #24
 800f162:	d501      	bpl.n	800f168 <_printf_i+0xec>
 800f164:	681e      	ldr	r6, [r3, #0]
 800f166:	e002      	b.n	800f16e <_printf_i+0xf2>
 800f168:	0646      	lsls	r6, r0, #25
 800f16a:	d5fb      	bpl.n	800f164 <_printf_i+0xe8>
 800f16c:	881e      	ldrh	r6, [r3, #0]
 800f16e:	4854      	ldr	r0, [pc, #336]	; (800f2c0 <_printf_i+0x244>)
 800f170:	2f6f      	cmp	r7, #111	; 0x6f
 800f172:	bf0c      	ite	eq
 800f174:	2308      	moveq	r3, #8
 800f176:	230a      	movne	r3, #10
 800f178:	2100      	movs	r1, #0
 800f17a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f17e:	6865      	ldr	r5, [r4, #4]
 800f180:	60a5      	str	r5, [r4, #8]
 800f182:	2d00      	cmp	r5, #0
 800f184:	bfa2      	ittt	ge
 800f186:	6821      	ldrge	r1, [r4, #0]
 800f188:	f021 0104 	bicge.w	r1, r1, #4
 800f18c:	6021      	strge	r1, [r4, #0]
 800f18e:	b90e      	cbnz	r6, 800f194 <_printf_i+0x118>
 800f190:	2d00      	cmp	r5, #0
 800f192:	d04d      	beq.n	800f230 <_printf_i+0x1b4>
 800f194:	4615      	mov	r5, r2
 800f196:	fbb6 f1f3 	udiv	r1, r6, r3
 800f19a:	fb03 6711 	mls	r7, r3, r1, r6
 800f19e:	5dc7      	ldrb	r7, [r0, r7]
 800f1a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f1a4:	4637      	mov	r7, r6
 800f1a6:	42bb      	cmp	r3, r7
 800f1a8:	460e      	mov	r6, r1
 800f1aa:	d9f4      	bls.n	800f196 <_printf_i+0x11a>
 800f1ac:	2b08      	cmp	r3, #8
 800f1ae:	d10b      	bne.n	800f1c8 <_printf_i+0x14c>
 800f1b0:	6823      	ldr	r3, [r4, #0]
 800f1b2:	07de      	lsls	r6, r3, #31
 800f1b4:	d508      	bpl.n	800f1c8 <_printf_i+0x14c>
 800f1b6:	6923      	ldr	r3, [r4, #16]
 800f1b8:	6861      	ldr	r1, [r4, #4]
 800f1ba:	4299      	cmp	r1, r3
 800f1bc:	bfde      	ittt	le
 800f1be:	2330      	movle	r3, #48	; 0x30
 800f1c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f1c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f1c8:	1b52      	subs	r2, r2, r5
 800f1ca:	6122      	str	r2, [r4, #16]
 800f1cc:	f8cd a000 	str.w	sl, [sp]
 800f1d0:	464b      	mov	r3, r9
 800f1d2:	aa03      	add	r2, sp, #12
 800f1d4:	4621      	mov	r1, r4
 800f1d6:	4640      	mov	r0, r8
 800f1d8:	f7ff fee2 	bl	800efa0 <_printf_common>
 800f1dc:	3001      	adds	r0, #1
 800f1de:	d14c      	bne.n	800f27a <_printf_i+0x1fe>
 800f1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800f1e4:	b004      	add	sp, #16
 800f1e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1ea:	4835      	ldr	r0, [pc, #212]	; (800f2c0 <_printf_i+0x244>)
 800f1ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f1f0:	6829      	ldr	r1, [r5, #0]
 800f1f2:	6823      	ldr	r3, [r4, #0]
 800f1f4:	f851 6b04 	ldr.w	r6, [r1], #4
 800f1f8:	6029      	str	r1, [r5, #0]
 800f1fa:	061d      	lsls	r5, r3, #24
 800f1fc:	d514      	bpl.n	800f228 <_printf_i+0x1ac>
 800f1fe:	07df      	lsls	r7, r3, #31
 800f200:	bf44      	itt	mi
 800f202:	f043 0320 	orrmi.w	r3, r3, #32
 800f206:	6023      	strmi	r3, [r4, #0]
 800f208:	b91e      	cbnz	r6, 800f212 <_printf_i+0x196>
 800f20a:	6823      	ldr	r3, [r4, #0]
 800f20c:	f023 0320 	bic.w	r3, r3, #32
 800f210:	6023      	str	r3, [r4, #0]
 800f212:	2310      	movs	r3, #16
 800f214:	e7b0      	b.n	800f178 <_printf_i+0xfc>
 800f216:	6823      	ldr	r3, [r4, #0]
 800f218:	f043 0320 	orr.w	r3, r3, #32
 800f21c:	6023      	str	r3, [r4, #0]
 800f21e:	2378      	movs	r3, #120	; 0x78
 800f220:	4828      	ldr	r0, [pc, #160]	; (800f2c4 <_printf_i+0x248>)
 800f222:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f226:	e7e3      	b.n	800f1f0 <_printf_i+0x174>
 800f228:	0659      	lsls	r1, r3, #25
 800f22a:	bf48      	it	mi
 800f22c:	b2b6      	uxthmi	r6, r6
 800f22e:	e7e6      	b.n	800f1fe <_printf_i+0x182>
 800f230:	4615      	mov	r5, r2
 800f232:	e7bb      	b.n	800f1ac <_printf_i+0x130>
 800f234:	682b      	ldr	r3, [r5, #0]
 800f236:	6826      	ldr	r6, [r4, #0]
 800f238:	6961      	ldr	r1, [r4, #20]
 800f23a:	1d18      	adds	r0, r3, #4
 800f23c:	6028      	str	r0, [r5, #0]
 800f23e:	0635      	lsls	r5, r6, #24
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	d501      	bpl.n	800f248 <_printf_i+0x1cc>
 800f244:	6019      	str	r1, [r3, #0]
 800f246:	e002      	b.n	800f24e <_printf_i+0x1d2>
 800f248:	0670      	lsls	r0, r6, #25
 800f24a:	d5fb      	bpl.n	800f244 <_printf_i+0x1c8>
 800f24c:	8019      	strh	r1, [r3, #0]
 800f24e:	2300      	movs	r3, #0
 800f250:	6123      	str	r3, [r4, #16]
 800f252:	4615      	mov	r5, r2
 800f254:	e7ba      	b.n	800f1cc <_printf_i+0x150>
 800f256:	682b      	ldr	r3, [r5, #0]
 800f258:	1d1a      	adds	r2, r3, #4
 800f25a:	602a      	str	r2, [r5, #0]
 800f25c:	681d      	ldr	r5, [r3, #0]
 800f25e:	6862      	ldr	r2, [r4, #4]
 800f260:	2100      	movs	r1, #0
 800f262:	4628      	mov	r0, r5
 800f264:	f7f0 ffdc 	bl	8000220 <memchr>
 800f268:	b108      	cbz	r0, 800f26e <_printf_i+0x1f2>
 800f26a:	1b40      	subs	r0, r0, r5
 800f26c:	6060      	str	r0, [r4, #4]
 800f26e:	6863      	ldr	r3, [r4, #4]
 800f270:	6123      	str	r3, [r4, #16]
 800f272:	2300      	movs	r3, #0
 800f274:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f278:	e7a8      	b.n	800f1cc <_printf_i+0x150>
 800f27a:	6923      	ldr	r3, [r4, #16]
 800f27c:	462a      	mov	r2, r5
 800f27e:	4649      	mov	r1, r9
 800f280:	4640      	mov	r0, r8
 800f282:	47d0      	blx	sl
 800f284:	3001      	adds	r0, #1
 800f286:	d0ab      	beq.n	800f1e0 <_printf_i+0x164>
 800f288:	6823      	ldr	r3, [r4, #0]
 800f28a:	079b      	lsls	r3, r3, #30
 800f28c:	d413      	bmi.n	800f2b6 <_printf_i+0x23a>
 800f28e:	68e0      	ldr	r0, [r4, #12]
 800f290:	9b03      	ldr	r3, [sp, #12]
 800f292:	4298      	cmp	r0, r3
 800f294:	bfb8      	it	lt
 800f296:	4618      	movlt	r0, r3
 800f298:	e7a4      	b.n	800f1e4 <_printf_i+0x168>
 800f29a:	2301      	movs	r3, #1
 800f29c:	4632      	mov	r2, r6
 800f29e:	4649      	mov	r1, r9
 800f2a0:	4640      	mov	r0, r8
 800f2a2:	47d0      	blx	sl
 800f2a4:	3001      	adds	r0, #1
 800f2a6:	d09b      	beq.n	800f1e0 <_printf_i+0x164>
 800f2a8:	3501      	adds	r5, #1
 800f2aa:	68e3      	ldr	r3, [r4, #12]
 800f2ac:	9903      	ldr	r1, [sp, #12]
 800f2ae:	1a5b      	subs	r3, r3, r1
 800f2b0:	42ab      	cmp	r3, r5
 800f2b2:	dcf2      	bgt.n	800f29a <_printf_i+0x21e>
 800f2b4:	e7eb      	b.n	800f28e <_printf_i+0x212>
 800f2b6:	2500      	movs	r5, #0
 800f2b8:	f104 0619 	add.w	r6, r4, #25
 800f2bc:	e7f5      	b.n	800f2aa <_printf_i+0x22e>
 800f2be:	bf00      	nop
 800f2c0:	08013e80 	.word	0x08013e80
 800f2c4:	08013e91 	.word	0x08013e91

0800f2c8 <_scanf_float>:
 800f2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2cc:	b087      	sub	sp, #28
 800f2ce:	4617      	mov	r7, r2
 800f2d0:	9303      	str	r3, [sp, #12]
 800f2d2:	688b      	ldr	r3, [r1, #8]
 800f2d4:	1e5a      	subs	r2, r3, #1
 800f2d6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800f2da:	bf83      	ittte	hi
 800f2dc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800f2e0:	195b      	addhi	r3, r3, r5
 800f2e2:	9302      	strhi	r3, [sp, #8]
 800f2e4:	2300      	movls	r3, #0
 800f2e6:	bf86      	itte	hi
 800f2e8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800f2ec:	608b      	strhi	r3, [r1, #8]
 800f2ee:	9302      	strls	r3, [sp, #8]
 800f2f0:	680b      	ldr	r3, [r1, #0]
 800f2f2:	468b      	mov	fp, r1
 800f2f4:	2500      	movs	r5, #0
 800f2f6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800f2fa:	f84b 3b1c 	str.w	r3, [fp], #28
 800f2fe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f302:	4680      	mov	r8, r0
 800f304:	460c      	mov	r4, r1
 800f306:	465e      	mov	r6, fp
 800f308:	46aa      	mov	sl, r5
 800f30a:	46a9      	mov	r9, r5
 800f30c:	9501      	str	r5, [sp, #4]
 800f30e:	68a2      	ldr	r2, [r4, #8]
 800f310:	b152      	cbz	r2, 800f328 <_scanf_float+0x60>
 800f312:	683b      	ldr	r3, [r7, #0]
 800f314:	781b      	ldrb	r3, [r3, #0]
 800f316:	2b4e      	cmp	r3, #78	; 0x4e
 800f318:	d864      	bhi.n	800f3e4 <_scanf_float+0x11c>
 800f31a:	2b40      	cmp	r3, #64	; 0x40
 800f31c:	d83c      	bhi.n	800f398 <_scanf_float+0xd0>
 800f31e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800f322:	b2c8      	uxtb	r0, r1
 800f324:	280e      	cmp	r0, #14
 800f326:	d93a      	bls.n	800f39e <_scanf_float+0xd6>
 800f328:	f1b9 0f00 	cmp.w	r9, #0
 800f32c:	d003      	beq.n	800f336 <_scanf_float+0x6e>
 800f32e:	6823      	ldr	r3, [r4, #0]
 800f330:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f334:	6023      	str	r3, [r4, #0]
 800f336:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f33a:	f1ba 0f01 	cmp.w	sl, #1
 800f33e:	f200 8113 	bhi.w	800f568 <_scanf_float+0x2a0>
 800f342:	455e      	cmp	r6, fp
 800f344:	f200 8105 	bhi.w	800f552 <_scanf_float+0x28a>
 800f348:	2501      	movs	r5, #1
 800f34a:	4628      	mov	r0, r5
 800f34c:	b007      	add	sp, #28
 800f34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f352:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800f356:	2a0d      	cmp	r2, #13
 800f358:	d8e6      	bhi.n	800f328 <_scanf_float+0x60>
 800f35a:	a101      	add	r1, pc, #4	; (adr r1, 800f360 <_scanf_float+0x98>)
 800f35c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f360:	0800f49f 	.word	0x0800f49f
 800f364:	0800f329 	.word	0x0800f329
 800f368:	0800f329 	.word	0x0800f329
 800f36c:	0800f329 	.word	0x0800f329
 800f370:	0800f4ff 	.word	0x0800f4ff
 800f374:	0800f4d7 	.word	0x0800f4d7
 800f378:	0800f329 	.word	0x0800f329
 800f37c:	0800f329 	.word	0x0800f329
 800f380:	0800f4ad 	.word	0x0800f4ad
 800f384:	0800f329 	.word	0x0800f329
 800f388:	0800f329 	.word	0x0800f329
 800f38c:	0800f329 	.word	0x0800f329
 800f390:	0800f329 	.word	0x0800f329
 800f394:	0800f465 	.word	0x0800f465
 800f398:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800f39c:	e7db      	b.n	800f356 <_scanf_float+0x8e>
 800f39e:	290e      	cmp	r1, #14
 800f3a0:	d8c2      	bhi.n	800f328 <_scanf_float+0x60>
 800f3a2:	a001      	add	r0, pc, #4	; (adr r0, 800f3a8 <_scanf_float+0xe0>)
 800f3a4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f3a8:	0800f457 	.word	0x0800f457
 800f3ac:	0800f329 	.word	0x0800f329
 800f3b0:	0800f457 	.word	0x0800f457
 800f3b4:	0800f4eb 	.word	0x0800f4eb
 800f3b8:	0800f329 	.word	0x0800f329
 800f3bc:	0800f405 	.word	0x0800f405
 800f3c0:	0800f441 	.word	0x0800f441
 800f3c4:	0800f441 	.word	0x0800f441
 800f3c8:	0800f441 	.word	0x0800f441
 800f3cc:	0800f441 	.word	0x0800f441
 800f3d0:	0800f441 	.word	0x0800f441
 800f3d4:	0800f441 	.word	0x0800f441
 800f3d8:	0800f441 	.word	0x0800f441
 800f3dc:	0800f441 	.word	0x0800f441
 800f3e0:	0800f441 	.word	0x0800f441
 800f3e4:	2b6e      	cmp	r3, #110	; 0x6e
 800f3e6:	d809      	bhi.n	800f3fc <_scanf_float+0x134>
 800f3e8:	2b60      	cmp	r3, #96	; 0x60
 800f3ea:	d8b2      	bhi.n	800f352 <_scanf_float+0x8a>
 800f3ec:	2b54      	cmp	r3, #84	; 0x54
 800f3ee:	d077      	beq.n	800f4e0 <_scanf_float+0x218>
 800f3f0:	2b59      	cmp	r3, #89	; 0x59
 800f3f2:	d199      	bne.n	800f328 <_scanf_float+0x60>
 800f3f4:	2d07      	cmp	r5, #7
 800f3f6:	d197      	bne.n	800f328 <_scanf_float+0x60>
 800f3f8:	2508      	movs	r5, #8
 800f3fa:	e029      	b.n	800f450 <_scanf_float+0x188>
 800f3fc:	2b74      	cmp	r3, #116	; 0x74
 800f3fe:	d06f      	beq.n	800f4e0 <_scanf_float+0x218>
 800f400:	2b79      	cmp	r3, #121	; 0x79
 800f402:	e7f6      	b.n	800f3f2 <_scanf_float+0x12a>
 800f404:	6821      	ldr	r1, [r4, #0]
 800f406:	05c8      	lsls	r0, r1, #23
 800f408:	d51a      	bpl.n	800f440 <_scanf_float+0x178>
 800f40a:	9b02      	ldr	r3, [sp, #8]
 800f40c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800f410:	6021      	str	r1, [r4, #0]
 800f412:	f109 0901 	add.w	r9, r9, #1
 800f416:	b11b      	cbz	r3, 800f420 <_scanf_float+0x158>
 800f418:	3b01      	subs	r3, #1
 800f41a:	3201      	adds	r2, #1
 800f41c:	9302      	str	r3, [sp, #8]
 800f41e:	60a2      	str	r2, [r4, #8]
 800f420:	68a3      	ldr	r3, [r4, #8]
 800f422:	3b01      	subs	r3, #1
 800f424:	60a3      	str	r3, [r4, #8]
 800f426:	6923      	ldr	r3, [r4, #16]
 800f428:	3301      	adds	r3, #1
 800f42a:	6123      	str	r3, [r4, #16]
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	3b01      	subs	r3, #1
 800f430:	2b00      	cmp	r3, #0
 800f432:	607b      	str	r3, [r7, #4]
 800f434:	f340 8084 	ble.w	800f540 <_scanf_float+0x278>
 800f438:	683b      	ldr	r3, [r7, #0]
 800f43a:	3301      	adds	r3, #1
 800f43c:	603b      	str	r3, [r7, #0]
 800f43e:	e766      	b.n	800f30e <_scanf_float+0x46>
 800f440:	eb1a 0f05 	cmn.w	sl, r5
 800f444:	f47f af70 	bne.w	800f328 <_scanf_float+0x60>
 800f448:	6822      	ldr	r2, [r4, #0]
 800f44a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800f44e:	6022      	str	r2, [r4, #0]
 800f450:	f806 3b01 	strb.w	r3, [r6], #1
 800f454:	e7e4      	b.n	800f420 <_scanf_float+0x158>
 800f456:	6822      	ldr	r2, [r4, #0]
 800f458:	0610      	lsls	r0, r2, #24
 800f45a:	f57f af65 	bpl.w	800f328 <_scanf_float+0x60>
 800f45e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800f462:	e7f4      	b.n	800f44e <_scanf_float+0x186>
 800f464:	f1ba 0f00 	cmp.w	sl, #0
 800f468:	d10e      	bne.n	800f488 <_scanf_float+0x1c0>
 800f46a:	f1b9 0f00 	cmp.w	r9, #0
 800f46e:	d10e      	bne.n	800f48e <_scanf_float+0x1c6>
 800f470:	6822      	ldr	r2, [r4, #0]
 800f472:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f476:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f47a:	d108      	bne.n	800f48e <_scanf_float+0x1c6>
 800f47c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f480:	6022      	str	r2, [r4, #0]
 800f482:	f04f 0a01 	mov.w	sl, #1
 800f486:	e7e3      	b.n	800f450 <_scanf_float+0x188>
 800f488:	f1ba 0f02 	cmp.w	sl, #2
 800f48c:	d055      	beq.n	800f53a <_scanf_float+0x272>
 800f48e:	2d01      	cmp	r5, #1
 800f490:	d002      	beq.n	800f498 <_scanf_float+0x1d0>
 800f492:	2d04      	cmp	r5, #4
 800f494:	f47f af48 	bne.w	800f328 <_scanf_float+0x60>
 800f498:	3501      	adds	r5, #1
 800f49a:	b2ed      	uxtb	r5, r5
 800f49c:	e7d8      	b.n	800f450 <_scanf_float+0x188>
 800f49e:	f1ba 0f01 	cmp.w	sl, #1
 800f4a2:	f47f af41 	bne.w	800f328 <_scanf_float+0x60>
 800f4a6:	f04f 0a02 	mov.w	sl, #2
 800f4aa:	e7d1      	b.n	800f450 <_scanf_float+0x188>
 800f4ac:	b97d      	cbnz	r5, 800f4ce <_scanf_float+0x206>
 800f4ae:	f1b9 0f00 	cmp.w	r9, #0
 800f4b2:	f47f af3c 	bne.w	800f32e <_scanf_float+0x66>
 800f4b6:	6822      	ldr	r2, [r4, #0]
 800f4b8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800f4bc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800f4c0:	f47f af39 	bne.w	800f336 <_scanf_float+0x6e>
 800f4c4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f4c8:	6022      	str	r2, [r4, #0]
 800f4ca:	2501      	movs	r5, #1
 800f4cc:	e7c0      	b.n	800f450 <_scanf_float+0x188>
 800f4ce:	2d03      	cmp	r5, #3
 800f4d0:	d0e2      	beq.n	800f498 <_scanf_float+0x1d0>
 800f4d2:	2d05      	cmp	r5, #5
 800f4d4:	e7de      	b.n	800f494 <_scanf_float+0x1cc>
 800f4d6:	2d02      	cmp	r5, #2
 800f4d8:	f47f af26 	bne.w	800f328 <_scanf_float+0x60>
 800f4dc:	2503      	movs	r5, #3
 800f4de:	e7b7      	b.n	800f450 <_scanf_float+0x188>
 800f4e0:	2d06      	cmp	r5, #6
 800f4e2:	f47f af21 	bne.w	800f328 <_scanf_float+0x60>
 800f4e6:	2507      	movs	r5, #7
 800f4e8:	e7b2      	b.n	800f450 <_scanf_float+0x188>
 800f4ea:	6822      	ldr	r2, [r4, #0]
 800f4ec:	0591      	lsls	r1, r2, #22
 800f4ee:	f57f af1b 	bpl.w	800f328 <_scanf_float+0x60>
 800f4f2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800f4f6:	6022      	str	r2, [r4, #0]
 800f4f8:	f8cd 9004 	str.w	r9, [sp, #4]
 800f4fc:	e7a8      	b.n	800f450 <_scanf_float+0x188>
 800f4fe:	6822      	ldr	r2, [r4, #0]
 800f500:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800f504:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f508:	d006      	beq.n	800f518 <_scanf_float+0x250>
 800f50a:	0550      	lsls	r0, r2, #21
 800f50c:	f57f af0c 	bpl.w	800f328 <_scanf_float+0x60>
 800f510:	f1b9 0f00 	cmp.w	r9, #0
 800f514:	f43f af0f 	beq.w	800f336 <_scanf_float+0x6e>
 800f518:	0591      	lsls	r1, r2, #22
 800f51a:	bf58      	it	pl
 800f51c:	9901      	ldrpl	r1, [sp, #4]
 800f51e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800f522:	bf58      	it	pl
 800f524:	eba9 0101 	subpl.w	r1, r9, r1
 800f528:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800f52c:	bf58      	it	pl
 800f52e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f532:	6022      	str	r2, [r4, #0]
 800f534:	f04f 0900 	mov.w	r9, #0
 800f538:	e78a      	b.n	800f450 <_scanf_float+0x188>
 800f53a:	f04f 0a03 	mov.w	sl, #3
 800f53e:	e787      	b.n	800f450 <_scanf_float+0x188>
 800f540:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800f544:	4639      	mov	r1, r7
 800f546:	4640      	mov	r0, r8
 800f548:	4798      	blx	r3
 800f54a:	2800      	cmp	r0, #0
 800f54c:	f43f aedf 	beq.w	800f30e <_scanf_float+0x46>
 800f550:	e6ea      	b.n	800f328 <_scanf_float+0x60>
 800f552:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f556:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f55a:	463a      	mov	r2, r7
 800f55c:	4640      	mov	r0, r8
 800f55e:	4798      	blx	r3
 800f560:	6923      	ldr	r3, [r4, #16]
 800f562:	3b01      	subs	r3, #1
 800f564:	6123      	str	r3, [r4, #16]
 800f566:	e6ec      	b.n	800f342 <_scanf_float+0x7a>
 800f568:	1e6b      	subs	r3, r5, #1
 800f56a:	2b06      	cmp	r3, #6
 800f56c:	d825      	bhi.n	800f5ba <_scanf_float+0x2f2>
 800f56e:	2d02      	cmp	r5, #2
 800f570:	d836      	bhi.n	800f5e0 <_scanf_float+0x318>
 800f572:	455e      	cmp	r6, fp
 800f574:	f67f aee8 	bls.w	800f348 <_scanf_float+0x80>
 800f578:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f57c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f580:	463a      	mov	r2, r7
 800f582:	4640      	mov	r0, r8
 800f584:	4798      	blx	r3
 800f586:	6923      	ldr	r3, [r4, #16]
 800f588:	3b01      	subs	r3, #1
 800f58a:	6123      	str	r3, [r4, #16]
 800f58c:	e7f1      	b.n	800f572 <_scanf_float+0x2aa>
 800f58e:	9802      	ldr	r0, [sp, #8]
 800f590:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f594:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800f598:	9002      	str	r0, [sp, #8]
 800f59a:	463a      	mov	r2, r7
 800f59c:	4640      	mov	r0, r8
 800f59e:	4798      	blx	r3
 800f5a0:	6923      	ldr	r3, [r4, #16]
 800f5a2:	3b01      	subs	r3, #1
 800f5a4:	6123      	str	r3, [r4, #16]
 800f5a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f5aa:	fa5f fa8a 	uxtb.w	sl, sl
 800f5ae:	f1ba 0f02 	cmp.w	sl, #2
 800f5b2:	d1ec      	bne.n	800f58e <_scanf_float+0x2c6>
 800f5b4:	3d03      	subs	r5, #3
 800f5b6:	b2ed      	uxtb	r5, r5
 800f5b8:	1b76      	subs	r6, r6, r5
 800f5ba:	6823      	ldr	r3, [r4, #0]
 800f5bc:	05da      	lsls	r2, r3, #23
 800f5be:	d52f      	bpl.n	800f620 <_scanf_float+0x358>
 800f5c0:	055b      	lsls	r3, r3, #21
 800f5c2:	d510      	bpl.n	800f5e6 <_scanf_float+0x31e>
 800f5c4:	455e      	cmp	r6, fp
 800f5c6:	f67f aebf 	bls.w	800f348 <_scanf_float+0x80>
 800f5ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f5ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f5d2:	463a      	mov	r2, r7
 800f5d4:	4640      	mov	r0, r8
 800f5d6:	4798      	blx	r3
 800f5d8:	6923      	ldr	r3, [r4, #16]
 800f5da:	3b01      	subs	r3, #1
 800f5dc:	6123      	str	r3, [r4, #16]
 800f5de:	e7f1      	b.n	800f5c4 <_scanf_float+0x2fc>
 800f5e0:	46aa      	mov	sl, r5
 800f5e2:	9602      	str	r6, [sp, #8]
 800f5e4:	e7df      	b.n	800f5a6 <_scanf_float+0x2de>
 800f5e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f5ea:	6923      	ldr	r3, [r4, #16]
 800f5ec:	2965      	cmp	r1, #101	; 0x65
 800f5ee:	f103 33ff 	add.w	r3, r3, #4294967295
 800f5f2:	f106 35ff 	add.w	r5, r6, #4294967295
 800f5f6:	6123      	str	r3, [r4, #16]
 800f5f8:	d00c      	beq.n	800f614 <_scanf_float+0x34c>
 800f5fa:	2945      	cmp	r1, #69	; 0x45
 800f5fc:	d00a      	beq.n	800f614 <_scanf_float+0x34c>
 800f5fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f602:	463a      	mov	r2, r7
 800f604:	4640      	mov	r0, r8
 800f606:	4798      	blx	r3
 800f608:	6923      	ldr	r3, [r4, #16]
 800f60a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f60e:	3b01      	subs	r3, #1
 800f610:	1eb5      	subs	r5, r6, #2
 800f612:	6123      	str	r3, [r4, #16]
 800f614:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f618:	463a      	mov	r2, r7
 800f61a:	4640      	mov	r0, r8
 800f61c:	4798      	blx	r3
 800f61e:	462e      	mov	r6, r5
 800f620:	6825      	ldr	r5, [r4, #0]
 800f622:	f015 0510 	ands.w	r5, r5, #16
 800f626:	d159      	bne.n	800f6dc <_scanf_float+0x414>
 800f628:	7035      	strb	r5, [r6, #0]
 800f62a:	6823      	ldr	r3, [r4, #0]
 800f62c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800f630:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f634:	d11b      	bne.n	800f66e <_scanf_float+0x3a6>
 800f636:	9b01      	ldr	r3, [sp, #4]
 800f638:	454b      	cmp	r3, r9
 800f63a:	eba3 0209 	sub.w	r2, r3, r9
 800f63e:	d123      	bne.n	800f688 <_scanf_float+0x3c0>
 800f640:	2200      	movs	r2, #0
 800f642:	4659      	mov	r1, fp
 800f644:	4640      	mov	r0, r8
 800f646:	f000 ff25 	bl	8010494 <_strtod_r>
 800f64a:	6822      	ldr	r2, [r4, #0]
 800f64c:	9b03      	ldr	r3, [sp, #12]
 800f64e:	f012 0f02 	tst.w	r2, #2
 800f652:	ec57 6b10 	vmov	r6, r7, d0
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	d021      	beq.n	800f69e <_scanf_float+0x3d6>
 800f65a:	9903      	ldr	r1, [sp, #12]
 800f65c:	1d1a      	adds	r2, r3, #4
 800f65e:	600a      	str	r2, [r1, #0]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	e9c3 6700 	strd	r6, r7, [r3]
 800f666:	68e3      	ldr	r3, [r4, #12]
 800f668:	3301      	adds	r3, #1
 800f66a:	60e3      	str	r3, [r4, #12]
 800f66c:	e66d      	b.n	800f34a <_scanf_float+0x82>
 800f66e:	9b04      	ldr	r3, [sp, #16]
 800f670:	2b00      	cmp	r3, #0
 800f672:	d0e5      	beq.n	800f640 <_scanf_float+0x378>
 800f674:	9905      	ldr	r1, [sp, #20]
 800f676:	230a      	movs	r3, #10
 800f678:	462a      	mov	r2, r5
 800f67a:	3101      	adds	r1, #1
 800f67c:	4640      	mov	r0, r8
 800f67e:	f000 ff91 	bl	80105a4 <_strtol_r>
 800f682:	9b04      	ldr	r3, [sp, #16]
 800f684:	9e05      	ldr	r6, [sp, #20]
 800f686:	1ac2      	subs	r2, r0, r3
 800f688:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f68c:	429e      	cmp	r6, r3
 800f68e:	bf28      	it	cs
 800f690:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800f694:	4912      	ldr	r1, [pc, #72]	; (800f6e0 <_scanf_float+0x418>)
 800f696:	4630      	mov	r0, r6
 800f698:	f000 f82c 	bl	800f6f4 <siprintf>
 800f69c:	e7d0      	b.n	800f640 <_scanf_float+0x378>
 800f69e:	9903      	ldr	r1, [sp, #12]
 800f6a0:	f012 0f04 	tst.w	r2, #4
 800f6a4:	f103 0204 	add.w	r2, r3, #4
 800f6a8:	600a      	str	r2, [r1, #0]
 800f6aa:	d1d9      	bne.n	800f660 <_scanf_float+0x398>
 800f6ac:	f8d3 8000 	ldr.w	r8, [r3]
 800f6b0:	ee10 2a10 	vmov	r2, s0
 800f6b4:	ee10 0a10 	vmov	r0, s0
 800f6b8:	463b      	mov	r3, r7
 800f6ba:	4639      	mov	r1, r7
 800f6bc:	f7f1 fa56 	bl	8000b6c <__aeabi_dcmpun>
 800f6c0:	b128      	cbz	r0, 800f6ce <_scanf_float+0x406>
 800f6c2:	4808      	ldr	r0, [pc, #32]	; (800f6e4 <_scanf_float+0x41c>)
 800f6c4:	f000 f810 	bl	800f6e8 <nanf>
 800f6c8:	ed88 0a00 	vstr	s0, [r8]
 800f6cc:	e7cb      	b.n	800f666 <_scanf_float+0x39e>
 800f6ce:	4630      	mov	r0, r6
 800f6d0:	4639      	mov	r1, r7
 800f6d2:	f7f1 faa9 	bl	8000c28 <__aeabi_d2f>
 800f6d6:	f8c8 0000 	str.w	r0, [r8]
 800f6da:	e7c4      	b.n	800f666 <_scanf_float+0x39e>
 800f6dc:	2500      	movs	r5, #0
 800f6de:	e634      	b.n	800f34a <_scanf_float+0x82>
 800f6e0:	08013ea2 	.word	0x08013ea2
 800f6e4:	080142c3 	.word	0x080142c3

0800f6e8 <nanf>:
 800f6e8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f6f0 <nanf+0x8>
 800f6ec:	4770      	bx	lr
 800f6ee:	bf00      	nop
 800f6f0:	7fc00000 	.word	0x7fc00000

0800f6f4 <siprintf>:
 800f6f4:	b40e      	push	{r1, r2, r3}
 800f6f6:	b500      	push	{lr}
 800f6f8:	b09c      	sub	sp, #112	; 0x70
 800f6fa:	ab1d      	add	r3, sp, #116	; 0x74
 800f6fc:	9002      	str	r0, [sp, #8]
 800f6fe:	9006      	str	r0, [sp, #24]
 800f700:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f704:	4809      	ldr	r0, [pc, #36]	; (800f72c <siprintf+0x38>)
 800f706:	9107      	str	r1, [sp, #28]
 800f708:	9104      	str	r1, [sp, #16]
 800f70a:	4909      	ldr	r1, [pc, #36]	; (800f730 <siprintf+0x3c>)
 800f70c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f710:	9105      	str	r1, [sp, #20]
 800f712:	6800      	ldr	r0, [r0, #0]
 800f714:	9301      	str	r3, [sp, #4]
 800f716:	a902      	add	r1, sp, #8
 800f718:	f002 ff98 	bl	801264c <_svfiprintf_r>
 800f71c:	9b02      	ldr	r3, [sp, #8]
 800f71e:	2200      	movs	r2, #0
 800f720:	701a      	strb	r2, [r3, #0]
 800f722:	b01c      	add	sp, #112	; 0x70
 800f724:	f85d eb04 	ldr.w	lr, [sp], #4
 800f728:	b003      	add	sp, #12
 800f72a:	4770      	bx	lr
 800f72c:	200002c8 	.word	0x200002c8
 800f730:	ffff0208 	.word	0xffff0208

0800f734 <siscanf>:
 800f734:	b40e      	push	{r1, r2, r3}
 800f736:	b510      	push	{r4, lr}
 800f738:	b09f      	sub	sp, #124	; 0x7c
 800f73a:	ac21      	add	r4, sp, #132	; 0x84
 800f73c:	f44f 7101 	mov.w	r1, #516	; 0x204
 800f740:	f854 2b04 	ldr.w	r2, [r4], #4
 800f744:	9201      	str	r2, [sp, #4]
 800f746:	f8ad 101c 	strh.w	r1, [sp, #28]
 800f74a:	9004      	str	r0, [sp, #16]
 800f74c:	9008      	str	r0, [sp, #32]
 800f74e:	f7f0 fd5f 	bl	8000210 <strlen>
 800f752:	4b0c      	ldr	r3, [pc, #48]	; (800f784 <siscanf+0x50>)
 800f754:	9005      	str	r0, [sp, #20]
 800f756:	9009      	str	r0, [sp, #36]	; 0x24
 800f758:	930d      	str	r3, [sp, #52]	; 0x34
 800f75a:	480b      	ldr	r0, [pc, #44]	; (800f788 <siscanf+0x54>)
 800f75c:	9a01      	ldr	r2, [sp, #4]
 800f75e:	6800      	ldr	r0, [r0, #0]
 800f760:	9403      	str	r4, [sp, #12]
 800f762:	2300      	movs	r3, #0
 800f764:	9311      	str	r3, [sp, #68]	; 0x44
 800f766:	9316      	str	r3, [sp, #88]	; 0x58
 800f768:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f76c:	f8ad 301e 	strh.w	r3, [sp, #30]
 800f770:	a904      	add	r1, sp, #16
 800f772:	4623      	mov	r3, r4
 800f774:	f003 f8c4 	bl	8012900 <__ssvfiscanf_r>
 800f778:	b01f      	add	sp, #124	; 0x7c
 800f77a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f77e:	b003      	add	sp, #12
 800f780:	4770      	bx	lr
 800f782:	bf00      	nop
 800f784:	0800f7af 	.word	0x0800f7af
 800f788:	200002c8 	.word	0x200002c8

0800f78c <__sread>:
 800f78c:	b510      	push	{r4, lr}
 800f78e:	460c      	mov	r4, r1
 800f790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f794:	f003 fb7e 	bl	8012e94 <_read_r>
 800f798:	2800      	cmp	r0, #0
 800f79a:	bfab      	itete	ge
 800f79c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f79e:	89a3      	ldrhlt	r3, [r4, #12]
 800f7a0:	181b      	addge	r3, r3, r0
 800f7a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f7a6:	bfac      	ite	ge
 800f7a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800f7aa:	81a3      	strhlt	r3, [r4, #12]
 800f7ac:	bd10      	pop	{r4, pc}

0800f7ae <__seofread>:
 800f7ae:	2000      	movs	r0, #0
 800f7b0:	4770      	bx	lr

0800f7b2 <__swrite>:
 800f7b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7b6:	461f      	mov	r7, r3
 800f7b8:	898b      	ldrh	r3, [r1, #12]
 800f7ba:	05db      	lsls	r3, r3, #23
 800f7bc:	4605      	mov	r5, r0
 800f7be:	460c      	mov	r4, r1
 800f7c0:	4616      	mov	r6, r2
 800f7c2:	d505      	bpl.n	800f7d0 <__swrite+0x1e>
 800f7c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7c8:	2302      	movs	r3, #2
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	f002 f8fe 	bl	80119cc <_lseek_r>
 800f7d0:	89a3      	ldrh	r3, [r4, #12]
 800f7d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f7da:	81a3      	strh	r3, [r4, #12]
 800f7dc:	4632      	mov	r2, r6
 800f7de:	463b      	mov	r3, r7
 800f7e0:	4628      	mov	r0, r5
 800f7e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e6:	f000 bedf 	b.w	80105a8 <_write_r>

0800f7ea <__sseek>:
 800f7ea:	b510      	push	{r4, lr}
 800f7ec:	460c      	mov	r4, r1
 800f7ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f7f2:	f002 f8eb 	bl	80119cc <_lseek_r>
 800f7f6:	1c43      	adds	r3, r0, #1
 800f7f8:	89a3      	ldrh	r3, [r4, #12]
 800f7fa:	bf15      	itete	ne
 800f7fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800f7fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f802:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f806:	81a3      	strheq	r3, [r4, #12]
 800f808:	bf18      	it	ne
 800f80a:	81a3      	strhne	r3, [r4, #12]
 800f80c:	bd10      	pop	{r4, pc}

0800f80e <__sclose>:
 800f80e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f812:	f000 bedb 	b.w	80105cc <_close_r>

0800f816 <strcpy>:
 800f816:	4603      	mov	r3, r0
 800f818:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f81c:	f803 2b01 	strb.w	r2, [r3], #1
 800f820:	2a00      	cmp	r2, #0
 800f822:	d1f9      	bne.n	800f818 <strcpy+0x2>
 800f824:	4770      	bx	lr

0800f826 <strncmp>:
 800f826:	b510      	push	{r4, lr}
 800f828:	b17a      	cbz	r2, 800f84a <strncmp+0x24>
 800f82a:	4603      	mov	r3, r0
 800f82c:	3901      	subs	r1, #1
 800f82e:	1884      	adds	r4, r0, r2
 800f830:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f834:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f838:	4290      	cmp	r0, r2
 800f83a:	d101      	bne.n	800f840 <strncmp+0x1a>
 800f83c:	42a3      	cmp	r3, r4
 800f83e:	d101      	bne.n	800f844 <strncmp+0x1e>
 800f840:	1a80      	subs	r0, r0, r2
 800f842:	bd10      	pop	{r4, pc}
 800f844:	2800      	cmp	r0, #0
 800f846:	d1f3      	bne.n	800f830 <strncmp+0xa>
 800f848:	e7fa      	b.n	800f840 <strncmp+0x1a>
 800f84a:	4610      	mov	r0, r2
 800f84c:	e7f9      	b.n	800f842 <strncmp+0x1c>

0800f84e <sulp>:
 800f84e:	b570      	push	{r4, r5, r6, lr}
 800f850:	4604      	mov	r4, r0
 800f852:	460d      	mov	r5, r1
 800f854:	ec45 4b10 	vmov	d0, r4, r5
 800f858:	4616      	mov	r6, r2
 800f85a:	f002 fc55 	bl	8012108 <__ulp>
 800f85e:	ec51 0b10 	vmov	r0, r1, d0
 800f862:	b17e      	cbz	r6, 800f884 <sulp+0x36>
 800f864:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f868:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	dd09      	ble.n	800f884 <sulp+0x36>
 800f870:	051b      	lsls	r3, r3, #20
 800f872:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800f876:	2400      	movs	r4, #0
 800f878:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800f87c:	4622      	mov	r2, r4
 800f87e:	462b      	mov	r3, r5
 800f880:	f7f0 feda 	bl	8000638 <__aeabi_dmul>
 800f884:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f888 <_strtod_l>:
 800f888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f88c:	ed2d 8b02 	vpush	{d8}
 800f890:	b09d      	sub	sp, #116	; 0x74
 800f892:	461f      	mov	r7, r3
 800f894:	2300      	movs	r3, #0
 800f896:	9318      	str	r3, [sp, #96]	; 0x60
 800f898:	4ba2      	ldr	r3, [pc, #648]	; (800fb24 <_strtod_l+0x29c>)
 800f89a:	9213      	str	r2, [sp, #76]	; 0x4c
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	9305      	str	r3, [sp, #20]
 800f8a0:	4604      	mov	r4, r0
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	4688      	mov	r8, r1
 800f8a6:	f7f0 fcb3 	bl	8000210 <strlen>
 800f8aa:	f04f 0a00 	mov.w	sl, #0
 800f8ae:	4605      	mov	r5, r0
 800f8b0:	f04f 0b00 	mov.w	fp, #0
 800f8b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800f8b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f8ba:	781a      	ldrb	r2, [r3, #0]
 800f8bc:	2a2b      	cmp	r2, #43	; 0x2b
 800f8be:	d04e      	beq.n	800f95e <_strtod_l+0xd6>
 800f8c0:	d83b      	bhi.n	800f93a <_strtod_l+0xb2>
 800f8c2:	2a0d      	cmp	r2, #13
 800f8c4:	d834      	bhi.n	800f930 <_strtod_l+0xa8>
 800f8c6:	2a08      	cmp	r2, #8
 800f8c8:	d834      	bhi.n	800f934 <_strtod_l+0xac>
 800f8ca:	2a00      	cmp	r2, #0
 800f8cc:	d03e      	beq.n	800f94c <_strtod_l+0xc4>
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	930a      	str	r3, [sp, #40]	; 0x28
 800f8d2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800f8d4:	7833      	ldrb	r3, [r6, #0]
 800f8d6:	2b30      	cmp	r3, #48	; 0x30
 800f8d8:	f040 80b0 	bne.w	800fa3c <_strtod_l+0x1b4>
 800f8dc:	7873      	ldrb	r3, [r6, #1]
 800f8de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f8e2:	2b58      	cmp	r3, #88	; 0x58
 800f8e4:	d168      	bne.n	800f9b8 <_strtod_l+0x130>
 800f8e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8e8:	9301      	str	r3, [sp, #4]
 800f8ea:	ab18      	add	r3, sp, #96	; 0x60
 800f8ec:	9702      	str	r7, [sp, #8]
 800f8ee:	9300      	str	r3, [sp, #0]
 800f8f0:	4a8d      	ldr	r2, [pc, #564]	; (800fb28 <_strtod_l+0x2a0>)
 800f8f2:	ab19      	add	r3, sp, #100	; 0x64
 800f8f4:	a917      	add	r1, sp, #92	; 0x5c
 800f8f6:	4620      	mov	r0, r4
 800f8f8:	f001 fd5c 	bl	80113b4 <__gethex>
 800f8fc:	f010 0707 	ands.w	r7, r0, #7
 800f900:	4605      	mov	r5, r0
 800f902:	d005      	beq.n	800f910 <_strtod_l+0x88>
 800f904:	2f06      	cmp	r7, #6
 800f906:	d12c      	bne.n	800f962 <_strtod_l+0xda>
 800f908:	3601      	adds	r6, #1
 800f90a:	2300      	movs	r3, #0
 800f90c:	9617      	str	r6, [sp, #92]	; 0x5c
 800f90e:	930a      	str	r3, [sp, #40]	; 0x28
 800f910:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f912:	2b00      	cmp	r3, #0
 800f914:	f040 8590 	bne.w	8010438 <_strtod_l+0xbb0>
 800f918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f91a:	b1eb      	cbz	r3, 800f958 <_strtod_l+0xd0>
 800f91c:	4652      	mov	r2, sl
 800f91e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f922:	ec43 2b10 	vmov	d0, r2, r3
 800f926:	b01d      	add	sp, #116	; 0x74
 800f928:	ecbd 8b02 	vpop	{d8}
 800f92c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f930:	2a20      	cmp	r2, #32
 800f932:	d1cc      	bne.n	800f8ce <_strtod_l+0x46>
 800f934:	3301      	adds	r3, #1
 800f936:	9317      	str	r3, [sp, #92]	; 0x5c
 800f938:	e7be      	b.n	800f8b8 <_strtod_l+0x30>
 800f93a:	2a2d      	cmp	r2, #45	; 0x2d
 800f93c:	d1c7      	bne.n	800f8ce <_strtod_l+0x46>
 800f93e:	2201      	movs	r2, #1
 800f940:	920a      	str	r2, [sp, #40]	; 0x28
 800f942:	1c5a      	adds	r2, r3, #1
 800f944:	9217      	str	r2, [sp, #92]	; 0x5c
 800f946:	785b      	ldrb	r3, [r3, #1]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d1c2      	bne.n	800f8d2 <_strtod_l+0x4a>
 800f94c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f94e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800f952:	2b00      	cmp	r3, #0
 800f954:	f040 856e 	bne.w	8010434 <_strtod_l+0xbac>
 800f958:	4652      	mov	r2, sl
 800f95a:	465b      	mov	r3, fp
 800f95c:	e7e1      	b.n	800f922 <_strtod_l+0x9a>
 800f95e:	2200      	movs	r2, #0
 800f960:	e7ee      	b.n	800f940 <_strtod_l+0xb8>
 800f962:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f964:	b13a      	cbz	r2, 800f976 <_strtod_l+0xee>
 800f966:	2135      	movs	r1, #53	; 0x35
 800f968:	a81a      	add	r0, sp, #104	; 0x68
 800f96a:	f002 fcd8 	bl	801231e <__copybits>
 800f96e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f970:	4620      	mov	r0, r4
 800f972:	f002 f897 	bl	8011aa4 <_Bfree>
 800f976:	3f01      	subs	r7, #1
 800f978:	2f04      	cmp	r7, #4
 800f97a:	d806      	bhi.n	800f98a <_strtod_l+0x102>
 800f97c:	e8df f007 	tbb	[pc, r7]
 800f980:	1714030a 	.word	0x1714030a
 800f984:	0a          	.byte	0x0a
 800f985:	00          	.byte	0x00
 800f986:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800f98a:	0728      	lsls	r0, r5, #28
 800f98c:	d5c0      	bpl.n	800f910 <_strtod_l+0x88>
 800f98e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f992:	e7bd      	b.n	800f910 <_strtod_l+0x88>
 800f994:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800f998:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f99a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f99e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f9a2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f9a6:	e7f0      	b.n	800f98a <_strtod_l+0x102>
 800f9a8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800fb2c <_strtod_l+0x2a4>
 800f9ac:	e7ed      	b.n	800f98a <_strtod_l+0x102>
 800f9ae:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f9b2:	f04f 3aff 	mov.w	sl, #4294967295
 800f9b6:	e7e8      	b.n	800f98a <_strtod_l+0x102>
 800f9b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f9ba:	1c5a      	adds	r2, r3, #1
 800f9bc:	9217      	str	r2, [sp, #92]	; 0x5c
 800f9be:	785b      	ldrb	r3, [r3, #1]
 800f9c0:	2b30      	cmp	r3, #48	; 0x30
 800f9c2:	d0f9      	beq.n	800f9b8 <_strtod_l+0x130>
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d0a3      	beq.n	800f910 <_strtod_l+0x88>
 800f9c8:	2301      	movs	r3, #1
 800f9ca:	f04f 0900 	mov.w	r9, #0
 800f9ce:	9304      	str	r3, [sp, #16]
 800f9d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f9d2:	9308      	str	r3, [sp, #32]
 800f9d4:	f8cd 901c 	str.w	r9, [sp, #28]
 800f9d8:	464f      	mov	r7, r9
 800f9da:	220a      	movs	r2, #10
 800f9dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800f9de:	7806      	ldrb	r6, [r0, #0]
 800f9e0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800f9e4:	b2d9      	uxtb	r1, r3
 800f9e6:	2909      	cmp	r1, #9
 800f9e8:	d92a      	bls.n	800fa40 <_strtod_l+0x1b8>
 800f9ea:	9905      	ldr	r1, [sp, #20]
 800f9ec:	462a      	mov	r2, r5
 800f9ee:	f7ff ff1a 	bl	800f826 <strncmp>
 800f9f2:	b398      	cbz	r0, 800fa5c <_strtod_l+0x1d4>
 800f9f4:	2000      	movs	r0, #0
 800f9f6:	4632      	mov	r2, r6
 800f9f8:	463d      	mov	r5, r7
 800f9fa:	9005      	str	r0, [sp, #20]
 800f9fc:	4603      	mov	r3, r0
 800f9fe:	2a65      	cmp	r2, #101	; 0x65
 800fa00:	d001      	beq.n	800fa06 <_strtod_l+0x17e>
 800fa02:	2a45      	cmp	r2, #69	; 0x45
 800fa04:	d118      	bne.n	800fa38 <_strtod_l+0x1b0>
 800fa06:	b91d      	cbnz	r5, 800fa10 <_strtod_l+0x188>
 800fa08:	9a04      	ldr	r2, [sp, #16]
 800fa0a:	4302      	orrs	r2, r0
 800fa0c:	d09e      	beq.n	800f94c <_strtod_l+0xc4>
 800fa0e:	2500      	movs	r5, #0
 800fa10:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800fa14:	f108 0201 	add.w	r2, r8, #1
 800fa18:	9217      	str	r2, [sp, #92]	; 0x5c
 800fa1a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800fa1e:	2a2b      	cmp	r2, #43	; 0x2b
 800fa20:	d075      	beq.n	800fb0e <_strtod_l+0x286>
 800fa22:	2a2d      	cmp	r2, #45	; 0x2d
 800fa24:	d07b      	beq.n	800fb1e <_strtod_l+0x296>
 800fa26:	f04f 0c00 	mov.w	ip, #0
 800fa2a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800fa2e:	2909      	cmp	r1, #9
 800fa30:	f240 8082 	bls.w	800fb38 <_strtod_l+0x2b0>
 800fa34:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800fa38:	2600      	movs	r6, #0
 800fa3a:	e09d      	b.n	800fb78 <_strtod_l+0x2f0>
 800fa3c:	2300      	movs	r3, #0
 800fa3e:	e7c4      	b.n	800f9ca <_strtod_l+0x142>
 800fa40:	2f08      	cmp	r7, #8
 800fa42:	bfd8      	it	le
 800fa44:	9907      	ldrle	r1, [sp, #28]
 800fa46:	f100 0001 	add.w	r0, r0, #1
 800fa4a:	bfda      	itte	le
 800fa4c:	fb02 3301 	mlale	r3, r2, r1, r3
 800fa50:	9307      	strle	r3, [sp, #28]
 800fa52:	fb02 3909 	mlagt	r9, r2, r9, r3
 800fa56:	3701      	adds	r7, #1
 800fa58:	9017      	str	r0, [sp, #92]	; 0x5c
 800fa5a:	e7bf      	b.n	800f9dc <_strtod_l+0x154>
 800fa5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fa5e:	195a      	adds	r2, r3, r5
 800fa60:	9217      	str	r2, [sp, #92]	; 0x5c
 800fa62:	5d5a      	ldrb	r2, [r3, r5]
 800fa64:	2f00      	cmp	r7, #0
 800fa66:	d037      	beq.n	800fad8 <_strtod_l+0x250>
 800fa68:	9005      	str	r0, [sp, #20]
 800fa6a:	463d      	mov	r5, r7
 800fa6c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800fa70:	2b09      	cmp	r3, #9
 800fa72:	d912      	bls.n	800fa9a <_strtod_l+0x212>
 800fa74:	2301      	movs	r3, #1
 800fa76:	e7c2      	b.n	800f9fe <_strtod_l+0x176>
 800fa78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fa7a:	1c5a      	adds	r2, r3, #1
 800fa7c:	9217      	str	r2, [sp, #92]	; 0x5c
 800fa7e:	785a      	ldrb	r2, [r3, #1]
 800fa80:	3001      	adds	r0, #1
 800fa82:	2a30      	cmp	r2, #48	; 0x30
 800fa84:	d0f8      	beq.n	800fa78 <_strtod_l+0x1f0>
 800fa86:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800fa8a:	2b08      	cmp	r3, #8
 800fa8c:	f200 84d9 	bhi.w	8010442 <_strtod_l+0xbba>
 800fa90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fa92:	9005      	str	r0, [sp, #20]
 800fa94:	2000      	movs	r0, #0
 800fa96:	9308      	str	r3, [sp, #32]
 800fa98:	4605      	mov	r5, r0
 800fa9a:	3a30      	subs	r2, #48	; 0x30
 800fa9c:	f100 0301 	add.w	r3, r0, #1
 800faa0:	d014      	beq.n	800facc <_strtod_l+0x244>
 800faa2:	9905      	ldr	r1, [sp, #20]
 800faa4:	4419      	add	r1, r3
 800faa6:	9105      	str	r1, [sp, #20]
 800faa8:	462b      	mov	r3, r5
 800faaa:	eb00 0e05 	add.w	lr, r0, r5
 800faae:	210a      	movs	r1, #10
 800fab0:	4573      	cmp	r3, lr
 800fab2:	d113      	bne.n	800fadc <_strtod_l+0x254>
 800fab4:	182b      	adds	r3, r5, r0
 800fab6:	2b08      	cmp	r3, #8
 800fab8:	f105 0501 	add.w	r5, r5, #1
 800fabc:	4405      	add	r5, r0
 800fabe:	dc1c      	bgt.n	800fafa <_strtod_l+0x272>
 800fac0:	9907      	ldr	r1, [sp, #28]
 800fac2:	230a      	movs	r3, #10
 800fac4:	fb03 2301 	mla	r3, r3, r1, r2
 800fac8:	9307      	str	r3, [sp, #28]
 800faca:	2300      	movs	r3, #0
 800facc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800face:	1c51      	adds	r1, r2, #1
 800fad0:	9117      	str	r1, [sp, #92]	; 0x5c
 800fad2:	7852      	ldrb	r2, [r2, #1]
 800fad4:	4618      	mov	r0, r3
 800fad6:	e7c9      	b.n	800fa6c <_strtod_l+0x1e4>
 800fad8:	4638      	mov	r0, r7
 800fada:	e7d2      	b.n	800fa82 <_strtod_l+0x1fa>
 800fadc:	2b08      	cmp	r3, #8
 800fade:	dc04      	bgt.n	800faea <_strtod_l+0x262>
 800fae0:	9e07      	ldr	r6, [sp, #28]
 800fae2:	434e      	muls	r6, r1
 800fae4:	9607      	str	r6, [sp, #28]
 800fae6:	3301      	adds	r3, #1
 800fae8:	e7e2      	b.n	800fab0 <_strtod_l+0x228>
 800faea:	f103 0c01 	add.w	ip, r3, #1
 800faee:	f1bc 0f10 	cmp.w	ip, #16
 800faf2:	bfd8      	it	le
 800faf4:	fb01 f909 	mulle.w	r9, r1, r9
 800faf8:	e7f5      	b.n	800fae6 <_strtod_l+0x25e>
 800fafa:	2d10      	cmp	r5, #16
 800fafc:	bfdc      	itt	le
 800fafe:	230a      	movle	r3, #10
 800fb00:	fb03 2909 	mlale	r9, r3, r9, r2
 800fb04:	e7e1      	b.n	800faca <_strtod_l+0x242>
 800fb06:	2300      	movs	r3, #0
 800fb08:	9305      	str	r3, [sp, #20]
 800fb0a:	2301      	movs	r3, #1
 800fb0c:	e77c      	b.n	800fa08 <_strtod_l+0x180>
 800fb0e:	f04f 0c00 	mov.w	ip, #0
 800fb12:	f108 0202 	add.w	r2, r8, #2
 800fb16:	9217      	str	r2, [sp, #92]	; 0x5c
 800fb18:	f898 2002 	ldrb.w	r2, [r8, #2]
 800fb1c:	e785      	b.n	800fa2a <_strtod_l+0x1a2>
 800fb1e:	f04f 0c01 	mov.w	ip, #1
 800fb22:	e7f6      	b.n	800fb12 <_strtod_l+0x28a>
 800fb24:	080140f0 	.word	0x080140f0
 800fb28:	08013ea8 	.word	0x08013ea8
 800fb2c:	7ff00000 	.word	0x7ff00000
 800fb30:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fb32:	1c51      	adds	r1, r2, #1
 800fb34:	9117      	str	r1, [sp, #92]	; 0x5c
 800fb36:	7852      	ldrb	r2, [r2, #1]
 800fb38:	2a30      	cmp	r2, #48	; 0x30
 800fb3a:	d0f9      	beq.n	800fb30 <_strtod_l+0x2a8>
 800fb3c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800fb40:	2908      	cmp	r1, #8
 800fb42:	f63f af79 	bhi.w	800fa38 <_strtod_l+0x1b0>
 800fb46:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800fb4a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fb4c:	9206      	str	r2, [sp, #24]
 800fb4e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fb50:	1c51      	adds	r1, r2, #1
 800fb52:	9117      	str	r1, [sp, #92]	; 0x5c
 800fb54:	7852      	ldrb	r2, [r2, #1]
 800fb56:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800fb5a:	2e09      	cmp	r6, #9
 800fb5c:	d937      	bls.n	800fbce <_strtod_l+0x346>
 800fb5e:	9e06      	ldr	r6, [sp, #24]
 800fb60:	1b89      	subs	r1, r1, r6
 800fb62:	2908      	cmp	r1, #8
 800fb64:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800fb68:	dc02      	bgt.n	800fb70 <_strtod_l+0x2e8>
 800fb6a:	4576      	cmp	r6, lr
 800fb6c:	bfa8      	it	ge
 800fb6e:	4676      	movge	r6, lr
 800fb70:	f1bc 0f00 	cmp.w	ip, #0
 800fb74:	d000      	beq.n	800fb78 <_strtod_l+0x2f0>
 800fb76:	4276      	negs	r6, r6
 800fb78:	2d00      	cmp	r5, #0
 800fb7a:	d14d      	bne.n	800fc18 <_strtod_l+0x390>
 800fb7c:	9904      	ldr	r1, [sp, #16]
 800fb7e:	4301      	orrs	r1, r0
 800fb80:	f47f aec6 	bne.w	800f910 <_strtod_l+0x88>
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	f47f aee1 	bne.w	800f94c <_strtod_l+0xc4>
 800fb8a:	2a69      	cmp	r2, #105	; 0x69
 800fb8c:	d027      	beq.n	800fbde <_strtod_l+0x356>
 800fb8e:	dc24      	bgt.n	800fbda <_strtod_l+0x352>
 800fb90:	2a49      	cmp	r2, #73	; 0x49
 800fb92:	d024      	beq.n	800fbde <_strtod_l+0x356>
 800fb94:	2a4e      	cmp	r2, #78	; 0x4e
 800fb96:	f47f aed9 	bne.w	800f94c <_strtod_l+0xc4>
 800fb9a:	499f      	ldr	r1, [pc, #636]	; (800fe18 <_strtod_l+0x590>)
 800fb9c:	a817      	add	r0, sp, #92	; 0x5c
 800fb9e:	f001 fe61 	bl	8011864 <__match>
 800fba2:	2800      	cmp	r0, #0
 800fba4:	f43f aed2 	beq.w	800f94c <_strtod_l+0xc4>
 800fba8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fbaa:	781b      	ldrb	r3, [r3, #0]
 800fbac:	2b28      	cmp	r3, #40	; 0x28
 800fbae:	d12d      	bne.n	800fc0c <_strtod_l+0x384>
 800fbb0:	499a      	ldr	r1, [pc, #616]	; (800fe1c <_strtod_l+0x594>)
 800fbb2:	aa1a      	add	r2, sp, #104	; 0x68
 800fbb4:	a817      	add	r0, sp, #92	; 0x5c
 800fbb6:	f001 fe69 	bl	801188c <__hexnan>
 800fbba:	2805      	cmp	r0, #5
 800fbbc:	d126      	bne.n	800fc0c <_strtod_l+0x384>
 800fbbe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fbc0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800fbc4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800fbc8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800fbcc:	e6a0      	b.n	800f910 <_strtod_l+0x88>
 800fbce:	210a      	movs	r1, #10
 800fbd0:	fb01 2e0e 	mla	lr, r1, lr, r2
 800fbd4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800fbd8:	e7b9      	b.n	800fb4e <_strtod_l+0x2c6>
 800fbda:	2a6e      	cmp	r2, #110	; 0x6e
 800fbdc:	e7db      	b.n	800fb96 <_strtod_l+0x30e>
 800fbde:	4990      	ldr	r1, [pc, #576]	; (800fe20 <_strtod_l+0x598>)
 800fbe0:	a817      	add	r0, sp, #92	; 0x5c
 800fbe2:	f001 fe3f 	bl	8011864 <__match>
 800fbe6:	2800      	cmp	r0, #0
 800fbe8:	f43f aeb0 	beq.w	800f94c <_strtod_l+0xc4>
 800fbec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fbee:	498d      	ldr	r1, [pc, #564]	; (800fe24 <_strtod_l+0x59c>)
 800fbf0:	3b01      	subs	r3, #1
 800fbf2:	a817      	add	r0, sp, #92	; 0x5c
 800fbf4:	9317      	str	r3, [sp, #92]	; 0x5c
 800fbf6:	f001 fe35 	bl	8011864 <__match>
 800fbfa:	b910      	cbnz	r0, 800fc02 <_strtod_l+0x37a>
 800fbfc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fbfe:	3301      	adds	r3, #1
 800fc00:	9317      	str	r3, [sp, #92]	; 0x5c
 800fc02:	f8df b230 	ldr.w	fp, [pc, #560]	; 800fe34 <_strtod_l+0x5ac>
 800fc06:	f04f 0a00 	mov.w	sl, #0
 800fc0a:	e681      	b.n	800f910 <_strtod_l+0x88>
 800fc0c:	4886      	ldr	r0, [pc, #536]	; (800fe28 <_strtod_l+0x5a0>)
 800fc0e:	f003 f953 	bl	8012eb8 <nan>
 800fc12:	ec5b ab10 	vmov	sl, fp, d0
 800fc16:	e67b      	b.n	800f910 <_strtod_l+0x88>
 800fc18:	9b05      	ldr	r3, [sp, #20]
 800fc1a:	9807      	ldr	r0, [sp, #28]
 800fc1c:	1af3      	subs	r3, r6, r3
 800fc1e:	2f00      	cmp	r7, #0
 800fc20:	bf08      	it	eq
 800fc22:	462f      	moveq	r7, r5
 800fc24:	2d10      	cmp	r5, #16
 800fc26:	9306      	str	r3, [sp, #24]
 800fc28:	46a8      	mov	r8, r5
 800fc2a:	bfa8      	it	ge
 800fc2c:	f04f 0810 	movge.w	r8, #16
 800fc30:	f7f0 fc88 	bl	8000544 <__aeabi_ui2d>
 800fc34:	2d09      	cmp	r5, #9
 800fc36:	4682      	mov	sl, r0
 800fc38:	468b      	mov	fp, r1
 800fc3a:	dd13      	ble.n	800fc64 <_strtod_l+0x3dc>
 800fc3c:	4b7b      	ldr	r3, [pc, #492]	; (800fe2c <_strtod_l+0x5a4>)
 800fc3e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800fc42:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800fc46:	f7f0 fcf7 	bl	8000638 <__aeabi_dmul>
 800fc4a:	4682      	mov	sl, r0
 800fc4c:	4648      	mov	r0, r9
 800fc4e:	468b      	mov	fp, r1
 800fc50:	f7f0 fc78 	bl	8000544 <__aeabi_ui2d>
 800fc54:	4602      	mov	r2, r0
 800fc56:	460b      	mov	r3, r1
 800fc58:	4650      	mov	r0, sl
 800fc5a:	4659      	mov	r1, fp
 800fc5c:	f7f0 fb36 	bl	80002cc <__adddf3>
 800fc60:	4682      	mov	sl, r0
 800fc62:	468b      	mov	fp, r1
 800fc64:	2d0f      	cmp	r5, #15
 800fc66:	dc38      	bgt.n	800fcda <_strtod_l+0x452>
 800fc68:	9b06      	ldr	r3, [sp, #24]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	f43f ae50 	beq.w	800f910 <_strtod_l+0x88>
 800fc70:	dd24      	ble.n	800fcbc <_strtod_l+0x434>
 800fc72:	2b16      	cmp	r3, #22
 800fc74:	dc0b      	bgt.n	800fc8e <_strtod_l+0x406>
 800fc76:	496d      	ldr	r1, [pc, #436]	; (800fe2c <_strtod_l+0x5a4>)
 800fc78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fc7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc80:	4652      	mov	r2, sl
 800fc82:	465b      	mov	r3, fp
 800fc84:	f7f0 fcd8 	bl	8000638 <__aeabi_dmul>
 800fc88:	4682      	mov	sl, r0
 800fc8a:	468b      	mov	fp, r1
 800fc8c:	e640      	b.n	800f910 <_strtod_l+0x88>
 800fc8e:	9a06      	ldr	r2, [sp, #24]
 800fc90:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800fc94:	4293      	cmp	r3, r2
 800fc96:	db20      	blt.n	800fcda <_strtod_l+0x452>
 800fc98:	4c64      	ldr	r4, [pc, #400]	; (800fe2c <_strtod_l+0x5a4>)
 800fc9a:	f1c5 050f 	rsb	r5, r5, #15
 800fc9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fca2:	4652      	mov	r2, sl
 800fca4:	465b      	mov	r3, fp
 800fca6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fcaa:	f7f0 fcc5 	bl	8000638 <__aeabi_dmul>
 800fcae:	9b06      	ldr	r3, [sp, #24]
 800fcb0:	1b5d      	subs	r5, r3, r5
 800fcb2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fcb6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fcba:	e7e3      	b.n	800fc84 <_strtod_l+0x3fc>
 800fcbc:	9b06      	ldr	r3, [sp, #24]
 800fcbe:	3316      	adds	r3, #22
 800fcc0:	db0b      	blt.n	800fcda <_strtod_l+0x452>
 800fcc2:	9b05      	ldr	r3, [sp, #20]
 800fcc4:	1b9e      	subs	r6, r3, r6
 800fcc6:	4b59      	ldr	r3, [pc, #356]	; (800fe2c <_strtod_l+0x5a4>)
 800fcc8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800fccc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fcd0:	4650      	mov	r0, sl
 800fcd2:	4659      	mov	r1, fp
 800fcd4:	f7f0 fdda 	bl	800088c <__aeabi_ddiv>
 800fcd8:	e7d6      	b.n	800fc88 <_strtod_l+0x400>
 800fcda:	9b06      	ldr	r3, [sp, #24]
 800fcdc:	eba5 0808 	sub.w	r8, r5, r8
 800fce0:	4498      	add	r8, r3
 800fce2:	f1b8 0f00 	cmp.w	r8, #0
 800fce6:	dd74      	ble.n	800fdd2 <_strtod_l+0x54a>
 800fce8:	f018 030f 	ands.w	r3, r8, #15
 800fcec:	d00a      	beq.n	800fd04 <_strtod_l+0x47c>
 800fcee:	494f      	ldr	r1, [pc, #316]	; (800fe2c <_strtod_l+0x5a4>)
 800fcf0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fcf4:	4652      	mov	r2, sl
 800fcf6:	465b      	mov	r3, fp
 800fcf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fcfc:	f7f0 fc9c 	bl	8000638 <__aeabi_dmul>
 800fd00:	4682      	mov	sl, r0
 800fd02:	468b      	mov	fp, r1
 800fd04:	f038 080f 	bics.w	r8, r8, #15
 800fd08:	d04f      	beq.n	800fdaa <_strtod_l+0x522>
 800fd0a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800fd0e:	dd22      	ble.n	800fd56 <_strtod_l+0x4ce>
 800fd10:	2500      	movs	r5, #0
 800fd12:	462e      	mov	r6, r5
 800fd14:	9507      	str	r5, [sp, #28]
 800fd16:	9505      	str	r5, [sp, #20]
 800fd18:	2322      	movs	r3, #34	; 0x22
 800fd1a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800fe34 <_strtod_l+0x5ac>
 800fd1e:	6023      	str	r3, [r4, #0]
 800fd20:	f04f 0a00 	mov.w	sl, #0
 800fd24:	9b07      	ldr	r3, [sp, #28]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	f43f adf2 	beq.w	800f910 <_strtod_l+0x88>
 800fd2c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800fd2e:	4620      	mov	r0, r4
 800fd30:	f001 feb8 	bl	8011aa4 <_Bfree>
 800fd34:	9905      	ldr	r1, [sp, #20]
 800fd36:	4620      	mov	r0, r4
 800fd38:	f001 feb4 	bl	8011aa4 <_Bfree>
 800fd3c:	4631      	mov	r1, r6
 800fd3e:	4620      	mov	r0, r4
 800fd40:	f001 feb0 	bl	8011aa4 <_Bfree>
 800fd44:	9907      	ldr	r1, [sp, #28]
 800fd46:	4620      	mov	r0, r4
 800fd48:	f001 feac 	bl	8011aa4 <_Bfree>
 800fd4c:	4629      	mov	r1, r5
 800fd4e:	4620      	mov	r0, r4
 800fd50:	f001 fea8 	bl	8011aa4 <_Bfree>
 800fd54:	e5dc      	b.n	800f910 <_strtod_l+0x88>
 800fd56:	4b36      	ldr	r3, [pc, #216]	; (800fe30 <_strtod_l+0x5a8>)
 800fd58:	9304      	str	r3, [sp, #16]
 800fd5a:	2300      	movs	r3, #0
 800fd5c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800fd60:	4650      	mov	r0, sl
 800fd62:	4659      	mov	r1, fp
 800fd64:	4699      	mov	r9, r3
 800fd66:	f1b8 0f01 	cmp.w	r8, #1
 800fd6a:	dc21      	bgt.n	800fdb0 <_strtod_l+0x528>
 800fd6c:	b10b      	cbz	r3, 800fd72 <_strtod_l+0x4ea>
 800fd6e:	4682      	mov	sl, r0
 800fd70:	468b      	mov	fp, r1
 800fd72:	4b2f      	ldr	r3, [pc, #188]	; (800fe30 <_strtod_l+0x5a8>)
 800fd74:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800fd78:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800fd7c:	4652      	mov	r2, sl
 800fd7e:	465b      	mov	r3, fp
 800fd80:	e9d9 0100 	ldrd	r0, r1, [r9]
 800fd84:	f7f0 fc58 	bl	8000638 <__aeabi_dmul>
 800fd88:	4b2a      	ldr	r3, [pc, #168]	; (800fe34 <_strtod_l+0x5ac>)
 800fd8a:	460a      	mov	r2, r1
 800fd8c:	400b      	ands	r3, r1
 800fd8e:	492a      	ldr	r1, [pc, #168]	; (800fe38 <_strtod_l+0x5b0>)
 800fd90:	428b      	cmp	r3, r1
 800fd92:	4682      	mov	sl, r0
 800fd94:	d8bc      	bhi.n	800fd10 <_strtod_l+0x488>
 800fd96:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800fd9a:	428b      	cmp	r3, r1
 800fd9c:	bf86      	itte	hi
 800fd9e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800fe3c <_strtod_l+0x5b4>
 800fda2:	f04f 3aff 	movhi.w	sl, #4294967295
 800fda6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800fdaa:	2300      	movs	r3, #0
 800fdac:	9304      	str	r3, [sp, #16]
 800fdae:	e084      	b.n	800feba <_strtod_l+0x632>
 800fdb0:	f018 0f01 	tst.w	r8, #1
 800fdb4:	d005      	beq.n	800fdc2 <_strtod_l+0x53a>
 800fdb6:	9b04      	ldr	r3, [sp, #16]
 800fdb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdbc:	f7f0 fc3c 	bl	8000638 <__aeabi_dmul>
 800fdc0:	2301      	movs	r3, #1
 800fdc2:	9a04      	ldr	r2, [sp, #16]
 800fdc4:	3208      	adds	r2, #8
 800fdc6:	f109 0901 	add.w	r9, r9, #1
 800fdca:	ea4f 0868 	mov.w	r8, r8, asr #1
 800fdce:	9204      	str	r2, [sp, #16]
 800fdd0:	e7c9      	b.n	800fd66 <_strtod_l+0x4de>
 800fdd2:	d0ea      	beq.n	800fdaa <_strtod_l+0x522>
 800fdd4:	f1c8 0800 	rsb	r8, r8, #0
 800fdd8:	f018 020f 	ands.w	r2, r8, #15
 800fddc:	d00a      	beq.n	800fdf4 <_strtod_l+0x56c>
 800fdde:	4b13      	ldr	r3, [pc, #76]	; (800fe2c <_strtod_l+0x5a4>)
 800fde0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fde4:	4650      	mov	r0, sl
 800fde6:	4659      	mov	r1, fp
 800fde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdec:	f7f0 fd4e 	bl	800088c <__aeabi_ddiv>
 800fdf0:	4682      	mov	sl, r0
 800fdf2:	468b      	mov	fp, r1
 800fdf4:	ea5f 1828 	movs.w	r8, r8, asr #4
 800fdf8:	d0d7      	beq.n	800fdaa <_strtod_l+0x522>
 800fdfa:	f1b8 0f1f 	cmp.w	r8, #31
 800fdfe:	dd1f      	ble.n	800fe40 <_strtod_l+0x5b8>
 800fe00:	2500      	movs	r5, #0
 800fe02:	462e      	mov	r6, r5
 800fe04:	9507      	str	r5, [sp, #28]
 800fe06:	9505      	str	r5, [sp, #20]
 800fe08:	2322      	movs	r3, #34	; 0x22
 800fe0a:	f04f 0a00 	mov.w	sl, #0
 800fe0e:	f04f 0b00 	mov.w	fp, #0
 800fe12:	6023      	str	r3, [r4, #0]
 800fe14:	e786      	b.n	800fd24 <_strtod_l+0x49c>
 800fe16:	bf00      	nop
 800fe18:	08013e7d 	.word	0x08013e7d
 800fe1c:	08013ebc 	.word	0x08013ebc
 800fe20:	08013e75 	.word	0x08013e75
 800fe24:	08013ffc 	.word	0x08013ffc
 800fe28:	080142c3 	.word	0x080142c3
 800fe2c:	08014188 	.word	0x08014188
 800fe30:	08014160 	.word	0x08014160
 800fe34:	7ff00000 	.word	0x7ff00000
 800fe38:	7ca00000 	.word	0x7ca00000
 800fe3c:	7fefffff 	.word	0x7fefffff
 800fe40:	f018 0310 	ands.w	r3, r8, #16
 800fe44:	bf18      	it	ne
 800fe46:	236a      	movne	r3, #106	; 0x6a
 800fe48:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80101f8 <_strtod_l+0x970>
 800fe4c:	9304      	str	r3, [sp, #16]
 800fe4e:	4650      	mov	r0, sl
 800fe50:	4659      	mov	r1, fp
 800fe52:	2300      	movs	r3, #0
 800fe54:	f018 0f01 	tst.w	r8, #1
 800fe58:	d004      	beq.n	800fe64 <_strtod_l+0x5dc>
 800fe5a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800fe5e:	f7f0 fbeb 	bl	8000638 <__aeabi_dmul>
 800fe62:	2301      	movs	r3, #1
 800fe64:	ea5f 0868 	movs.w	r8, r8, asr #1
 800fe68:	f109 0908 	add.w	r9, r9, #8
 800fe6c:	d1f2      	bne.n	800fe54 <_strtod_l+0x5cc>
 800fe6e:	b10b      	cbz	r3, 800fe74 <_strtod_l+0x5ec>
 800fe70:	4682      	mov	sl, r0
 800fe72:	468b      	mov	fp, r1
 800fe74:	9b04      	ldr	r3, [sp, #16]
 800fe76:	b1c3      	cbz	r3, 800feaa <_strtod_l+0x622>
 800fe78:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800fe7c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	4659      	mov	r1, fp
 800fe84:	dd11      	ble.n	800feaa <_strtod_l+0x622>
 800fe86:	2b1f      	cmp	r3, #31
 800fe88:	f340 8124 	ble.w	80100d4 <_strtod_l+0x84c>
 800fe8c:	2b34      	cmp	r3, #52	; 0x34
 800fe8e:	bfde      	ittt	le
 800fe90:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800fe94:	f04f 33ff 	movle.w	r3, #4294967295
 800fe98:	fa03 f202 	lslle.w	r2, r3, r2
 800fe9c:	f04f 0a00 	mov.w	sl, #0
 800fea0:	bfcc      	ite	gt
 800fea2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800fea6:	ea02 0b01 	andle.w	fp, r2, r1
 800feaa:	2200      	movs	r2, #0
 800feac:	2300      	movs	r3, #0
 800feae:	4650      	mov	r0, sl
 800feb0:	4659      	mov	r1, fp
 800feb2:	f7f0 fe29 	bl	8000b08 <__aeabi_dcmpeq>
 800feb6:	2800      	cmp	r0, #0
 800feb8:	d1a2      	bne.n	800fe00 <_strtod_l+0x578>
 800feba:	9b07      	ldr	r3, [sp, #28]
 800febc:	9300      	str	r3, [sp, #0]
 800febe:	9908      	ldr	r1, [sp, #32]
 800fec0:	462b      	mov	r3, r5
 800fec2:	463a      	mov	r2, r7
 800fec4:	4620      	mov	r0, r4
 800fec6:	f001 fe55 	bl	8011b74 <__s2b>
 800feca:	9007      	str	r0, [sp, #28]
 800fecc:	2800      	cmp	r0, #0
 800fece:	f43f af1f 	beq.w	800fd10 <_strtod_l+0x488>
 800fed2:	9b05      	ldr	r3, [sp, #20]
 800fed4:	1b9e      	subs	r6, r3, r6
 800fed6:	9b06      	ldr	r3, [sp, #24]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	bfb4      	ite	lt
 800fedc:	4633      	movlt	r3, r6
 800fede:	2300      	movge	r3, #0
 800fee0:	930c      	str	r3, [sp, #48]	; 0x30
 800fee2:	9b06      	ldr	r3, [sp, #24]
 800fee4:	2500      	movs	r5, #0
 800fee6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800feea:	9312      	str	r3, [sp, #72]	; 0x48
 800feec:	462e      	mov	r6, r5
 800feee:	9b07      	ldr	r3, [sp, #28]
 800fef0:	4620      	mov	r0, r4
 800fef2:	6859      	ldr	r1, [r3, #4]
 800fef4:	f001 fd96 	bl	8011a24 <_Balloc>
 800fef8:	9005      	str	r0, [sp, #20]
 800fefa:	2800      	cmp	r0, #0
 800fefc:	f43f af0c 	beq.w	800fd18 <_strtod_l+0x490>
 800ff00:	9b07      	ldr	r3, [sp, #28]
 800ff02:	691a      	ldr	r2, [r3, #16]
 800ff04:	3202      	adds	r2, #2
 800ff06:	f103 010c 	add.w	r1, r3, #12
 800ff0a:	0092      	lsls	r2, r2, #2
 800ff0c:	300c      	adds	r0, #12
 800ff0e:	f7fe fd5b 	bl	800e9c8 <memcpy>
 800ff12:	ec4b ab10 	vmov	d0, sl, fp
 800ff16:	aa1a      	add	r2, sp, #104	; 0x68
 800ff18:	a919      	add	r1, sp, #100	; 0x64
 800ff1a:	4620      	mov	r0, r4
 800ff1c:	f002 f970 	bl	8012200 <__d2b>
 800ff20:	ec4b ab18 	vmov	d8, sl, fp
 800ff24:	9018      	str	r0, [sp, #96]	; 0x60
 800ff26:	2800      	cmp	r0, #0
 800ff28:	f43f aef6 	beq.w	800fd18 <_strtod_l+0x490>
 800ff2c:	2101      	movs	r1, #1
 800ff2e:	4620      	mov	r0, r4
 800ff30:	f001 feba 	bl	8011ca8 <__i2b>
 800ff34:	4606      	mov	r6, r0
 800ff36:	2800      	cmp	r0, #0
 800ff38:	f43f aeee 	beq.w	800fd18 <_strtod_l+0x490>
 800ff3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ff3e:	9904      	ldr	r1, [sp, #16]
 800ff40:	2b00      	cmp	r3, #0
 800ff42:	bfab      	itete	ge
 800ff44:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800ff46:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800ff48:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ff4a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800ff4e:	bfac      	ite	ge
 800ff50:	eb03 0902 	addge.w	r9, r3, r2
 800ff54:	1ad7      	sublt	r7, r2, r3
 800ff56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ff58:	eba3 0801 	sub.w	r8, r3, r1
 800ff5c:	4490      	add	r8, r2
 800ff5e:	4ba1      	ldr	r3, [pc, #644]	; (80101e4 <_strtod_l+0x95c>)
 800ff60:	f108 38ff 	add.w	r8, r8, #4294967295
 800ff64:	4598      	cmp	r8, r3
 800ff66:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ff6a:	f280 80c7 	bge.w	80100fc <_strtod_l+0x874>
 800ff6e:	eba3 0308 	sub.w	r3, r3, r8
 800ff72:	2b1f      	cmp	r3, #31
 800ff74:	eba2 0203 	sub.w	r2, r2, r3
 800ff78:	f04f 0101 	mov.w	r1, #1
 800ff7c:	f300 80b1 	bgt.w	80100e2 <_strtod_l+0x85a>
 800ff80:	fa01 f303 	lsl.w	r3, r1, r3
 800ff84:	930d      	str	r3, [sp, #52]	; 0x34
 800ff86:	2300      	movs	r3, #0
 800ff88:	9308      	str	r3, [sp, #32]
 800ff8a:	eb09 0802 	add.w	r8, r9, r2
 800ff8e:	9b04      	ldr	r3, [sp, #16]
 800ff90:	45c1      	cmp	r9, r8
 800ff92:	4417      	add	r7, r2
 800ff94:	441f      	add	r7, r3
 800ff96:	464b      	mov	r3, r9
 800ff98:	bfa8      	it	ge
 800ff9a:	4643      	movge	r3, r8
 800ff9c:	42bb      	cmp	r3, r7
 800ff9e:	bfa8      	it	ge
 800ffa0:	463b      	movge	r3, r7
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	bfc2      	ittt	gt
 800ffa6:	eba8 0803 	subgt.w	r8, r8, r3
 800ffaa:	1aff      	subgt	r7, r7, r3
 800ffac:	eba9 0903 	subgt.w	r9, r9, r3
 800ffb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	dd17      	ble.n	800ffe6 <_strtod_l+0x75e>
 800ffb6:	4631      	mov	r1, r6
 800ffb8:	461a      	mov	r2, r3
 800ffba:	4620      	mov	r0, r4
 800ffbc:	f001 ff34 	bl	8011e28 <__pow5mult>
 800ffc0:	4606      	mov	r6, r0
 800ffc2:	2800      	cmp	r0, #0
 800ffc4:	f43f aea8 	beq.w	800fd18 <_strtod_l+0x490>
 800ffc8:	4601      	mov	r1, r0
 800ffca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ffcc:	4620      	mov	r0, r4
 800ffce:	f001 fe81 	bl	8011cd4 <__multiply>
 800ffd2:	900b      	str	r0, [sp, #44]	; 0x2c
 800ffd4:	2800      	cmp	r0, #0
 800ffd6:	f43f ae9f 	beq.w	800fd18 <_strtod_l+0x490>
 800ffda:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ffdc:	4620      	mov	r0, r4
 800ffde:	f001 fd61 	bl	8011aa4 <_Bfree>
 800ffe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ffe4:	9318      	str	r3, [sp, #96]	; 0x60
 800ffe6:	f1b8 0f00 	cmp.w	r8, #0
 800ffea:	f300 808c 	bgt.w	8010106 <_strtod_l+0x87e>
 800ffee:	9b06      	ldr	r3, [sp, #24]
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	dd08      	ble.n	8010006 <_strtod_l+0x77e>
 800fff4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fff6:	9905      	ldr	r1, [sp, #20]
 800fff8:	4620      	mov	r0, r4
 800fffa:	f001 ff15 	bl	8011e28 <__pow5mult>
 800fffe:	9005      	str	r0, [sp, #20]
 8010000:	2800      	cmp	r0, #0
 8010002:	f43f ae89 	beq.w	800fd18 <_strtod_l+0x490>
 8010006:	2f00      	cmp	r7, #0
 8010008:	dd08      	ble.n	801001c <_strtod_l+0x794>
 801000a:	9905      	ldr	r1, [sp, #20]
 801000c:	463a      	mov	r2, r7
 801000e:	4620      	mov	r0, r4
 8010010:	f001 ff64 	bl	8011edc <__lshift>
 8010014:	9005      	str	r0, [sp, #20]
 8010016:	2800      	cmp	r0, #0
 8010018:	f43f ae7e 	beq.w	800fd18 <_strtod_l+0x490>
 801001c:	f1b9 0f00 	cmp.w	r9, #0
 8010020:	dd08      	ble.n	8010034 <_strtod_l+0x7ac>
 8010022:	4631      	mov	r1, r6
 8010024:	464a      	mov	r2, r9
 8010026:	4620      	mov	r0, r4
 8010028:	f001 ff58 	bl	8011edc <__lshift>
 801002c:	4606      	mov	r6, r0
 801002e:	2800      	cmp	r0, #0
 8010030:	f43f ae72 	beq.w	800fd18 <_strtod_l+0x490>
 8010034:	9a05      	ldr	r2, [sp, #20]
 8010036:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010038:	4620      	mov	r0, r4
 801003a:	f001 ffdb 	bl	8011ff4 <__mdiff>
 801003e:	4605      	mov	r5, r0
 8010040:	2800      	cmp	r0, #0
 8010042:	f43f ae69 	beq.w	800fd18 <_strtod_l+0x490>
 8010046:	68c3      	ldr	r3, [r0, #12]
 8010048:	930b      	str	r3, [sp, #44]	; 0x2c
 801004a:	2300      	movs	r3, #0
 801004c:	60c3      	str	r3, [r0, #12]
 801004e:	4631      	mov	r1, r6
 8010050:	f001 ffb4 	bl	8011fbc <__mcmp>
 8010054:	2800      	cmp	r0, #0
 8010056:	da60      	bge.n	801011a <_strtod_l+0x892>
 8010058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801005a:	ea53 030a 	orrs.w	r3, r3, sl
 801005e:	f040 8082 	bne.w	8010166 <_strtod_l+0x8de>
 8010062:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010066:	2b00      	cmp	r3, #0
 8010068:	d17d      	bne.n	8010166 <_strtod_l+0x8de>
 801006a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801006e:	0d1b      	lsrs	r3, r3, #20
 8010070:	051b      	lsls	r3, r3, #20
 8010072:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8010076:	d976      	bls.n	8010166 <_strtod_l+0x8de>
 8010078:	696b      	ldr	r3, [r5, #20]
 801007a:	b913      	cbnz	r3, 8010082 <_strtod_l+0x7fa>
 801007c:	692b      	ldr	r3, [r5, #16]
 801007e:	2b01      	cmp	r3, #1
 8010080:	dd71      	ble.n	8010166 <_strtod_l+0x8de>
 8010082:	4629      	mov	r1, r5
 8010084:	2201      	movs	r2, #1
 8010086:	4620      	mov	r0, r4
 8010088:	f001 ff28 	bl	8011edc <__lshift>
 801008c:	4631      	mov	r1, r6
 801008e:	4605      	mov	r5, r0
 8010090:	f001 ff94 	bl	8011fbc <__mcmp>
 8010094:	2800      	cmp	r0, #0
 8010096:	dd66      	ble.n	8010166 <_strtod_l+0x8de>
 8010098:	9904      	ldr	r1, [sp, #16]
 801009a:	4a53      	ldr	r2, [pc, #332]	; (80101e8 <_strtod_l+0x960>)
 801009c:	465b      	mov	r3, fp
 801009e:	2900      	cmp	r1, #0
 80100a0:	f000 8081 	beq.w	80101a6 <_strtod_l+0x91e>
 80100a4:	ea02 010b 	and.w	r1, r2, fp
 80100a8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80100ac:	dc7b      	bgt.n	80101a6 <_strtod_l+0x91e>
 80100ae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80100b2:	f77f aea9 	ble.w	800fe08 <_strtod_l+0x580>
 80100b6:	4b4d      	ldr	r3, [pc, #308]	; (80101ec <_strtod_l+0x964>)
 80100b8:	4650      	mov	r0, sl
 80100ba:	4659      	mov	r1, fp
 80100bc:	2200      	movs	r2, #0
 80100be:	f7f0 fabb 	bl	8000638 <__aeabi_dmul>
 80100c2:	460b      	mov	r3, r1
 80100c4:	4303      	orrs	r3, r0
 80100c6:	bf08      	it	eq
 80100c8:	2322      	moveq	r3, #34	; 0x22
 80100ca:	4682      	mov	sl, r0
 80100cc:	468b      	mov	fp, r1
 80100ce:	bf08      	it	eq
 80100d0:	6023      	streq	r3, [r4, #0]
 80100d2:	e62b      	b.n	800fd2c <_strtod_l+0x4a4>
 80100d4:	f04f 32ff 	mov.w	r2, #4294967295
 80100d8:	fa02 f303 	lsl.w	r3, r2, r3
 80100dc:	ea03 0a0a 	and.w	sl, r3, sl
 80100e0:	e6e3      	b.n	800feaa <_strtod_l+0x622>
 80100e2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80100e6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80100ea:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80100ee:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80100f2:	fa01 f308 	lsl.w	r3, r1, r8
 80100f6:	9308      	str	r3, [sp, #32]
 80100f8:	910d      	str	r1, [sp, #52]	; 0x34
 80100fa:	e746      	b.n	800ff8a <_strtod_l+0x702>
 80100fc:	2300      	movs	r3, #0
 80100fe:	9308      	str	r3, [sp, #32]
 8010100:	2301      	movs	r3, #1
 8010102:	930d      	str	r3, [sp, #52]	; 0x34
 8010104:	e741      	b.n	800ff8a <_strtod_l+0x702>
 8010106:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010108:	4642      	mov	r2, r8
 801010a:	4620      	mov	r0, r4
 801010c:	f001 fee6 	bl	8011edc <__lshift>
 8010110:	9018      	str	r0, [sp, #96]	; 0x60
 8010112:	2800      	cmp	r0, #0
 8010114:	f47f af6b 	bne.w	800ffee <_strtod_l+0x766>
 8010118:	e5fe      	b.n	800fd18 <_strtod_l+0x490>
 801011a:	465f      	mov	r7, fp
 801011c:	d16e      	bne.n	80101fc <_strtod_l+0x974>
 801011e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010120:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010124:	b342      	cbz	r2, 8010178 <_strtod_l+0x8f0>
 8010126:	4a32      	ldr	r2, [pc, #200]	; (80101f0 <_strtod_l+0x968>)
 8010128:	4293      	cmp	r3, r2
 801012a:	d128      	bne.n	801017e <_strtod_l+0x8f6>
 801012c:	9b04      	ldr	r3, [sp, #16]
 801012e:	4651      	mov	r1, sl
 8010130:	b1eb      	cbz	r3, 801016e <_strtod_l+0x8e6>
 8010132:	4b2d      	ldr	r3, [pc, #180]	; (80101e8 <_strtod_l+0x960>)
 8010134:	403b      	ands	r3, r7
 8010136:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801013a:	f04f 32ff 	mov.w	r2, #4294967295
 801013e:	d819      	bhi.n	8010174 <_strtod_l+0x8ec>
 8010140:	0d1b      	lsrs	r3, r3, #20
 8010142:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010146:	fa02 f303 	lsl.w	r3, r2, r3
 801014a:	4299      	cmp	r1, r3
 801014c:	d117      	bne.n	801017e <_strtod_l+0x8f6>
 801014e:	4b29      	ldr	r3, [pc, #164]	; (80101f4 <_strtod_l+0x96c>)
 8010150:	429f      	cmp	r7, r3
 8010152:	d102      	bne.n	801015a <_strtod_l+0x8d2>
 8010154:	3101      	adds	r1, #1
 8010156:	f43f addf 	beq.w	800fd18 <_strtod_l+0x490>
 801015a:	4b23      	ldr	r3, [pc, #140]	; (80101e8 <_strtod_l+0x960>)
 801015c:	403b      	ands	r3, r7
 801015e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8010162:	f04f 0a00 	mov.w	sl, #0
 8010166:	9b04      	ldr	r3, [sp, #16]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d1a4      	bne.n	80100b6 <_strtod_l+0x82e>
 801016c:	e5de      	b.n	800fd2c <_strtod_l+0x4a4>
 801016e:	f04f 33ff 	mov.w	r3, #4294967295
 8010172:	e7ea      	b.n	801014a <_strtod_l+0x8c2>
 8010174:	4613      	mov	r3, r2
 8010176:	e7e8      	b.n	801014a <_strtod_l+0x8c2>
 8010178:	ea53 030a 	orrs.w	r3, r3, sl
 801017c:	d08c      	beq.n	8010098 <_strtod_l+0x810>
 801017e:	9b08      	ldr	r3, [sp, #32]
 8010180:	b1db      	cbz	r3, 80101ba <_strtod_l+0x932>
 8010182:	423b      	tst	r3, r7
 8010184:	d0ef      	beq.n	8010166 <_strtod_l+0x8de>
 8010186:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010188:	9a04      	ldr	r2, [sp, #16]
 801018a:	4650      	mov	r0, sl
 801018c:	4659      	mov	r1, fp
 801018e:	b1c3      	cbz	r3, 80101c2 <_strtod_l+0x93a>
 8010190:	f7ff fb5d 	bl	800f84e <sulp>
 8010194:	4602      	mov	r2, r0
 8010196:	460b      	mov	r3, r1
 8010198:	ec51 0b18 	vmov	r0, r1, d8
 801019c:	f7f0 f896 	bl	80002cc <__adddf3>
 80101a0:	4682      	mov	sl, r0
 80101a2:	468b      	mov	fp, r1
 80101a4:	e7df      	b.n	8010166 <_strtod_l+0x8de>
 80101a6:	4013      	ands	r3, r2
 80101a8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80101ac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80101b0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80101b4:	f04f 3aff 	mov.w	sl, #4294967295
 80101b8:	e7d5      	b.n	8010166 <_strtod_l+0x8de>
 80101ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80101bc:	ea13 0f0a 	tst.w	r3, sl
 80101c0:	e7e0      	b.n	8010184 <_strtod_l+0x8fc>
 80101c2:	f7ff fb44 	bl	800f84e <sulp>
 80101c6:	4602      	mov	r2, r0
 80101c8:	460b      	mov	r3, r1
 80101ca:	ec51 0b18 	vmov	r0, r1, d8
 80101ce:	f7f0 f87b 	bl	80002c8 <__aeabi_dsub>
 80101d2:	2200      	movs	r2, #0
 80101d4:	2300      	movs	r3, #0
 80101d6:	4682      	mov	sl, r0
 80101d8:	468b      	mov	fp, r1
 80101da:	f7f0 fc95 	bl	8000b08 <__aeabi_dcmpeq>
 80101de:	2800      	cmp	r0, #0
 80101e0:	d0c1      	beq.n	8010166 <_strtod_l+0x8de>
 80101e2:	e611      	b.n	800fe08 <_strtod_l+0x580>
 80101e4:	fffffc02 	.word	0xfffffc02
 80101e8:	7ff00000 	.word	0x7ff00000
 80101ec:	39500000 	.word	0x39500000
 80101f0:	000fffff 	.word	0x000fffff
 80101f4:	7fefffff 	.word	0x7fefffff
 80101f8:	08013ed0 	.word	0x08013ed0
 80101fc:	4631      	mov	r1, r6
 80101fe:	4628      	mov	r0, r5
 8010200:	f002 f85a 	bl	80122b8 <__ratio>
 8010204:	ec59 8b10 	vmov	r8, r9, d0
 8010208:	ee10 0a10 	vmov	r0, s0
 801020c:	2200      	movs	r2, #0
 801020e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010212:	4649      	mov	r1, r9
 8010214:	f7f0 fc8c 	bl	8000b30 <__aeabi_dcmple>
 8010218:	2800      	cmp	r0, #0
 801021a:	d07a      	beq.n	8010312 <_strtod_l+0xa8a>
 801021c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801021e:	2b00      	cmp	r3, #0
 8010220:	d04a      	beq.n	80102b8 <_strtod_l+0xa30>
 8010222:	4b95      	ldr	r3, [pc, #596]	; (8010478 <_strtod_l+0xbf0>)
 8010224:	2200      	movs	r2, #0
 8010226:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801022a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010478 <_strtod_l+0xbf0>
 801022e:	f04f 0800 	mov.w	r8, #0
 8010232:	4b92      	ldr	r3, [pc, #584]	; (801047c <_strtod_l+0xbf4>)
 8010234:	403b      	ands	r3, r7
 8010236:	930d      	str	r3, [sp, #52]	; 0x34
 8010238:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801023a:	4b91      	ldr	r3, [pc, #580]	; (8010480 <_strtod_l+0xbf8>)
 801023c:	429a      	cmp	r2, r3
 801023e:	f040 80b0 	bne.w	80103a2 <_strtod_l+0xb1a>
 8010242:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010246:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801024a:	ec4b ab10 	vmov	d0, sl, fp
 801024e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010252:	f001 ff59 	bl	8012108 <__ulp>
 8010256:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801025a:	ec53 2b10 	vmov	r2, r3, d0
 801025e:	f7f0 f9eb 	bl	8000638 <__aeabi_dmul>
 8010262:	4652      	mov	r2, sl
 8010264:	465b      	mov	r3, fp
 8010266:	f7f0 f831 	bl	80002cc <__adddf3>
 801026a:	460b      	mov	r3, r1
 801026c:	4983      	ldr	r1, [pc, #524]	; (801047c <_strtod_l+0xbf4>)
 801026e:	4a85      	ldr	r2, [pc, #532]	; (8010484 <_strtod_l+0xbfc>)
 8010270:	4019      	ands	r1, r3
 8010272:	4291      	cmp	r1, r2
 8010274:	4682      	mov	sl, r0
 8010276:	d960      	bls.n	801033a <_strtod_l+0xab2>
 8010278:	ee18 3a90 	vmov	r3, s17
 801027c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010280:	4293      	cmp	r3, r2
 8010282:	d104      	bne.n	801028e <_strtod_l+0xa06>
 8010284:	ee18 3a10 	vmov	r3, s16
 8010288:	3301      	adds	r3, #1
 801028a:	f43f ad45 	beq.w	800fd18 <_strtod_l+0x490>
 801028e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8010490 <_strtod_l+0xc08>
 8010292:	f04f 3aff 	mov.w	sl, #4294967295
 8010296:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010298:	4620      	mov	r0, r4
 801029a:	f001 fc03 	bl	8011aa4 <_Bfree>
 801029e:	9905      	ldr	r1, [sp, #20]
 80102a0:	4620      	mov	r0, r4
 80102a2:	f001 fbff 	bl	8011aa4 <_Bfree>
 80102a6:	4631      	mov	r1, r6
 80102a8:	4620      	mov	r0, r4
 80102aa:	f001 fbfb 	bl	8011aa4 <_Bfree>
 80102ae:	4629      	mov	r1, r5
 80102b0:	4620      	mov	r0, r4
 80102b2:	f001 fbf7 	bl	8011aa4 <_Bfree>
 80102b6:	e61a      	b.n	800feee <_strtod_l+0x666>
 80102b8:	f1ba 0f00 	cmp.w	sl, #0
 80102bc:	d11b      	bne.n	80102f6 <_strtod_l+0xa6e>
 80102be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80102c2:	b9f3      	cbnz	r3, 8010302 <_strtod_l+0xa7a>
 80102c4:	4b6c      	ldr	r3, [pc, #432]	; (8010478 <_strtod_l+0xbf0>)
 80102c6:	2200      	movs	r2, #0
 80102c8:	4640      	mov	r0, r8
 80102ca:	4649      	mov	r1, r9
 80102cc:	f7f0 fc26 	bl	8000b1c <__aeabi_dcmplt>
 80102d0:	b9d0      	cbnz	r0, 8010308 <_strtod_l+0xa80>
 80102d2:	4640      	mov	r0, r8
 80102d4:	4649      	mov	r1, r9
 80102d6:	4b6c      	ldr	r3, [pc, #432]	; (8010488 <_strtod_l+0xc00>)
 80102d8:	2200      	movs	r2, #0
 80102da:	f7f0 f9ad 	bl	8000638 <__aeabi_dmul>
 80102de:	4680      	mov	r8, r0
 80102e0:	4689      	mov	r9, r1
 80102e2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80102e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80102ea:	9315      	str	r3, [sp, #84]	; 0x54
 80102ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80102f0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80102f4:	e79d      	b.n	8010232 <_strtod_l+0x9aa>
 80102f6:	f1ba 0f01 	cmp.w	sl, #1
 80102fa:	d102      	bne.n	8010302 <_strtod_l+0xa7a>
 80102fc:	2f00      	cmp	r7, #0
 80102fe:	f43f ad83 	beq.w	800fe08 <_strtod_l+0x580>
 8010302:	4b62      	ldr	r3, [pc, #392]	; (801048c <_strtod_l+0xc04>)
 8010304:	2200      	movs	r2, #0
 8010306:	e78e      	b.n	8010226 <_strtod_l+0x99e>
 8010308:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8010488 <_strtod_l+0xc00>
 801030c:	f04f 0800 	mov.w	r8, #0
 8010310:	e7e7      	b.n	80102e2 <_strtod_l+0xa5a>
 8010312:	4b5d      	ldr	r3, [pc, #372]	; (8010488 <_strtod_l+0xc00>)
 8010314:	4640      	mov	r0, r8
 8010316:	4649      	mov	r1, r9
 8010318:	2200      	movs	r2, #0
 801031a:	f7f0 f98d 	bl	8000638 <__aeabi_dmul>
 801031e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010320:	4680      	mov	r8, r0
 8010322:	4689      	mov	r9, r1
 8010324:	b933      	cbnz	r3, 8010334 <_strtod_l+0xaac>
 8010326:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801032a:	900e      	str	r0, [sp, #56]	; 0x38
 801032c:	930f      	str	r3, [sp, #60]	; 0x3c
 801032e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8010332:	e7dd      	b.n	80102f0 <_strtod_l+0xa68>
 8010334:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8010338:	e7f9      	b.n	801032e <_strtod_l+0xaa6>
 801033a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801033e:	9b04      	ldr	r3, [sp, #16]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d1a8      	bne.n	8010296 <_strtod_l+0xa0e>
 8010344:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010348:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801034a:	0d1b      	lsrs	r3, r3, #20
 801034c:	051b      	lsls	r3, r3, #20
 801034e:	429a      	cmp	r2, r3
 8010350:	d1a1      	bne.n	8010296 <_strtod_l+0xa0e>
 8010352:	4640      	mov	r0, r8
 8010354:	4649      	mov	r1, r9
 8010356:	f7f0 fccf 	bl	8000cf8 <__aeabi_d2lz>
 801035a:	f7f0 f93f 	bl	80005dc <__aeabi_l2d>
 801035e:	4602      	mov	r2, r0
 8010360:	460b      	mov	r3, r1
 8010362:	4640      	mov	r0, r8
 8010364:	4649      	mov	r1, r9
 8010366:	f7ef ffaf 	bl	80002c8 <__aeabi_dsub>
 801036a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801036c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010370:	ea43 030a 	orr.w	r3, r3, sl
 8010374:	4313      	orrs	r3, r2
 8010376:	4680      	mov	r8, r0
 8010378:	4689      	mov	r9, r1
 801037a:	d055      	beq.n	8010428 <_strtod_l+0xba0>
 801037c:	a336      	add	r3, pc, #216	; (adr r3, 8010458 <_strtod_l+0xbd0>)
 801037e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010382:	f7f0 fbcb 	bl	8000b1c <__aeabi_dcmplt>
 8010386:	2800      	cmp	r0, #0
 8010388:	f47f acd0 	bne.w	800fd2c <_strtod_l+0x4a4>
 801038c:	a334      	add	r3, pc, #208	; (adr r3, 8010460 <_strtod_l+0xbd8>)
 801038e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010392:	4640      	mov	r0, r8
 8010394:	4649      	mov	r1, r9
 8010396:	f7f0 fbdf 	bl	8000b58 <__aeabi_dcmpgt>
 801039a:	2800      	cmp	r0, #0
 801039c:	f43f af7b 	beq.w	8010296 <_strtod_l+0xa0e>
 80103a0:	e4c4      	b.n	800fd2c <_strtod_l+0x4a4>
 80103a2:	9b04      	ldr	r3, [sp, #16]
 80103a4:	b333      	cbz	r3, 80103f4 <_strtod_l+0xb6c>
 80103a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80103a8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80103ac:	d822      	bhi.n	80103f4 <_strtod_l+0xb6c>
 80103ae:	a32e      	add	r3, pc, #184	; (adr r3, 8010468 <_strtod_l+0xbe0>)
 80103b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103b4:	4640      	mov	r0, r8
 80103b6:	4649      	mov	r1, r9
 80103b8:	f7f0 fbba 	bl	8000b30 <__aeabi_dcmple>
 80103bc:	b1a0      	cbz	r0, 80103e8 <_strtod_l+0xb60>
 80103be:	4649      	mov	r1, r9
 80103c0:	4640      	mov	r0, r8
 80103c2:	f7f0 fc11 	bl	8000be8 <__aeabi_d2uiz>
 80103c6:	2801      	cmp	r0, #1
 80103c8:	bf38      	it	cc
 80103ca:	2001      	movcc	r0, #1
 80103cc:	f7f0 f8ba 	bl	8000544 <__aeabi_ui2d>
 80103d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103d2:	4680      	mov	r8, r0
 80103d4:	4689      	mov	r9, r1
 80103d6:	bb23      	cbnz	r3, 8010422 <_strtod_l+0xb9a>
 80103d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80103dc:	9010      	str	r0, [sp, #64]	; 0x40
 80103de:	9311      	str	r3, [sp, #68]	; 0x44
 80103e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80103e4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80103e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80103ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80103ec:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80103f0:	1a9b      	subs	r3, r3, r2
 80103f2:	9309      	str	r3, [sp, #36]	; 0x24
 80103f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80103f8:	eeb0 0a48 	vmov.f32	s0, s16
 80103fc:	eef0 0a68 	vmov.f32	s1, s17
 8010400:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010404:	f001 fe80 	bl	8012108 <__ulp>
 8010408:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801040c:	ec53 2b10 	vmov	r2, r3, d0
 8010410:	f7f0 f912 	bl	8000638 <__aeabi_dmul>
 8010414:	ec53 2b18 	vmov	r2, r3, d8
 8010418:	f7ef ff58 	bl	80002cc <__adddf3>
 801041c:	4682      	mov	sl, r0
 801041e:	468b      	mov	fp, r1
 8010420:	e78d      	b.n	801033e <_strtod_l+0xab6>
 8010422:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8010426:	e7db      	b.n	80103e0 <_strtod_l+0xb58>
 8010428:	a311      	add	r3, pc, #68	; (adr r3, 8010470 <_strtod_l+0xbe8>)
 801042a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801042e:	f7f0 fb75 	bl	8000b1c <__aeabi_dcmplt>
 8010432:	e7b2      	b.n	801039a <_strtod_l+0xb12>
 8010434:	2300      	movs	r3, #0
 8010436:	930a      	str	r3, [sp, #40]	; 0x28
 8010438:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801043a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801043c:	6013      	str	r3, [r2, #0]
 801043e:	f7ff ba6b 	b.w	800f918 <_strtod_l+0x90>
 8010442:	2a65      	cmp	r2, #101	; 0x65
 8010444:	f43f ab5f 	beq.w	800fb06 <_strtod_l+0x27e>
 8010448:	2a45      	cmp	r2, #69	; 0x45
 801044a:	f43f ab5c 	beq.w	800fb06 <_strtod_l+0x27e>
 801044e:	2301      	movs	r3, #1
 8010450:	f7ff bb94 	b.w	800fb7c <_strtod_l+0x2f4>
 8010454:	f3af 8000 	nop.w
 8010458:	94a03595 	.word	0x94a03595
 801045c:	3fdfffff 	.word	0x3fdfffff
 8010460:	35afe535 	.word	0x35afe535
 8010464:	3fe00000 	.word	0x3fe00000
 8010468:	ffc00000 	.word	0xffc00000
 801046c:	41dfffff 	.word	0x41dfffff
 8010470:	94a03595 	.word	0x94a03595
 8010474:	3fcfffff 	.word	0x3fcfffff
 8010478:	3ff00000 	.word	0x3ff00000
 801047c:	7ff00000 	.word	0x7ff00000
 8010480:	7fe00000 	.word	0x7fe00000
 8010484:	7c9fffff 	.word	0x7c9fffff
 8010488:	3fe00000 	.word	0x3fe00000
 801048c:	bff00000 	.word	0xbff00000
 8010490:	7fefffff 	.word	0x7fefffff

08010494 <_strtod_r>:
 8010494:	4b01      	ldr	r3, [pc, #4]	; (801049c <_strtod_r+0x8>)
 8010496:	f7ff b9f7 	b.w	800f888 <_strtod_l>
 801049a:	bf00      	nop
 801049c:	20000330 	.word	0x20000330

080104a0 <_strtol_l.constprop.0>:
 80104a0:	2b01      	cmp	r3, #1
 80104a2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104a6:	d001      	beq.n	80104ac <_strtol_l.constprop.0+0xc>
 80104a8:	2b24      	cmp	r3, #36	; 0x24
 80104aa:	d906      	bls.n	80104ba <_strtol_l.constprop.0+0x1a>
 80104ac:	f7fe fa62 	bl	800e974 <__errno>
 80104b0:	2316      	movs	r3, #22
 80104b2:	6003      	str	r3, [r0, #0]
 80104b4:	2000      	movs	r0, #0
 80104b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104ba:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80105a0 <_strtol_l.constprop.0+0x100>
 80104be:	460d      	mov	r5, r1
 80104c0:	462e      	mov	r6, r5
 80104c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80104c6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80104ca:	f017 0708 	ands.w	r7, r7, #8
 80104ce:	d1f7      	bne.n	80104c0 <_strtol_l.constprop.0+0x20>
 80104d0:	2c2d      	cmp	r4, #45	; 0x2d
 80104d2:	d132      	bne.n	801053a <_strtol_l.constprop.0+0x9a>
 80104d4:	782c      	ldrb	r4, [r5, #0]
 80104d6:	2701      	movs	r7, #1
 80104d8:	1cb5      	adds	r5, r6, #2
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d05b      	beq.n	8010596 <_strtol_l.constprop.0+0xf6>
 80104de:	2b10      	cmp	r3, #16
 80104e0:	d109      	bne.n	80104f6 <_strtol_l.constprop.0+0x56>
 80104e2:	2c30      	cmp	r4, #48	; 0x30
 80104e4:	d107      	bne.n	80104f6 <_strtol_l.constprop.0+0x56>
 80104e6:	782c      	ldrb	r4, [r5, #0]
 80104e8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80104ec:	2c58      	cmp	r4, #88	; 0x58
 80104ee:	d14d      	bne.n	801058c <_strtol_l.constprop.0+0xec>
 80104f0:	786c      	ldrb	r4, [r5, #1]
 80104f2:	2310      	movs	r3, #16
 80104f4:	3502      	adds	r5, #2
 80104f6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80104fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80104fe:	f04f 0c00 	mov.w	ip, #0
 8010502:	fbb8 f9f3 	udiv	r9, r8, r3
 8010506:	4666      	mov	r6, ip
 8010508:	fb03 8a19 	mls	sl, r3, r9, r8
 801050c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8010510:	f1be 0f09 	cmp.w	lr, #9
 8010514:	d816      	bhi.n	8010544 <_strtol_l.constprop.0+0xa4>
 8010516:	4674      	mov	r4, lr
 8010518:	42a3      	cmp	r3, r4
 801051a:	dd24      	ble.n	8010566 <_strtol_l.constprop.0+0xc6>
 801051c:	f1bc 0f00 	cmp.w	ip, #0
 8010520:	db1e      	blt.n	8010560 <_strtol_l.constprop.0+0xc0>
 8010522:	45b1      	cmp	r9, r6
 8010524:	d31c      	bcc.n	8010560 <_strtol_l.constprop.0+0xc0>
 8010526:	d101      	bne.n	801052c <_strtol_l.constprop.0+0x8c>
 8010528:	45a2      	cmp	sl, r4
 801052a:	db19      	blt.n	8010560 <_strtol_l.constprop.0+0xc0>
 801052c:	fb06 4603 	mla	r6, r6, r3, r4
 8010530:	f04f 0c01 	mov.w	ip, #1
 8010534:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010538:	e7e8      	b.n	801050c <_strtol_l.constprop.0+0x6c>
 801053a:	2c2b      	cmp	r4, #43	; 0x2b
 801053c:	bf04      	itt	eq
 801053e:	782c      	ldrbeq	r4, [r5, #0]
 8010540:	1cb5      	addeq	r5, r6, #2
 8010542:	e7ca      	b.n	80104da <_strtol_l.constprop.0+0x3a>
 8010544:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8010548:	f1be 0f19 	cmp.w	lr, #25
 801054c:	d801      	bhi.n	8010552 <_strtol_l.constprop.0+0xb2>
 801054e:	3c37      	subs	r4, #55	; 0x37
 8010550:	e7e2      	b.n	8010518 <_strtol_l.constprop.0+0x78>
 8010552:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8010556:	f1be 0f19 	cmp.w	lr, #25
 801055a:	d804      	bhi.n	8010566 <_strtol_l.constprop.0+0xc6>
 801055c:	3c57      	subs	r4, #87	; 0x57
 801055e:	e7db      	b.n	8010518 <_strtol_l.constprop.0+0x78>
 8010560:	f04f 3cff 	mov.w	ip, #4294967295
 8010564:	e7e6      	b.n	8010534 <_strtol_l.constprop.0+0x94>
 8010566:	f1bc 0f00 	cmp.w	ip, #0
 801056a:	da05      	bge.n	8010578 <_strtol_l.constprop.0+0xd8>
 801056c:	2322      	movs	r3, #34	; 0x22
 801056e:	6003      	str	r3, [r0, #0]
 8010570:	4646      	mov	r6, r8
 8010572:	b942      	cbnz	r2, 8010586 <_strtol_l.constprop.0+0xe6>
 8010574:	4630      	mov	r0, r6
 8010576:	e79e      	b.n	80104b6 <_strtol_l.constprop.0+0x16>
 8010578:	b107      	cbz	r7, 801057c <_strtol_l.constprop.0+0xdc>
 801057a:	4276      	negs	r6, r6
 801057c:	2a00      	cmp	r2, #0
 801057e:	d0f9      	beq.n	8010574 <_strtol_l.constprop.0+0xd4>
 8010580:	f1bc 0f00 	cmp.w	ip, #0
 8010584:	d000      	beq.n	8010588 <_strtol_l.constprop.0+0xe8>
 8010586:	1e69      	subs	r1, r5, #1
 8010588:	6011      	str	r1, [r2, #0]
 801058a:	e7f3      	b.n	8010574 <_strtol_l.constprop.0+0xd4>
 801058c:	2430      	movs	r4, #48	; 0x30
 801058e:	2b00      	cmp	r3, #0
 8010590:	d1b1      	bne.n	80104f6 <_strtol_l.constprop.0+0x56>
 8010592:	2308      	movs	r3, #8
 8010594:	e7af      	b.n	80104f6 <_strtol_l.constprop.0+0x56>
 8010596:	2c30      	cmp	r4, #48	; 0x30
 8010598:	d0a5      	beq.n	80104e6 <_strtol_l.constprop.0+0x46>
 801059a:	230a      	movs	r3, #10
 801059c:	e7ab      	b.n	80104f6 <_strtol_l.constprop.0+0x56>
 801059e:	bf00      	nop
 80105a0:	08013ef9 	.word	0x08013ef9

080105a4 <_strtol_r>:
 80105a4:	f7ff bf7c 	b.w	80104a0 <_strtol_l.constprop.0>

080105a8 <_write_r>:
 80105a8:	b538      	push	{r3, r4, r5, lr}
 80105aa:	4d07      	ldr	r5, [pc, #28]	; (80105c8 <_write_r+0x20>)
 80105ac:	4604      	mov	r4, r0
 80105ae:	4608      	mov	r0, r1
 80105b0:	4611      	mov	r1, r2
 80105b2:	2200      	movs	r2, #0
 80105b4:	602a      	str	r2, [r5, #0]
 80105b6:	461a      	mov	r2, r3
 80105b8:	f7f1 fe4b 	bl	8002252 <_write>
 80105bc:	1c43      	adds	r3, r0, #1
 80105be:	d102      	bne.n	80105c6 <_write_r+0x1e>
 80105c0:	682b      	ldr	r3, [r5, #0]
 80105c2:	b103      	cbz	r3, 80105c6 <_write_r+0x1e>
 80105c4:	6023      	str	r3, [r4, #0]
 80105c6:	bd38      	pop	{r3, r4, r5, pc}
 80105c8:	20000770 	.word	0x20000770

080105cc <_close_r>:
 80105cc:	b538      	push	{r3, r4, r5, lr}
 80105ce:	4d06      	ldr	r5, [pc, #24]	; (80105e8 <_close_r+0x1c>)
 80105d0:	2300      	movs	r3, #0
 80105d2:	4604      	mov	r4, r0
 80105d4:	4608      	mov	r0, r1
 80105d6:	602b      	str	r3, [r5, #0]
 80105d8:	f7f1 fe57 	bl	800228a <_close>
 80105dc:	1c43      	adds	r3, r0, #1
 80105de:	d102      	bne.n	80105e6 <_close_r+0x1a>
 80105e0:	682b      	ldr	r3, [r5, #0]
 80105e2:	b103      	cbz	r3, 80105e6 <_close_r+0x1a>
 80105e4:	6023      	str	r3, [r4, #0]
 80105e6:	bd38      	pop	{r3, r4, r5, pc}
 80105e8:	20000770 	.word	0x20000770

080105ec <quorem>:
 80105ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105f0:	6903      	ldr	r3, [r0, #16]
 80105f2:	690c      	ldr	r4, [r1, #16]
 80105f4:	42a3      	cmp	r3, r4
 80105f6:	4607      	mov	r7, r0
 80105f8:	f2c0 8081 	blt.w	80106fe <quorem+0x112>
 80105fc:	3c01      	subs	r4, #1
 80105fe:	f101 0814 	add.w	r8, r1, #20
 8010602:	f100 0514 	add.w	r5, r0, #20
 8010606:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801060a:	9301      	str	r3, [sp, #4]
 801060c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010610:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010614:	3301      	adds	r3, #1
 8010616:	429a      	cmp	r2, r3
 8010618:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801061c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010620:	fbb2 f6f3 	udiv	r6, r2, r3
 8010624:	d331      	bcc.n	801068a <quorem+0x9e>
 8010626:	f04f 0e00 	mov.w	lr, #0
 801062a:	4640      	mov	r0, r8
 801062c:	46ac      	mov	ip, r5
 801062e:	46f2      	mov	sl, lr
 8010630:	f850 2b04 	ldr.w	r2, [r0], #4
 8010634:	b293      	uxth	r3, r2
 8010636:	fb06 e303 	mla	r3, r6, r3, lr
 801063a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801063e:	b29b      	uxth	r3, r3
 8010640:	ebaa 0303 	sub.w	r3, sl, r3
 8010644:	f8dc a000 	ldr.w	sl, [ip]
 8010648:	0c12      	lsrs	r2, r2, #16
 801064a:	fa13 f38a 	uxtah	r3, r3, sl
 801064e:	fb06 e202 	mla	r2, r6, r2, lr
 8010652:	9300      	str	r3, [sp, #0]
 8010654:	9b00      	ldr	r3, [sp, #0]
 8010656:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801065a:	b292      	uxth	r2, r2
 801065c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010660:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010664:	f8bd 3000 	ldrh.w	r3, [sp]
 8010668:	4581      	cmp	r9, r0
 801066a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801066e:	f84c 3b04 	str.w	r3, [ip], #4
 8010672:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010676:	d2db      	bcs.n	8010630 <quorem+0x44>
 8010678:	f855 300b 	ldr.w	r3, [r5, fp]
 801067c:	b92b      	cbnz	r3, 801068a <quorem+0x9e>
 801067e:	9b01      	ldr	r3, [sp, #4]
 8010680:	3b04      	subs	r3, #4
 8010682:	429d      	cmp	r5, r3
 8010684:	461a      	mov	r2, r3
 8010686:	d32e      	bcc.n	80106e6 <quorem+0xfa>
 8010688:	613c      	str	r4, [r7, #16]
 801068a:	4638      	mov	r0, r7
 801068c:	f001 fc96 	bl	8011fbc <__mcmp>
 8010690:	2800      	cmp	r0, #0
 8010692:	db24      	blt.n	80106de <quorem+0xf2>
 8010694:	3601      	adds	r6, #1
 8010696:	4628      	mov	r0, r5
 8010698:	f04f 0c00 	mov.w	ip, #0
 801069c:	f858 2b04 	ldr.w	r2, [r8], #4
 80106a0:	f8d0 e000 	ldr.w	lr, [r0]
 80106a4:	b293      	uxth	r3, r2
 80106a6:	ebac 0303 	sub.w	r3, ip, r3
 80106aa:	0c12      	lsrs	r2, r2, #16
 80106ac:	fa13 f38e 	uxtah	r3, r3, lr
 80106b0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80106b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80106b8:	b29b      	uxth	r3, r3
 80106ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80106be:	45c1      	cmp	r9, r8
 80106c0:	f840 3b04 	str.w	r3, [r0], #4
 80106c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80106c8:	d2e8      	bcs.n	801069c <quorem+0xb0>
 80106ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80106ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80106d2:	b922      	cbnz	r2, 80106de <quorem+0xf2>
 80106d4:	3b04      	subs	r3, #4
 80106d6:	429d      	cmp	r5, r3
 80106d8:	461a      	mov	r2, r3
 80106da:	d30a      	bcc.n	80106f2 <quorem+0x106>
 80106dc:	613c      	str	r4, [r7, #16]
 80106de:	4630      	mov	r0, r6
 80106e0:	b003      	add	sp, #12
 80106e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106e6:	6812      	ldr	r2, [r2, #0]
 80106e8:	3b04      	subs	r3, #4
 80106ea:	2a00      	cmp	r2, #0
 80106ec:	d1cc      	bne.n	8010688 <quorem+0x9c>
 80106ee:	3c01      	subs	r4, #1
 80106f0:	e7c7      	b.n	8010682 <quorem+0x96>
 80106f2:	6812      	ldr	r2, [r2, #0]
 80106f4:	3b04      	subs	r3, #4
 80106f6:	2a00      	cmp	r2, #0
 80106f8:	d1f0      	bne.n	80106dc <quorem+0xf0>
 80106fa:	3c01      	subs	r4, #1
 80106fc:	e7eb      	b.n	80106d6 <quorem+0xea>
 80106fe:	2000      	movs	r0, #0
 8010700:	e7ee      	b.n	80106e0 <quorem+0xf4>
 8010702:	0000      	movs	r0, r0
 8010704:	0000      	movs	r0, r0
	...

08010708 <_dtoa_r>:
 8010708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801070c:	ed2d 8b04 	vpush	{d8-d9}
 8010710:	ec57 6b10 	vmov	r6, r7, d0
 8010714:	b093      	sub	sp, #76	; 0x4c
 8010716:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010718:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801071c:	9106      	str	r1, [sp, #24]
 801071e:	ee10 aa10 	vmov	sl, s0
 8010722:	4604      	mov	r4, r0
 8010724:	9209      	str	r2, [sp, #36]	; 0x24
 8010726:	930c      	str	r3, [sp, #48]	; 0x30
 8010728:	46bb      	mov	fp, r7
 801072a:	b975      	cbnz	r5, 801074a <_dtoa_r+0x42>
 801072c:	2010      	movs	r0, #16
 801072e:	f001 f95f 	bl	80119f0 <malloc>
 8010732:	4602      	mov	r2, r0
 8010734:	6260      	str	r0, [r4, #36]	; 0x24
 8010736:	b920      	cbnz	r0, 8010742 <_dtoa_r+0x3a>
 8010738:	4ba7      	ldr	r3, [pc, #668]	; (80109d8 <_dtoa_r+0x2d0>)
 801073a:	21ea      	movs	r1, #234	; 0xea
 801073c:	48a7      	ldr	r0, [pc, #668]	; (80109dc <_dtoa_r+0x2d4>)
 801073e:	f002 fcc7 	bl	80130d0 <__assert_func>
 8010742:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010746:	6005      	str	r5, [r0, #0]
 8010748:	60c5      	str	r5, [r0, #12]
 801074a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801074c:	6819      	ldr	r1, [r3, #0]
 801074e:	b151      	cbz	r1, 8010766 <_dtoa_r+0x5e>
 8010750:	685a      	ldr	r2, [r3, #4]
 8010752:	604a      	str	r2, [r1, #4]
 8010754:	2301      	movs	r3, #1
 8010756:	4093      	lsls	r3, r2
 8010758:	608b      	str	r3, [r1, #8]
 801075a:	4620      	mov	r0, r4
 801075c:	f001 f9a2 	bl	8011aa4 <_Bfree>
 8010760:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010762:	2200      	movs	r2, #0
 8010764:	601a      	str	r2, [r3, #0]
 8010766:	1e3b      	subs	r3, r7, #0
 8010768:	bfaa      	itet	ge
 801076a:	2300      	movge	r3, #0
 801076c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010770:	f8c8 3000 	strge.w	r3, [r8]
 8010774:	4b9a      	ldr	r3, [pc, #616]	; (80109e0 <_dtoa_r+0x2d8>)
 8010776:	bfbc      	itt	lt
 8010778:	2201      	movlt	r2, #1
 801077a:	f8c8 2000 	strlt.w	r2, [r8]
 801077e:	ea33 030b 	bics.w	r3, r3, fp
 8010782:	d11b      	bne.n	80107bc <_dtoa_r+0xb4>
 8010784:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010786:	f242 730f 	movw	r3, #9999	; 0x270f
 801078a:	6013      	str	r3, [r2, #0]
 801078c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010790:	4333      	orrs	r3, r6
 8010792:	f000 8592 	beq.w	80112ba <_dtoa_r+0xbb2>
 8010796:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010798:	b963      	cbnz	r3, 80107b4 <_dtoa_r+0xac>
 801079a:	4b92      	ldr	r3, [pc, #584]	; (80109e4 <_dtoa_r+0x2dc>)
 801079c:	e022      	b.n	80107e4 <_dtoa_r+0xdc>
 801079e:	4b92      	ldr	r3, [pc, #584]	; (80109e8 <_dtoa_r+0x2e0>)
 80107a0:	9301      	str	r3, [sp, #4]
 80107a2:	3308      	adds	r3, #8
 80107a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80107a6:	6013      	str	r3, [r2, #0]
 80107a8:	9801      	ldr	r0, [sp, #4]
 80107aa:	b013      	add	sp, #76	; 0x4c
 80107ac:	ecbd 8b04 	vpop	{d8-d9}
 80107b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107b4:	4b8b      	ldr	r3, [pc, #556]	; (80109e4 <_dtoa_r+0x2dc>)
 80107b6:	9301      	str	r3, [sp, #4]
 80107b8:	3303      	adds	r3, #3
 80107ba:	e7f3      	b.n	80107a4 <_dtoa_r+0x9c>
 80107bc:	2200      	movs	r2, #0
 80107be:	2300      	movs	r3, #0
 80107c0:	4650      	mov	r0, sl
 80107c2:	4659      	mov	r1, fp
 80107c4:	f7f0 f9a0 	bl	8000b08 <__aeabi_dcmpeq>
 80107c8:	ec4b ab19 	vmov	d9, sl, fp
 80107cc:	4680      	mov	r8, r0
 80107ce:	b158      	cbz	r0, 80107e8 <_dtoa_r+0xe0>
 80107d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80107d2:	2301      	movs	r3, #1
 80107d4:	6013      	str	r3, [r2, #0]
 80107d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80107d8:	2b00      	cmp	r3, #0
 80107da:	f000 856b 	beq.w	80112b4 <_dtoa_r+0xbac>
 80107de:	4883      	ldr	r0, [pc, #524]	; (80109ec <_dtoa_r+0x2e4>)
 80107e0:	6018      	str	r0, [r3, #0]
 80107e2:	1e43      	subs	r3, r0, #1
 80107e4:	9301      	str	r3, [sp, #4]
 80107e6:	e7df      	b.n	80107a8 <_dtoa_r+0xa0>
 80107e8:	ec4b ab10 	vmov	d0, sl, fp
 80107ec:	aa10      	add	r2, sp, #64	; 0x40
 80107ee:	a911      	add	r1, sp, #68	; 0x44
 80107f0:	4620      	mov	r0, r4
 80107f2:	f001 fd05 	bl	8012200 <__d2b>
 80107f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80107fa:	ee08 0a10 	vmov	s16, r0
 80107fe:	2d00      	cmp	r5, #0
 8010800:	f000 8084 	beq.w	801090c <_dtoa_r+0x204>
 8010804:	ee19 3a90 	vmov	r3, s19
 8010808:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801080c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010810:	4656      	mov	r6, sl
 8010812:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010816:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801081a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 801081e:	4b74      	ldr	r3, [pc, #464]	; (80109f0 <_dtoa_r+0x2e8>)
 8010820:	2200      	movs	r2, #0
 8010822:	4630      	mov	r0, r6
 8010824:	4639      	mov	r1, r7
 8010826:	f7ef fd4f 	bl	80002c8 <__aeabi_dsub>
 801082a:	a365      	add	r3, pc, #404	; (adr r3, 80109c0 <_dtoa_r+0x2b8>)
 801082c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010830:	f7ef ff02 	bl	8000638 <__aeabi_dmul>
 8010834:	a364      	add	r3, pc, #400	; (adr r3, 80109c8 <_dtoa_r+0x2c0>)
 8010836:	e9d3 2300 	ldrd	r2, r3, [r3]
 801083a:	f7ef fd47 	bl	80002cc <__adddf3>
 801083e:	4606      	mov	r6, r0
 8010840:	4628      	mov	r0, r5
 8010842:	460f      	mov	r7, r1
 8010844:	f7ef fe8e 	bl	8000564 <__aeabi_i2d>
 8010848:	a361      	add	r3, pc, #388	; (adr r3, 80109d0 <_dtoa_r+0x2c8>)
 801084a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801084e:	f7ef fef3 	bl	8000638 <__aeabi_dmul>
 8010852:	4602      	mov	r2, r0
 8010854:	460b      	mov	r3, r1
 8010856:	4630      	mov	r0, r6
 8010858:	4639      	mov	r1, r7
 801085a:	f7ef fd37 	bl	80002cc <__adddf3>
 801085e:	4606      	mov	r6, r0
 8010860:	460f      	mov	r7, r1
 8010862:	f7f0 f999 	bl	8000b98 <__aeabi_d2iz>
 8010866:	2200      	movs	r2, #0
 8010868:	9000      	str	r0, [sp, #0]
 801086a:	2300      	movs	r3, #0
 801086c:	4630      	mov	r0, r6
 801086e:	4639      	mov	r1, r7
 8010870:	f7f0 f954 	bl	8000b1c <__aeabi_dcmplt>
 8010874:	b150      	cbz	r0, 801088c <_dtoa_r+0x184>
 8010876:	9800      	ldr	r0, [sp, #0]
 8010878:	f7ef fe74 	bl	8000564 <__aeabi_i2d>
 801087c:	4632      	mov	r2, r6
 801087e:	463b      	mov	r3, r7
 8010880:	f7f0 f942 	bl	8000b08 <__aeabi_dcmpeq>
 8010884:	b910      	cbnz	r0, 801088c <_dtoa_r+0x184>
 8010886:	9b00      	ldr	r3, [sp, #0]
 8010888:	3b01      	subs	r3, #1
 801088a:	9300      	str	r3, [sp, #0]
 801088c:	9b00      	ldr	r3, [sp, #0]
 801088e:	2b16      	cmp	r3, #22
 8010890:	d85a      	bhi.n	8010948 <_dtoa_r+0x240>
 8010892:	9a00      	ldr	r2, [sp, #0]
 8010894:	4b57      	ldr	r3, [pc, #348]	; (80109f4 <_dtoa_r+0x2ec>)
 8010896:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801089a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801089e:	ec51 0b19 	vmov	r0, r1, d9
 80108a2:	f7f0 f93b 	bl	8000b1c <__aeabi_dcmplt>
 80108a6:	2800      	cmp	r0, #0
 80108a8:	d050      	beq.n	801094c <_dtoa_r+0x244>
 80108aa:	9b00      	ldr	r3, [sp, #0]
 80108ac:	3b01      	subs	r3, #1
 80108ae:	9300      	str	r3, [sp, #0]
 80108b0:	2300      	movs	r3, #0
 80108b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80108b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80108b6:	1b5d      	subs	r5, r3, r5
 80108b8:	1e6b      	subs	r3, r5, #1
 80108ba:	9305      	str	r3, [sp, #20]
 80108bc:	bf45      	ittet	mi
 80108be:	f1c5 0301 	rsbmi	r3, r5, #1
 80108c2:	9304      	strmi	r3, [sp, #16]
 80108c4:	2300      	movpl	r3, #0
 80108c6:	2300      	movmi	r3, #0
 80108c8:	bf4c      	ite	mi
 80108ca:	9305      	strmi	r3, [sp, #20]
 80108cc:	9304      	strpl	r3, [sp, #16]
 80108ce:	9b00      	ldr	r3, [sp, #0]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	db3d      	blt.n	8010950 <_dtoa_r+0x248>
 80108d4:	9b05      	ldr	r3, [sp, #20]
 80108d6:	9a00      	ldr	r2, [sp, #0]
 80108d8:	920a      	str	r2, [sp, #40]	; 0x28
 80108da:	4413      	add	r3, r2
 80108dc:	9305      	str	r3, [sp, #20]
 80108de:	2300      	movs	r3, #0
 80108e0:	9307      	str	r3, [sp, #28]
 80108e2:	9b06      	ldr	r3, [sp, #24]
 80108e4:	2b09      	cmp	r3, #9
 80108e6:	f200 8089 	bhi.w	80109fc <_dtoa_r+0x2f4>
 80108ea:	2b05      	cmp	r3, #5
 80108ec:	bfc4      	itt	gt
 80108ee:	3b04      	subgt	r3, #4
 80108f0:	9306      	strgt	r3, [sp, #24]
 80108f2:	9b06      	ldr	r3, [sp, #24]
 80108f4:	f1a3 0302 	sub.w	r3, r3, #2
 80108f8:	bfcc      	ite	gt
 80108fa:	2500      	movgt	r5, #0
 80108fc:	2501      	movle	r5, #1
 80108fe:	2b03      	cmp	r3, #3
 8010900:	f200 8087 	bhi.w	8010a12 <_dtoa_r+0x30a>
 8010904:	e8df f003 	tbb	[pc, r3]
 8010908:	59383a2d 	.word	0x59383a2d
 801090c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010910:	441d      	add	r5, r3
 8010912:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010916:	2b20      	cmp	r3, #32
 8010918:	bfc1      	itttt	gt
 801091a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801091e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010922:	fa0b f303 	lslgt.w	r3, fp, r3
 8010926:	fa26 f000 	lsrgt.w	r0, r6, r0
 801092a:	bfda      	itte	le
 801092c:	f1c3 0320 	rsble	r3, r3, #32
 8010930:	fa06 f003 	lslle.w	r0, r6, r3
 8010934:	4318      	orrgt	r0, r3
 8010936:	f7ef fe05 	bl	8000544 <__aeabi_ui2d>
 801093a:	2301      	movs	r3, #1
 801093c:	4606      	mov	r6, r0
 801093e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010942:	3d01      	subs	r5, #1
 8010944:	930e      	str	r3, [sp, #56]	; 0x38
 8010946:	e76a      	b.n	801081e <_dtoa_r+0x116>
 8010948:	2301      	movs	r3, #1
 801094a:	e7b2      	b.n	80108b2 <_dtoa_r+0x1aa>
 801094c:	900b      	str	r0, [sp, #44]	; 0x2c
 801094e:	e7b1      	b.n	80108b4 <_dtoa_r+0x1ac>
 8010950:	9b04      	ldr	r3, [sp, #16]
 8010952:	9a00      	ldr	r2, [sp, #0]
 8010954:	1a9b      	subs	r3, r3, r2
 8010956:	9304      	str	r3, [sp, #16]
 8010958:	4253      	negs	r3, r2
 801095a:	9307      	str	r3, [sp, #28]
 801095c:	2300      	movs	r3, #0
 801095e:	930a      	str	r3, [sp, #40]	; 0x28
 8010960:	e7bf      	b.n	80108e2 <_dtoa_r+0x1da>
 8010962:	2300      	movs	r3, #0
 8010964:	9308      	str	r3, [sp, #32]
 8010966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010968:	2b00      	cmp	r3, #0
 801096a:	dc55      	bgt.n	8010a18 <_dtoa_r+0x310>
 801096c:	2301      	movs	r3, #1
 801096e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010972:	461a      	mov	r2, r3
 8010974:	9209      	str	r2, [sp, #36]	; 0x24
 8010976:	e00c      	b.n	8010992 <_dtoa_r+0x28a>
 8010978:	2301      	movs	r3, #1
 801097a:	e7f3      	b.n	8010964 <_dtoa_r+0x25c>
 801097c:	2300      	movs	r3, #0
 801097e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010980:	9308      	str	r3, [sp, #32]
 8010982:	9b00      	ldr	r3, [sp, #0]
 8010984:	4413      	add	r3, r2
 8010986:	9302      	str	r3, [sp, #8]
 8010988:	3301      	adds	r3, #1
 801098a:	2b01      	cmp	r3, #1
 801098c:	9303      	str	r3, [sp, #12]
 801098e:	bfb8      	it	lt
 8010990:	2301      	movlt	r3, #1
 8010992:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010994:	2200      	movs	r2, #0
 8010996:	6042      	str	r2, [r0, #4]
 8010998:	2204      	movs	r2, #4
 801099a:	f102 0614 	add.w	r6, r2, #20
 801099e:	429e      	cmp	r6, r3
 80109a0:	6841      	ldr	r1, [r0, #4]
 80109a2:	d93d      	bls.n	8010a20 <_dtoa_r+0x318>
 80109a4:	4620      	mov	r0, r4
 80109a6:	f001 f83d 	bl	8011a24 <_Balloc>
 80109aa:	9001      	str	r0, [sp, #4]
 80109ac:	2800      	cmp	r0, #0
 80109ae:	d13b      	bne.n	8010a28 <_dtoa_r+0x320>
 80109b0:	4b11      	ldr	r3, [pc, #68]	; (80109f8 <_dtoa_r+0x2f0>)
 80109b2:	4602      	mov	r2, r0
 80109b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80109b8:	e6c0      	b.n	801073c <_dtoa_r+0x34>
 80109ba:	2301      	movs	r3, #1
 80109bc:	e7df      	b.n	801097e <_dtoa_r+0x276>
 80109be:	bf00      	nop
 80109c0:	636f4361 	.word	0x636f4361
 80109c4:	3fd287a7 	.word	0x3fd287a7
 80109c8:	8b60c8b3 	.word	0x8b60c8b3
 80109cc:	3fc68a28 	.word	0x3fc68a28
 80109d0:	509f79fb 	.word	0x509f79fb
 80109d4:	3fd34413 	.word	0x3fd34413
 80109d8:	08014006 	.word	0x08014006
 80109dc:	0801401d 	.word	0x0801401d
 80109e0:	7ff00000 	.word	0x7ff00000
 80109e4:	08014002 	.word	0x08014002
 80109e8:	08013ff9 	.word	0x08013ff9
 80109ec:	08014272 	.word	0x08014272
 80109f0:	3ff80000 	.word	0x3ff80000
 80109f4:	08014188 	.word	0x08014188
 80109f8:	08014078 	.word	0x08014078
 80109fc:	2501      	movs	r5, #1
 80109fe:	2300      	movs	r3, #0
 8010a00:	9306      	str	r3, [sp, #24]
 8010a02:	9508      	str	r5, [sp, #32]
 8010a04:	f04f 33ff 	mov.w	r3, #4294967295
 8010a08:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010a0c:	2200      	movs	r2, #0
 8010a0e:	2312      	movs	r3, #18
 8010a10:	e7b0      	b.n	8010974 <_dtoa_r+0x26c>
 8010a12:	2301      	movs	r3, #1
 8010a14:	9308      	str	r3, [sp, #32]
 8010a16:	e7f5      	b.n	8010a04 <_dtoa_r+0x2fc>
 8010a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010a1a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010a1e:	e7b8      	b.n	8010992 <_dtoa_r+0x28a>
 8010a20:	3101      	adds	r1, #1
 8010a22:	6041      	str	r1, [r0, #4]
 8010a24:	0052      	lsls	r2, r2, #1
 8010a26:	e7b8      	b.n	801099a <_dtoa_r+0x292>
 8010a28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010a2a:	9a01      	ldr	r2, [sp, #4]
 8010a2c:	601a      	str	r2, [r3, #0]
 8010a2e:	9b03      	ldr	r3, [sp, #12]
 8010a30:	2b0e      	cmp	r3, #14
 8010a32:	f200 809d 	bhi.w	8010b70 <_dtoa_r+0x468>
 8010a36:	2d00      	cmp	r5, #0
 8010a38:	f000 809a 	beq.w	8010b70 <_dtoa_r+0x468>
 8010a3c:	9b00      	ldr	r3, [sp, #0]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	dd32      	ble.n	8010aa8 <_dtoa_r+0x3a0>
 8010a42:	4ab7      	ldr	r2, [pc, #732]	; (8010d20 <_dtoa_r+0x618>)
 8010a44:	f003 030f 	and.w	r3, r3, #15
 8010a48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010a4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010a50:	9b00      	ldr	r3, [sp, #0]
 8010a52:	05d8      	lsls	r0, r3, #23
 8010a54:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010a58:	d516      	bpl.n	8010a88 <_dtoa_r+0x380>
 8010a5a:	4bb2      	ldr	r3, [pc, #712]	; (8010d24 <_dtoa_r+0x61c>)
 8010a5c:	ec51 0b19 	vmov	r0, r1, d9
 8010a60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010a64:	f7ef ff12 	bl	800088c <__aeabi_ddiv>
 8010a68:	f007 070f 	and.w	r7, r7, #15
 8010a6c:	4682      	mov	sl, r0
 8010a6e:	468b      	mov	fp, r1
 8010a70:	2503      	movs	r5, #3
 8010a72:	4eac      	ldr	r6, [pc, #688]	; (8010d24 <_dtoa_r+0x61c>)
 8010a74:	b957      	cbnz	r7, 8010a8c <_dtoa_r+0x384>
 8010a76:	4642      	mov	r2, r8
 8010a78:	464b      	mov	r3, r9
 8010a7a:	4650      	mov	r0, sl
 8010a7c:	4659      	mov	r1, fp
 8010a7e:	f7ef ff05 	bl	800088c <__aeabi_ddiv>
 8010a82:	4682      	mov	sl, r0
 8010a84:	468b      	mov	fp, r1
 8010a86:	e028      	b.n	8010ada <_dtoa_r+0x3d2>
 8010a88:	2502      	movs	r5, #2
 8010a8a:	e7f2      	b.n	8010a72 <_dtoa_r+0x36a>
 8010a8c:	07f9      	lsls	r1, r7, #31
 8010a8e:	d508      	bpl.n	8010aa2 <_dtoa_r+0x39a>
 8010a90:	4640      	mov	r0, r8
 8010a92:	4649      	mov	r1, r9
 8010a94:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010a98:	f7ef fdce 	bl	8000638 <__aeabi_dmul>
 8010a9c:	3501      	adds	r5, #1
 8010a9e:	4680      	mov	r8, r0
 8010aa0:	4689      	mov	r9, r1
 8010aa2:	107f      	asrs	r7, r7, #1
 8010aa4:	3608      	adds	r6, #8
 8010aa6:	e7e5      	b.n	8010a74 <_dtoa_r+0x36c>
 8010aa8:	f000 809b 	beq.w	8010be2 <_dtoa_r+0x4da>
 8010aac:	9b00      	ldr	r3, [sp, #0]
 8010aae:	4f9d      	ldr	r7, [pc, #628]	; (8010d24 <_dtoa_r+0x61c>)
 8010ab0:	425e      	negs	r6, r3
 8010ab2:	4b9b      	ldr	r3, [pc, #620]	; (8010d20 <_dtoa_r+0x618>)
 8010ab4:	f006 020f 	and.w	r2, r6, #15
 8010ab8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ac0:	ec51 0b19 	vmov	r0, r1, d9
 8010ac4:	f7ef fdb8 	bl	8000638 <__aeabi_dmul>
 8010ac8:	1136      	asrs	r6, r6, #4
 8010aca:	4682      	mov	sl, r0
 8010acc:	468b      	mov	fp, r1
 8010ace:	2300      	movs	r3, #0
 8010ad0:	2502      	movs	r5, #2
 8010ad2:	2e00      	cmp	r6, #0
 8010ad4:	d17a      	bne.n	8010bcc <_dtoa_r+0x4c4>
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d1d3      	bne.n	8010a82 <_dtoa_r+0x37a>
 8010ada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010adc:	2b00      	cmp	r3, #0
 8010ade:	f000 8082 	beq.w	8010be6 <_dtoa_r+0x4de>
 8010ae2:	4b91      	ldr	r3, [pc, #580]	; (8010d28 <_dtoa_r+0x620>)
 8010ae4:	2200      	movs	r2, #0
 8010ae6:	4650      	mov	r0, sl
 8010ae8:	4659      	mov	r1, fp
 8010aea:	f7f0 f817 	bl	8000b1c <__aeabi_dcmplt>
 8010aee:	2800      	cmp	r0, #0
 8010af0:	d079      	beq.n	8010be6 <_dtoa_r+0x4de>
 8010af2:	9b03      	ldr	r3, [sp, #12]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d076      	beq.n	8010be6 <_dtoa_r+0x4de>
 8010af8:	9b02      	ldr	r3, [sp, #8]
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	dd36      	ble.n	8010b6c <_dtoa_r+0x464>
 8010afe:	9b00      	ldr	r3, [sp, #0]
 8010b00:	4650      	mov	r0, sl
 8010b02:	4659      	mov	r1, fp
 8010b04:	1e5f      	subs	r7, r3, #1
 8010b06:	2200      	movs	r2, #0
 8010b08:	4b88      	ldr	r3, [pc, #544]	; (8010d2c <_dtoa_r+0x624>)
 8010b0a:	f7ef fd95 	bl	8000638 <__aeabi_dmul>
 8010b0e:	9e02      	ldr	r6, [sp, #8]
 8010b10:	4682      	mov	sl, r0
 8010b12:	468b      	mov	fp, r1
 8010b14:	3501      	adds	r5, #1
 8010b16:	4628      	mov	r0, r5
 8010b18:	f7ef fd24 	bl	8000564 <__aeabi_i2d>
 8010b1c:	4652      	mov	r2, sl
 8010b1e:	465b      	mov	r3, fp
 8010b20:	f7ef fd8a 	bl	8000638 <__aeabi_dmul>
 8010b24:	4b82      	ldr	r3, [pc, #520]	; (8010d30 <_dtoa_r+0x628>)
 8010b26:	2200      	movs	r2, #0
 8010b28:	f7ef fbd0 	bl	80002cc <__adddf3>
 8010b2c:	46d0      	mov	r8, sl
 8010b2e:	46d9      	mov	r9, fp
 8010b30:	4682      	mov	sl, r0
 8010b32:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010b36:	2e00      	cmp	r6, #0
 8010b38:	d158      	bne.n	8010bec <_dtoa_r+0x4e4>
 8010b3a:	4b7e      	ldr	r3, [pc, #504]	; (8010d34 <_dtoa_r+0x62c>)
 8010b3c:	2200      	movs	r2, #0
 8010b3e:	4640      	mov	r0, r8
 8010b40:	4649      	mov	r1, r9
 8010b42:	f7ef fbc1 	bl	80002c8 <__aeabi_dsub>
 8010b46:	4652      	mov	r2, sl
 8010b48:	465b      	mov	r3, fp
 8010b4a:	4680      	mov	r8, r0
 8010b4c:	4689      	mov	r9, r1
 8010b4e:	f7f0 f803 	bl	8000b58 <__aeabi_dcmpgt>
 8010b52:	2800      	cmp	r0, #0
 8010b54:	f040 8295 	bne.w	8011082 <_dtoa_r+0x97a>
 8010b58:	4652      	mov	r2, sl
 8010b5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010b5e:	4640      	mov	r0, r8
 8010b60:	4649      	mov	r1, r9
 8010b62:	f7ef ffdb 	bl	8000b1c <__aeabi_dcmplt>
 8010b66:	2800      	cmp	r0, #0
 8010b68:	f040 8289 	bne.w	801107e <_dtoa_r+0x976>
 8010b6c:	ec5b ab19 	vmov	sl, fp, d9
 8010b70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	f2c0 8148 	blt.w	8010e08 <_dtoa_r+0x700>
 8010b78:	9a00      	ldr	r2, [sp, #0]
 8010b7a:	2a0e      	cmp	r2, #14
 8010b7c:	f300 8144 	bgt.w	8010e08 <_dtoa_r+0x700>
 8010b80:	4b67      	ldr	r3, [pc, #412]	; (8010d20 <_dtoa_r+0x618>)
 8010b82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010b86:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010b8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b8c:	2b00      	cmp	r3, #0
 8010b8e:	f280 80d5 	bge.w	8010d3c <_dtoa_r+0x634>
 8010b92:	9b03      	ldr	r3, [sp, #12]
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	f300 80d1 	bgt.w	8010d3c <_dtoa_r+0x634>
 8010b9a:	f040 826f 	bne.w	801107c <_dtoa_r+0x974>
 8010b9e:	4b65      	ldr	r3, [pc, #404]	; (8010d34 <_dtoa_r+0x62c>)
 8010ba0:	2200      	movs	r2, #0
 8010ba2:	4640      	mov	r0, r8
 8010ba4:	4649      	mov	r1, r9
 8010ba6:	f7ef fd47 	bl	8000638 <__aeabi_dmul>
 8010baa:	4652      	mov	r2, sl
 8010bac:	465b      	mov	r3, fp
 8010bae:	f7ef ffc9 	bl	8000b44 <__aeabi_dcmpge>
 8010bb2:	9e03      	ldr	r6, [sp, #12]
 8010bb4:	4637      	mov	r7, r6
 8010bb6:	2800      	cmp	r0, #0
 8010bb8:	f040 8245 	bne.w	8011046 <_dtoa_r+0x93e>
 8010bbc:	9d01      	ldr	r5, [sp, #4]
 8010bbe:	2331      	movs	r3, #49	; 0x31
 8010bc0:	f805 3b01 	strb.w	r3, [r5], #1
 8010bc4:	9b00      	ldr	r3, [sp, #0]
 8010bc6:	3301      	adds	r3, #1
 8010bc8:	9300      	str	r3, [sp, #0]
 8010bca:	e240      	b.n	801104e <_dtoa_r+0x946>
 8010bcc:	07f2      	lsls	r2, r6, #31
 8010bce:	d505      	bpl.n	8010bdc <_dtoa_r+0x4d4>
 8010bd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010bd4:	f7ef fd30 	bl	8000638 <__aeabi_dmul>
 8010bd8:	3501      	adds	r5, #1
 8010bda:	2301      	movs	r3, #1
 8010bdc:	1076      	asrs	r6, r6, #1
 8010bde:	3708      	adds	r7, #8
 8010be0:	e777      	b.n	8010ad2 <_dtoa_r+0x3ca>
 8010be2:	2502      	movs	r5, #2
 8010be4:	e779      	b.n	8010ada <_dtoa_r+0x3d2>
 8010be6:	9f00      	ldr	r7, [sp, #0]
 8010be8:	9e03      	ldr	r6, [sp, #12]
 8010bea:	e794      	b.n	8010b16 <_dtoa_r+0x40e>
 8010bec:	9901      	ldr	r1, [sp, #4]
 8010bee:	4b4c      	ldr	r3, [pc, #304]	; (8010d20 <_dtoa_r+0x618>)
 8010bf0:	4431      	add	r1, r6
 8010bf2:	910d      	str	r1, [sp, #52]	; 0x34
 8010bf4:	9908      	ldr	r1, [sp, #32]
 8010bf6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010bfa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010bfe:	2900      	cmp	r1, #0
 8010c00:	d043      	beq.n	8010c8a <_dtoa_r+0x582>
 8010c02:	494d      	ldr	r1, [pc, #308]	; (8010d38 <_dtoa_r+0x630>)
 8010c04:	2000      	movs	r0, #0
 8010c06:	f7ef fe41 	bl	800088c <__aeabi_ddiv>
 8010c0a:	4652      	mov	r2, sl
 8010c0c:	465b      	mov	r3, fp
 8010c0e:	f7ef fb5b 	bl	80002c8 <__aeabi_dsub>
 8010c12:	9d01      	ldr	r5, [sp, #4]
 8010c14:	4682      	mov	sl, r0
 8010c16:	468b      	mov	fp, r1
 8010c18:	4649      	mov	r1, r9
 8010c1a:	4640      	mov	r0, r8
 8010c1c:	f7ef ffbc 	bl	8000b98 <__aeabi_d2iz>
 8010c20:	4606      	mov	r6, r0
 8010c22:	f7ef fc9f 	bl	8000564 <__aeabi_i2d>
 8010c26:	4602      	mov	r2, r0
 8010c28:	460b      	mov	r3, r1
 8010c2a:	4640      	mov	r0, r8
 8010c2c:	4649      	mov	r1, r9
 8010c2e:	f7ef fb4b 	bl	80002c8 <__aeabi_dsub>
 8010c32:	3630      	adds	r6, #48	; 0x30
 8010c34:	f805 6b01 	strb.w	r6, [r5], #1
 8010c38:	4652      	mov	r2, sl
 8010c3a:	465b      	mov	r3, fp
 8010c3c:	4680      	mov	r8, r0
 8010c3e:	4689      	mov	r9, r1
 8010c40:	f7ef ff6c 	bl	8000b1c <__aeabi_dcmplt>
 8010c44:	2800      	cmp	r0, #0
 8010c46:	d163      	bne.n	8010d10 <_dtoa_r+0x608>
 8010c48:	4642      	mov	r2, r8
 8010c4a:	464b      	mov	r3, r9
 8010c4c:	4936      	ldr	r1, [pc, #216]	; (8010d28 <_dtoa_r+0x620>)
 8010c4e:	2000      	movs	r0, #0
 8010c50:	f7ef fb3a 	bl	80002c8 <__aeabi_dsub>
 8010c54:	4652      	mov	r2, sl
 8010c56:	465b      	mov	r3, fp
 8010c58:	f7ef ff60 	bl	8000b1c <__aeabi_dcmplt>
 8010c5c:	2800      	cmp	r0, #0
 8010c5e:	f040 80b5 	bne.w	8010dcc <_dtoa_r+0x6c4>
 8010c62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010c64:	429d      	cmp	r5, r3
 8010c66:	d081      	beq.n	8010b6c <_dtoa_r+0x464>
 8010c68:	4b30      	ldr	r3, [pc, #192]	; (8010d2c <_dtoa_r+0x624>)
 8010c6a:	2200      	movs	r2, #0
 8010c6c:	4650      	mov	r0, sl
 8010c6e:	4659      	mov	r1, fp
 8010c70:	f7ef fce2 	bl	8000638 <__aeabi_dmul>
 8010c74:	4b2d      	ldr	r3, [pc, #180]	; (8010d2c <_dtoa_r+0x624>)
 8010c76:	4682      	mov	sl, r0
 8010c78:	468b      	mov	fp, r1
 8010c7a:	4640      	mov	r0, r8
 8010c7c:	4649      	mov	r1, r9
 8010c7e:	2200      	movs	r2, #0
 8010c80:	f7ef fcda 	bl	8000638 <__aeabi_dmul>
 8010c84:	4680      	mov	r8, r0
 8010c86:	4689      	mov	r9, r1
 8010c88:	e7c6      	b.n	8010c18 <_dtoa_r+0x510>
 8010c8a:	4650      	mov	r0, sl
 8010c8c:	4659      	mov	r1, fp
 8010c8e:	f7ef fcd3 	bl	8000638 <__aeabi_dmul>
 8010c92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010c94:	9d01      	ldr	r5, [sp, #4]
 8010c96:	930f      	str	r3, [sp, #60]	; 0x3c
 8010c98:	4682      	mov	sl, r0
 8010c9a:	468b      	mov	fp, r1
 8010c9c:	4649      	mov	r1, r9
 8010c9e:	4640      	mov	r0, r8
 8010ca0:	f7ef ff7a 	bl	8000b98 <__aeabi_d2iz>
 8010ca4:	4606      	mov	r6, r0
 8010ca6:	f7ef fc5d 	bl	8000564 <__aeabi_i2d>
 8010caa:	3630      	adds	r6, #48	; 0x30
 8010cac:	4602      	mov	r2, r0
 8010cae:	460b      	mov	r3, r1
 8010cb0:	4640      	mov	r0, r8
 8010cb2:	4649      	mov	r1, r9
 8010cb4:	f7ef fb08 	bl	80002c8 <__aeabi_dsub>
 8010cb8:	f805 6b01 	strb.w	r6, [r5], #1
 8010cbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010cbe:	429d      	cmp	r5, r3
 8010cc0:	4680      	mov	r8, r0
 8010cc2:	4689      	mov	r9, r1
 8010cc4:	f04f 0200 	mov.w	r2, #0
 8010cc8:	d124      	bne.n	8010d14 <_dtoa_r+0x60c>
 8010cca:	4b1b      	ldr	r3, [pc, #108]	; (8010d38 <_dtoa_r+0x630>)
 8010ccc:	4650      	mov	r0, sl
 8010cce:	4659      	mov	r1, fp
 8010cd0:	f7ef fafc 	bl	80002cc <__adddf3>
 8010cd4:	4602      	mov	r2, r0
 8010cd6:	460b      	mov	r3, r1
 8010cd8:	4640      	mov	r0, r8
 8010cda:	4649      	mov	r1, r9
 8010cdc:	f7ef ff3c 	bl	8000b58 <__aeabi_dcmpgt>
 8010ce0:	2800      	cmp	r0, #0
 8010ce2:	d173      	bne.n	8010dcc <_dtoa_r+0x6c4>
 8010ce4:	4652      	mov	r2, sl
 8010ce6:	465b      	mov	r3, fp
 8010ce8:	4913      	ldr	r1, [pc, #76]	; (8010d38 <_dtoa_r+0x630>)
 8010cea:	2000      	movs	r0, #0
 8010cec:	f7ef faec 	bl	80002c8 <__aeabi_dsub>
 8010cf0:	4602      	mov	r2, r0
 8010cf2:	460b      	mov	r3, r1
 8010cf4:	4640      	mov	r0, r8
 8010cf6:	4649      	mov	r1, r9
 8010cf8:	f7ef ff10 	bl	8000b1c <__aeabi_dcmplt>
 8010cfc:	2800      	cmp	r0, #0
 8010cfe:	f43f af35 	beq.w	8010b6c <_dtoa_r+0x464>
 8010d02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8010d04:	1e6b      	subs	r3, r5, #1
 8010d06:	930f      	str	r3, [sp, #60]	; 0x3c
 8010d08:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010d0c:	2b30      	cmp	r3, #48	; 0x30
 8010d0e:	d0f8      	beq.n	8010d02 <_dtoa_r+0x5fa>
 8010d10:	9700      	str	r7, [sp, #0]
 8010d12:	e049      	b.n	8010da8 <_dtoa_r+0x6a0>
 8010d14:	4b05      	ldr	r3, [pc, #20]	; (8010d2c <_dtoa_r+0x624>)
 8010d16:	f7ef fc8f 	bl	8000638 <__aeabi_dmul>
 8010d1a:	4680      	mov	r8, r0
 8010d1c:	4689      	mov	r9, r1
 8010d1e:	e7bd      	b.n	8010c9c <_dtoa_r+0x594>
 8010d20:	08014188 	.word	0x08014188
 8010d24:	08014160 	.word	0x08014160
 8010d28:	3ff00000 	.word	0x3ff00000
 8010d2c:	40240000 	.word	0x40240000
 8010d30:	401c0000 	.word	0x401c0000
 8010d34:	40140000 	.word	0x40140000
 8010d38:	3fe00000 	.word	0x3fe00000
 8010d3c:	9d01      	ldr	r5, [sp, #4]
 8010d3e:	4656      	mov	r6, sl
 8010d40:	465f      	mov	r7, fp
 8010d42:	4642      	mov	r2, r8
 8010d44:	464b      	mov	r3, r9
 8010d46:	4630      	mov	r0, r6
 8010d48:	4639      	mov	r1, r7
 8010d4a:	f7ef fd9f 	bl	800088c <__aeabi_ddiv>
 8010d4e:	f7ef ff23 	bl	8000b98 <__aeabi_d2iz>
 8010d52:	4682      	mov	sl, r0
 8010d54:	f7ef fc06 	bl	8000564 <__aeabi_i2d>
 8010d58:	4642      	mov	r2, r8
 8010d5a:	464b      	mov	r3, r9
 8010d5c:	f7ef fc6c 	bl	8000638 <__aeabi_dmul>
 8010d60:	4602      	mov	r2, r0
 8010d62:	460b      	mov	r3, r1
 8010d64:	4630      	mov	r0, r6
 8010d66:	4639      	mov	r1, r7
 8010d68:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8010d6c:	f7ef faac 	bl	80002c8 <__aeabi_dsub>
 8010d70:	f805 6b01 	strb.w	r6, [r5], #1
 8010d74:	9e01      	ldr	r6, [sp, #4]
 8010d76:	9f03      	ldr	r7, [sp, #12]
 8010d78:	1bae      	subs	r6, r5, r6
 8010d7a:	42b7      	cmp	r7, r6
 8010d7c:	4602      	mov	r2, r0
 8010d7e:	460b      	mov	r3, r1
 8010d80:	d135      	bne.n	8010dee <_dtoa_r+0x6e6>
 8010d82:	f7ef faa3 	bl	80002cc <__adddf3>
 8010d86:	4642      	mov	r2, r8
 8010d88:	464b      	mov	r3, r9
 8010d8a:	4606      	mov	r6, r0
 8010d8c:	460f      	mov	r7, r1
 8010d8e:	f7ef fee3 	bl	8000b58 <__aeabi_dcmpgt>
 8010d92:	b9d0      	cbnz	r0, 8010dca <_dtoa_r+0x6c2>
 8010d94:	4642      	mov	r2, r8
 8010d96:	464b      	mov	r3, r9
 8010d98:	4630      	mov	r0, r6
 8010d9a:	4639      	mov	r1, r7
 8010d9c:	f7ef feb4 	bl	8000b08 <__aeabi_dcmpeq>
 8010da0:	b110      	cbz	r0, 8010da8 <_dtoa_r+0x6a0>
 8010da2:	f01a 0f01 	tst.w	sl, #1
 8010da6:	d110      	bne.n	8010dca <_dtoa_r+0x6c2>
 8010da8:	4620      	mov	r0, r4
 8010daa:	ee18 1a10 	vmov	r1, s16
 8010dae:	f000 fe79 	bl	8011aa4 <_Bfree>
 8010db2:	2300      	movs	r3, #0
 8010db4:	9800      	ldr	r0, [sp, #0]
 8010db6:	702b      	strb	r3, [r5, #0]
 8010db8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010dba:	3001      	adds	r0, #1
 8010dbc:	6018      	str	r0, [r3, #0]
 8010dbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010dc0:	2b00      	cmp	r3, #0
 8010dc2:	f43f acf1 	beq.w	80107a8 <_dtoa_r+0xa0>
 8010dc6:	601d      	str	r5, [r3, #0]
 8010dc8:	e4ee      	b.n	80107a8 <_dtoa_r+0xa0>
 8010dca:	9f00      	ldr	r7, [sp, #0]
 8010dcc:	462b      	mov	r3, r5
 8010dce:	461d      	mov	r5, r3
 8010dd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010dd4:	2a39      	cmp	r2, #57	; 0x39
 8010dd6:	d106      	bne.n	8010de6 <_dtoa_r+0x6de>
 8010dd8:	9a01      	ldr	r2, [sp, #4]
 8010dda:	429a      	cmp	r2, r3
 8010ddc:	d1f7      	bne.n	8010dce <_dtoa_r+0x6c6>
 8010dde:	9901      	ldr	r1, [sp, #4]
 8010de0:	2230      	movs	r2, #48	; 0x30
 8010de2:	3701      	adds	r7, #1
 8010de4:	700a      	strb	r2, [r1, #0]
 8010de6:	781a      	ldrb	r2, [r3, #0]
 8010de8:	3201      	adds	r2, #1
 8010dea:	701a      	strb	r2, [r3, #0]
 8010dec:	e790      	b.n	8010d10 <_dtoa_r+0x608>
 8010dee:	4ba6      	ldr	r3, [pc, #664]	; (8011088 <_dtoa_r+0x980>)
 8010df0:	2200      	movs	r2, #0
 8010df2:	f7ef fc21 	bl	8000638 <__aeabi_dmul>
 8010df6:	2200      	movs	r2, #0
 8010df8:	2300      	movs	r3, #0
 8010dfa:	4606      	mov	r6, r0
 8010dfc:	460f      	mov	r7, r1
 8010dfe:	f7ef fe83 	bl	8000b08 <__aeabi_dcmpeq>
 8010e02:	2800      	cmp	r0, #0
 8010e04:	d09d      	beq.n	8010d42 <_dtoa_r+0x63a>
 8010e06:	e7cf      	b.n	8010da8 <_dtoa_r+0x6a0>
 8010e08:	9a08      	ldr	r2, [sp, #32]
 8010e0a:	2a00      	cmp	r2, #0
 8010e0c:	f000 80d7 	beq.w	8010fbe <_dtoa_r+0x8b6>
 8010e10:	9a06      	ldr	r2, [sp, #24]
 8010e12:	2a01      	cmp	r2, #1
 8010e14:	f300 80ba 	bgt.w	8010f8c <_dtoa_r+0x884>
 8010e18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010e1a:	2a00      	cmp	r2, #0
 8010e1c:	f000 80b2 	beq.w	8010f84 <_dtoa_r+0x87c>
 8010e20:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010e24:	9e07      	ldr	r6, [sp, #28]
 8010e26:	9d04      	ldr	r5, [sp, #16]
 8010e28:	9a04      	ldr	r2, [sp, #16]
 8010e2a:	441a      	add	r2, r3
 8010e2c:	9204      	str	r2, [sp, #16]
 8010e2e:	9a05      	ldr	r2, [sp, #20]
 8010e30:	2101      	movs	r1, #1
 8010e32:	441a      	add	r2, r3
 8010e34:	4620      	mov	r0, r4
 8010e36:	9205      	str	r2, [sp, #20]
 8010e38:	f000 ff36 	bl	8011ca8 <__i2b>
 8010e3c:	4607      	mov	r7, r0
 8010e3e:	2d00      	cmp	r5, #0
 8010e40:	dd0c      	ble.n	8010e5c <_dtoa_r+0x754>
 8010e42:	9b05      	ldr	r3, [sp, #20]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	dd09      	ble.n	8010e5c <_dtoa_r+0x754>
 8010e48:	42ab      	cmp	r3, r5
 8010e4a:	9a04      	ldr	r2, [sp, #16]
 8010e4c:	bfa8      	it	ge
 8010e4e:	462b      	movge	r3, r5
 8010e50:	1ad2      	subs	r2, r2, r3
 8010e52:	9204      	str	r2, [sp, #16]
 8010e54:	9a05      	ldr	r2, [sp, #20]
 8010e56:	1aed      	subs	r5, r5, r3
 8010e58:	1ad3      	subs	r3, r2, r3
 8010e5a:	9305      	str	r3, [sp, #20]
 8010e5c:	9b07      	ldr	r3, [sp, #28]
 8010e5e:	b31b      	cbz	r3, 8010ea8 <_dtoa_r+0x7a0>
 8010e60:	9b08      	ldr	r3, [sp, #32]
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	f000 80af 	beq.w	8010fc6 <_dtoa_r+0x8be>
 8010e68:	2e00      	cmp	r6, #0
 8010e6a:	dd13      	ble.n	8010e94 <_dtoa_r+0x78c>
 8010e6c:	4639      	mov	r1, r7
 8010e6e:	4632      	mov	r2, r6
 8010e70:	4620      	mov	r0, r4
 8010e72:	f000 ffd9 	bl	8011e28 <__pow5mult>
 8010e76:	ee18 2a10 	vmov	r2, s16
 8010e7a:	4601      	mov	r1, r0
 8010e7c:	4607      	mov	r7, r0
 8010e7e:	4620      	mov	r0, r4
 8010e80:	f000 ff28 	bl	8011cd4 <__multiply>
 8010e84:	ee18 1a10 	vmov	r1, s16
 8010e88:	4680      	mov	r8, r0
 8010e8a:	4620      	mov	r0, r4
 8010e8c:	f000 fe0a 	bl	8011aa4 <_Bfree>
 8010e90:	ee08 8a10 	vmov	s16, r8
 8010e94:	9b07      	ldr	r3, [sp, #28]
 8010e96:	1b9a      	subs	r2, r3, r6
 8010e98:	d006      	beq.n	8010ea8 <_dtoa_r+0x7a0>
 8010e9a:	ee18 1a10 	vmov	r1, s16
 8010e9e:	4620      	mov	r0, r4
 8010ea0:	f000 ffc2 	bl	8011e28 <__pow5mult>
 8010ea4:	ee08 0a10 	vmov	s16, r0
 8010ea8:	2101      	movs	r1, #1
 8010eaa:	4620      	mov	r0, r4
 8010eac:	f000 fefc 	bl	8011ca8 <__i2b>
 8010eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	4606      	mov	r6, r0
 8010eb6:	f340 8088 	ble.w	8010fca <_dtoa_r+0x8c2>
 8010eba:	461a      	mov	r2, r3
 8010ebc:	4601      	mov	r1, r0
 8010ebe:	4620      	mov	r0, r4
 8010ec0:	f000 ffb2 	bl	8011e28 <__pow5mult>
 8010ec4:	9b06      	ldr	r3, [sp, #24]
 8010ec6:	2b01      	cmp	r3, #1
 8010ec8:	4606      	mov	r6, r0
 8010eca:	f340 8081 	ble.w	8010fd0 <_dtoa_r+0x8c8>
 8010ece:	f04f 0800 	mov.w	r8, #0
 8010ed2:	6933      	ldr	r3, [r6, #16]
 8010ed4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010ed8:	6918      	ldr	r0, [r3, #16]
 8010eda:	f000 fe95 	bl	8011c08 <__hi0bits>
 8010ede:	f1c0 0020 	rsb	r0, r0, #32
 8010ee2:	9b05      	ldr	r3, [sp, #20]
 8010ee4:	4418      	add	r0, r3
 8010ee6:	f010 001f 	ands.w	r0, r0, #31
 8010eea:	f000 8092 	beq.w	8011012 <_dtoa_r+0x90a>
 8010eee:	f1c0 0320 	rsb	r3, r0, #32
 8010ef2:	2b04      	cmp	r3, #4
 8010ef4:	f340 808a 	ble.w	801100c <_dtoa_r+0x904>
 8010ef8:	f1c0 001c 	rsb	r0, r0, #28
 8010efc:	9b04      	ldr	r3, [sp, #16]
 8010efe:	4403      	add	r3, r0
 8010f00:	9304      	str	r3, [sp, #16]
 8010f02:	9b05      	ldr	r3, [sp, #20]
 8010f04:	4403      	add	r3, r0
 8010f06:	4405      	add	r5, r0
 8010f08:	9305      	str	r3, [sp, #20]
 8010f0a:	9b04      	ldr	r3, [sp, #16]
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	dd07      	ble.n	8010f20 <_dtoa_r+0x818>
 8010f10:	ee18 1a10 	vmov	r1, s16
 8010f14:	461a      	mov	r2, r3
 8010f16:	4620      	mov	r0, r4
 8010f18:	f000 ffe0 	bl	8011edc <__lshift>
 8010f1c:	ee08 0a10 	vmov	s16, r0
 8010f20:	9b05      	ldr	r3, [sp, #20]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	dd05      	ble.n	8010f32 <_dtoa_r+0x82a>
 8010f26:	4631      	mov	r1, r6
 8010f28:	461a      	mov	r2, r3
 8010f2a:	4620      	mov	r0, r4
 8010f2c:	f000 ffd6 	bl	8011edc <__lshift>
 8010f30:	4606      	mov	r6, r0
 8010f32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d06e      	beq.n	8011016 <_dtoa_r+0x90e>
 8010f38:	ee18 0a10 	vmov	r0, s16
 8010f3c:	4631      	mov	r1, r6
 8010f3e:	f001 f83d 	bl	8011fbc <__mcmp>
 8010f42:	2800      	cmp	r0, #0
 8010f44:	da67      	bge.n	8011016 <_dtoa_r+0x90e>
 8010f46:	9b00      	ldr	r3, [sp, #0]
 8010f48:	3b01      	subs	r3, #1
 8010f4a:	ee18 1a10 	vmov	r1, s16
 8010f4e:	9300      	str	r3, [sp, #0]
 8010f50:	220a      	movs	r2, #10
 8010f52:	2300      	movs	r3, #0
 8010f54:	4620      	mov	r0, r4
 8010f56:	f000 fdc7 	bl	8011ae8 <__multadd>
 8010f5a:	9b08      	ldr	r3, [sp, #32]
 8010f5c:	ee08 0a10 	vmov	s16, r0
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	f000 81b1 	beq.w	80112c8 <_dtoa_r+0xbc0>
 8010f66:	2300      	movs	r3, #0
 8010f68:	4639      	mov	r1, r7
 8010f6a:	220a      	movs	r2, #10
 8010f6c:	4620      	mov	r0, r4
 8010f6e:	f000 fdbb 	bl	8011ae8 <__multadd>
 8010f72:	9b02      	ldr	r3, [sp, #8]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	4607      	mov	r7, r0
 8010f78:	f300 808e 	bgt.w	8011098 <_dtoa_r+0x990>
 8010f7c:	9b06      	ldr	r3, [sp, #24]
 8010f7e:	2b02      	cmp	r3, #2
 8010f80:	dc51      	bgt.n	8011026 <_dtoa_r+0x91e>
 8010f82:	e089      	b.n	8011098 <_dtoa_r+0x990>
 8010f84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010f86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010f8a:	e74b      	b.n	8010e24 <_dtoa_r+0x71c>
 8010f8c:	9b03      	ldr	r3, [sp, #12]
 8010f8e:	1e5e      	subs	r6, r3, #1
 8010f90:	9b07      	ldr	r3, [sp, #28]
 8010f92:	42b3      	cmp	r3, r6
 8010f94:	bfbf      	itttt	lt
 8010f96:	9b07      	ldrlt	r3, [sp, #28]
 8010f98:	9607      	strlt	r6, [sp, #28]
 8010f9a:	1af2      	sublt	r2, r6, r3
 8010f9c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010f9e:	bfb6      	itet	lt
 8010fa0:	189b      	addlt	r3, r3, r2
 8010fa2:	1b9e      	subge	r6, r3, r6
 8010fa4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8010fa6:	9b03      	ldr	r3, [sp, #12]
 8010fa8:	bfb8      	it	lt
 8010faa:	2600      	movlt	r6, #0
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	bfb7      	itett	lt
 8010fb0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8010fb4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010fb8:	1a9d      	sublt	r5, r3, r2
 8010fba:	2300      	movlt	r3, #0
 8010fbc:	e734      	b.n	8010e28 <_dtoa_r+0x720>
 8010fbe:	9e07      	ldr	r6, [sp, #28]
 8010fc0:	9d04      	ldr	r5, [sp, #16]
 8010fc2:	9f08      	ldr	r7, [sp, #32]
 8010fc4:	e73b      	b.n	8010e3e <_dtoa_r+0x736>
 8010fc6:	9a07      	ldr	r2, [sp, #28]
 8010fc8:	e767      	b.n	8010e9a <_dtoa_r+0x792>
 8010fca:	9b06      	ldr	r3, [sp, #24]
 8010fcc:	2b01      	cmp	r3, #1
 8010fce:	dc18      	bgt.n	8011002 <_dtoa_r+0x8fa>
 8010fd0:	f1ba 0f00 	cmp.w	sl, #0
 8010fd4:	d115      	bne.n	8011002 <_dtoa_r+0x8fa>
 8010fd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010fda:	b993      	cbnz	r3, 8011002 <_dtoa_r+0x8fa>
 8010fdc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010fe0:	0d1b      	lsrs	r3, r3, #20
 8010fe2:	051b      	lsls	r3, r3, #20
 8010fe4:	b183      	cbz	r3, 8011008 <_dtoa_r+0x900>
 8010fe6:	9b04      	ldr	r3, [sp, #16]
 8010fe8:	3301      	adds	r3, #1
 8010fea:	9304      	str	r3, [sp, #16]
 8010fec:	9b05      	ldr	r3, [sp, #20]
 8010fee:	3301      	adds	r3, #1
 8010ff0:	9305      	str	r3, [sp, #20]
 8010ff2:	f04f 0801 	mov.w	r8, #1
 8010ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	f47f af6a 	bne.w	8010ed2 <_dtoa_r+0x7ca>
 8010ffe:	2001      	movs	r0, #1
 8011000:	e76f      	b.n	8010ee2 <_dtoa_r+0x7da>
 8011002:	f04f 0800 	mov.w	r8, #0
 8011006:	e7f6      	b.n	8010ff6 <_dtoa_r+0x8ee>
 8011008:	4698      	mov	r8, r3
 801100a:	e7f4      	b.n	8010ff6 <_dtoa_r+0x8ee>
 801100c:	f43f af7d 	beq.w	8010f0a <_dtoa_r+0x802>
 8011010:	4618      	mov	r0, r3
 8011012:	301c      	adds	r0, #28
 8011014:	e772      	b.n	8010efc <_dtoa_r+0x7f4>
 8011016:	9b03      	ldr	r3, [sp, #12]
 8011018:	2b00      	cmp	r3, #0
 801101a:	dc37      	bgt.n	801108c <_dtoa_r+0x984>
 801101c:	9b06      	ldr	r3, [sp, #24]
 801101e:	2b02      	cmp	r3, #2
 8011020:	dd34      	ble.n	801108c <_dtoa_r+0x984>
 8011022:	9b03      	ldr	r3, [sp, #12]
 8011024:	9302      	str	r3, [sp, #8]
 8011026:	9b02      	ldr	r3, [sp, #8]
 8011028:	b96b      	cbnz	r3, 8011046 <_dtoa_r+0x93e>
 801102a:	4631      	mov	r1, r6
 801102c:	2205      	movs	r2, #5
 801102e:	4620      	mov	r0, r4
 8011030:	f000 fd5a 	bl	8011ae8 <__multadd>
 8011034:	4601      	mov	r1, r0
 8011036:	4606      	mov	r6, r0
 8011038:	ee18 0a10 	vmov	r0, s16
 801103c:	f000 ffbe 	bl	8011fbc <__mcmp>
 8011040:	2800      	cmp	r0, #0
 8011042:	f73f adbb 	bgt.w	8010bbc <_dtoa_r+0x4b4>
 8011046:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011048:	9d01      	ldr	r5, [sp, #4]
 801104a:	43db      	mvns	r3, r3
 801104c:	9300      	str	r3, [sp, #0]
 801104e:	f04f 0800 	mov.w	r8, #0
 8011052:	4631      	mov	r1, r6
 8011054:	4620      	mov	r0, r4
 8011056:	f000 fd25 	bl	8011aa4 <_Bfree>
 801105a:	2f00      	cmp	r7, #0
 801105c:	f43f aea4 	beq.w	8010da8 <_dtoa_r+0x6a0>
 8011060:	f1b8 0f00 	cmp.w	r8, #0
 8011064:	d005      	beq.n	8011072 <_dtoa_r+0x96a>
 8011066:	45b8      	cmp	r8, r7
 8011068:	d003      	beq.n	8011072 <_dtoa_r+0x96a>
 801106a:	4641      	mov	r1, r8
 801106c:	4620      	mov	r0, r4
 801106e:	f000 fd19 	bl	8011aa4 <_Bfree>
 8011072:	4639      	mov	r1, r7
 8011074:	4620      	mov	r0, r4
 8011076:	f000 fd15 	bl	8011aa4 <_Bfree>
 801107a:	e695      	b.n	8010da8 <_dtoa_r+0x6a0>
 801107c:	2600      	movs	r6, #0
 801107e:	4637      	mov	r7, r6
 8011080:	e7e1      	b.n	8011046 <_dtoa_r+0x93e>
 8011082:	9700      	str	r7, [sp, #0]
 8011084:	4637      	mov	r7, r6
 8011086:	e599      	b.n	8010bbc <_dtoa_r+0x4b4>
 8011088:	40240000 	.word	0x40240000
 801108c:	9b08      	ldr	r3, [sp, #32]
 801108e:	2b00      	cmp	r3, #0
 8011090:	f000 80ca 	beq.w	8011228 <_dtoa_r+0xb20>
 8011094:	9b03      	ldr	r3, [sp, #12]
 8011096:	9302      	str	r3, [sp, #8]
 8011098:	2d00      	cmp	r5, #0
 801109a:	dd05      	ble.n	80110a8 <_dtoa_r+0x9a0>
 801109c:	4639      	mov	r1, r7
 801109e:	462a      	mov	r2, r5
 80110a0:	4620      	mov	r0, r4
 80110a2:	f000 ff1b 	bl	8011edc <__lshift>
 80110a6:	4607      	mov	r7, r0
 80110a8:	f1b8 0f00 	cmp.w	r8, #0
 80110ac:	d05b      	beq.n	8011166 <_dtoa_r+0xa5e>
 80110ae:	6879      	ldr	r1, [r7, #4]
 80110b0:	4620      	mov	r0, r4
 80110b2:	f000 fcb7 	bl	8011a24 <_Balloc>
 80110b6:	4605      	mov	r5, r0
 80110b8:	b928      	cbnz	r0, 80110c6 <_dtoa_r+0x9be>
 80110ba:	4b87      	ldr	r3, [pc, #540]	; (80112d8 <_dtoa_r+0xbd0>)
 80110bc:	4602      	mov	r2, r0
 80110be:	f240 21ea 	movw	r1, #746	; 0x2ea
 80110c2:	f7ff bb3b 	b.w	801073c <_dtoa_r+0x34>
 80110c6:	693a      	ldr	r2, [r7, #16]
 80110c8:	3202      	adds	r2, #2
 80110ca:	0092      	lsls	r2, r2, #2
 80110cc:	f107 010c 	add.w	r1, r7, #12
 80110d0:	300c      	adds	r0, #12
 80110d2:	f7fd fc79 	bl	800e9c8 <memcpy>
 80110d6:	2201      	movs	r2, #1
 80110d8:	4629      	mov	r1, r5
 80110da:	4620      	mov	r0, r4
 80110dc:	f000 fefe 	bl	8011edc <__lshift>
 80110e0:	9b01      	ldr	r3, [sp, #4]
 80110e2:	f103 0901 	add.w	r9, r3, #1
 80110e6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80110ea:	4413      	add	r3, r2
 80110ec:	9305      	str	r3, [sp, #20]
 80110ee:	f00a 0301 	and.w	r3, sl, #1
 80110f2:	46b8      	mov	r8, r7
 80110f4:	9304      	str	r3, [sp, #16]
 80110f6:	4607      	mov	r7, r0
 80110f8:	4631      	mov	r1, r6
 80110fa:	ee18 0a10 	vmov	r0, s16
 80110fe:	f7ff fa75 	bl	80105ec <quorem>
 8011102:	4641      	mov	r1, r8
 8011104:	9002      	str	r0, [sp, #8]
 8011106:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801110a:	ee18 0a10 	vmov	r0, s16
 801110e:	f000 ff55 	bl	8011fbc <__mcmp>
 8011112:	463a      	mov	r2, r7
 8011114:	9003      	str	r0, [sp, #12]
 8011116:	4631      	mov	r1, r6
 8011118:	4620      	mov	r0, r4
 801111a:	f000 ff6b 	bl	8011ff4 <__mdiff>
 801111e:	68c2      	ldr	r2, [r0, #12]
 8011120:	f109 3bff 	add.w	fp, r9, #4294967295
 8011124:	4605      	mov	r5, r0
 8011126:	bb02      	cbnz	r2, 801116a <_dtoa_r+0xa62>
 8011128:	4601      	mov	r1, r0
 801112a:	ee18 0a10 	vmov	r0, s16
 801112e:	f000 ff45 	bl	8011fbc <__mcmp>
 8011132:	4602      	mov	r2, r0
 8011134:	4629      	mov	r1, r5
 8011136:	4620      	mov	r0, r4
 8011138:	9207      	str	r2, [sp, #28]
 801113a:	f000 fcb3 	bl	8011aa4 <_Bfree>
 801113e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8011142:	ea43 0102 	orr.w	r1, r3, r2
 8011146:	9b04      	ldr	r3, [sp, #16]
 8011148:	430b      	orrs	r3, r1
 801114a:	464d      	mov	r5, r9
 801114c:	d10f      	bne.n	801116e <_dtoa_r+0xa66>
 801114e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011152:	d02a      	beq.n	80111aa <_dtoa_r+0xaa2>
 8011154:	9b03      	ldr	r3, [sp, #12]
 8011156:	2b00      	cmp	r3, #0
 8011158:	dd02      	ble.n	8011160 <_dtoa_r+0xa58>
 801115a:	9b02      	ldr	r3, [sp, #8]
 801115c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011160:	f88b a000 	strb.w	sl, [fp]
 8011164:	e775      	b.n	8011052 <_dtoa_r+0x94a>
 8011166:	4638      	mov	r0, r7
 8011168:	e7ba      	b.n	80110e0 <_dtoa_r+0x9d8>
 801116a:	2201      	movs	r2, #1
 801116c:	e7e2      	b.n	8011134 <_dtoa_r+0xa2c>
 801116e:	9b03      	ldr	r3, [sp, #12]
 8011170:	2b00      	cmp	r3, #0
 8011172:	db04      	blt.n	801117e <_dtoa_r+0xa76>
 8011174:	9906      	ldr	r1, [sp, #24]
 8011176:	430b      	orrs	r3, r1
 8011178:	9904      	ldr	r1, [sp, #16]
 801117a:	430b      	orrs	r3, r1
 801117c:	d122      	bne.n	80111c4 <_dtoa_r+0xabc>
 801117e:	2a00      	cmp	r2, #0
 8011180:	ddee      	ble.n	8011160 <_dtoa_r+0xa58>
 8011182:	ee18 1a10 	vmov	r1, s16
 8011186:	2201      	movs	r2, #1
 8011188:	4620      	mov	r0, r4
 801118a:	f000 fea7 	bl	8011edc <__lshift>
 801118e:	4631      	mov	r1, r6
 8011190:	ee08 0a10 	vmov	s16, r0
 8011194:	f000 ff12 	bl	8011fbc <__mcmp>
 8011198:	2800      	cmp	r0, #0
 801119a:	dc03      	bgt.n	80111a4 <_dtoa_r+0xa9c>
 801119c:	d1e0      	bne.n	8011160 <_dtoa_r+0xa58>
 801119e:	f01a 0f01 	tst.w	sl, #1
 80111a2:	d0dd      	beq.n	8011160 <_dtoa_r+0xa58>
 80111a4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80111a8:	d1d7      	bne.n	801115a <_dtoa_r+0xa52>
 80111aa:	2339      	movs	r3, #57	; 0x39
 80111ac:	f88b 3000 	strb.w	r3, [fp]
 80111b0:	462b      	mov	r3, r5
 80111b2:	461d      	mov	r5, r3
 80111b4:	3b01      	subs	r3, #1
 80111b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80111ba:	2a39      	cmp	r2, #57	; 0x39
 80111bc:	d071      	beq.n	80112a2 <_dtoa_r+0xb9a>
 80111be:	3201      	adds	r2, #1
 80111c0:	701a      	strb	r2, [r3, #0]
 80111c2:	e746      	b.n	8011052 <_dtoa_r+0x94a>
 80111c4:	2a00      	cmp	r2, #0
 80111c6:	dd07      	ble.n	80111d8 <_dtoa_r+0xad0>
 80111c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80111cc:	d0ed      	beq.n	80111aa <_dtoa_r+0xaa2>
 80111ce:	f10a 0301 	add.w	r3, sl, #1
 80111d2:	f88b 3000 	strb.w	r3, [fp]
 80111d6:	e73c      	b.n	8011052 <_dtoa_r+0x94a>
 80111d8:	9b05      	ldr	r3, [sp, #20]
 80111da:	f809 ac01 	strb.w	sl, [r9, #-1]
 80111de:	4599      	cmp	r9, r3
 80111e0:	d047      	beq.n	8011272 <_dtoa_r+0xb6a>
 80111e2:	ee18 1a10 	vmov	r1, s16
 80111e6:	2300      	movs	r3, #0
 80111e8:	220a      	movs	r2, #10
 80111ea:	4620      	mov	r0, r4
 80111ec:	f000 fc7c 	bl	8011ae8 <__multadd>
 80111f0:	45b8      	cmp	r8, r7
 80111f2:	ee08 0a10 	vmov	s16, r0
 80111f6:	f04f 0300 	mov.w	r3, #0
 80111fa:	f04f 020a 	mov.w	r2, #10
 80111fe:	4641      	mov	r1, r8
 8011200:	4620      	mov	r0, r4
 8011202:	d106      	bne.n	8011212 <_dtoa_r+0xb0a>
 8011204:	f000 fc70 	bl	8011ae8 <__multadd>
 8011208:	4680      	mov	r8, r0
 801120a:	4607      	mov	r7, r0
 801120c:	f109 0901 	add.w	r9, r9, #1
 8011210:	e772      	b.n	80110f8 <_dtoa_r+0x9f0>
 8011212:	f000 fc69 	bl	8011ae8 <__multadd>
 8011216:	4639      	mov	r1, r7
 8011218:	4680      	mov	r8, r0
 801121a:	2300      	movs	r3, #0
 801121c:	220a      	movs	r2, #10
 801121e:	4620      	mov	r0, r4
 8011220:	f000 fc62 	bl	8011ae8 <__multadd>
 8011224:	4607      	mov	r7, r0
 8011226:	e7f1      	b.n	801120c <_dtoa_r+0xb04>
 8011228:	9b03      	ldr	r3, [sp, #12]
 801122a:	9302      	str	r3, [sp, #8]
 801122c:	9d01      	ldr	r5, [sp, #4]
 801122e:	ee18 0a10 	vmov	r0, s16
 8011232:	4631      	mov	r1, r6
 8011234:	f7ff f9da 	bl	80105ec <quorem>
 8011238:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801123c:	9b01      	ldr	r3, [sp, #4]
 801123e:	f805 ab01 	strb.w	sl, [r5], #1
 8011242:	1aea      	subs	r2, r5, r3
 8011244:	9b02      	ldr	r3, [sp, #8]
 8011246:	4293      	cmp	r3, r2
 8011248:	dd09      	ble.n	801125e <_dtoa_r+0xb56>
 801124a:	ee18 1a10 	vmov	r1, s16
 801124e:	2300      	movs	r3, #0
 8011250:	220a      	movs	r2, #10
 8011252:	4620      	mov	r0, r4
 8011254:	f000 fc48 	bl	8011ae8 <__multadd>
 8011258:	ee08 0a10 	vmov	s16, r0
 801125c:	e7e7      	b.n	801122e <_dtoa_r+0xb26>
 801125e:	9b02      	ldr	r3, [sp, #8]
 8011260:	2b00      	cmp	r3, #0
 8011262:	bfc8      	it	gt
 8011264:	461d      	movgt	r5, r3
 8011266:	9b01      	ldr	r3, [sp, #4]
 8011268:	bfd8      	it	le
 801126a:	2501      	movle	r5, #1
 801126c:	441d      	add	r5, r3
 801126e:	f04f 0800 	mov.w	r8, #0
 8011272:	ee18 1a10 	vmov	r1, s16
 8011276:	2201      	movs	r2, #1
 8011278:	4620      	mov	r0, r4
 801127a:	f000 fe2f 	bl	8011edc <__lshift>
 801127e:	4631      	mov	r1, r6
 8011280:	ee08 0a10 	vmov	s16, r0
 8011284:	f000 fe9a 	bl	8011fbc <__mcmp>
 8011288:	2800      	cmp	r0, #0
 801128a:	dc91      	bgt.n	80111b0 <_dtoa_r+0xaa8>
 801128c:	d102      	bne.n	8011294 <_dtoa_r+0xb8c>
 801128e:	f01a 0f01 	tst.w	sl, #1
 8011292:	d18d      	bne.n	80111b0 <_dtoa_r+0xaa8>
 8011294:	462b      	mov	r3, r5
 8011296:	461d      	mov	r5, r3
 8011298:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801129c:	2a30      	cmp	r2, #48	; 0x30
 801129e:	d0fa      	beq.n	8011296 <_dtoa_r+0xb8e>
 80112a0:	e6d7      	b.n	8011052 <_dtoa_r+0x94a>
 80112a2:	9a01      	ldr	r2, [sp, #4]
 80112a4:	429a      	cmp	r2, r3
 80112a6:	d184      	bne.n	80111b2 <_dtoa_r+0xaaa>
 80112a8:	9b00      	ldr	r3, [sp, #0]
 80112aa:	3301      	adds	r3, #1
 80112ac:	9300      	str	r3, [sp, #0]
 80112ae:	2331      	movs	r3, #49	; 0x31
 80112b0:	7013      	strb	r3, [r2, #0]
 80112b2:	e6ce      	b.n	8011052 <_dtoa_r+0x94a>
 80112b4:	4b09      	ldr	r3, [pc, #36]	; (80112dc <_dtoa_r+0xbd4>)
 80112b6:	f7ff ba95 	b.w	80107e4 <_dtoa_r+0xdc>
 80112ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80112bc:	2b00      	cmp	r3, #0
 80112be:	f47f aa6e 	bne.w	801079e <_dtoa_r+0x96>
 80112c2:	4b07      	ldr	r3, [pc, #28]	; (80112e0 <_dtoa_r+0xbd8>)
 80112c4:	f7ff ba8e 	b.w	80107e4 <_dtoa_r+0xdc>
 80112c8:	9b02      	ldr	r3, [sp, #8]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	dcae      	bgt.n	801122c <_dtoa_r+0xb24>
 80112ce:	9b06      	ldr	r3, [sp, #24]
 80112d0:	2b02      	cmp	r3, #2
 80112d2:	f73f aea8 	bgt.w	8011026 <_dtoa_r+0x91e>
 80112d6:	e7a9      	b.n	801122c <_dtoa_r+0xb24>
 80112d8:	08014078 	.word	0x08014078
 80112dc:	08014271 	.word	0x08014271
 80112e0:	08013ff9 	.word	0x08013ff9

080112e4 <rshift>:
 80112e4:	6903      	ldr	r3, [r0, #16]
 80112e6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80112ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80112ee:	ea4f 1261 	mov.w	r2, r1, asr #5
 80112f2:	f100 0414 	add.w	r4, r0, #20
 80112f6:	dd45      	ble.n	8011384 <rshift+0xa0>
 80112f8:	f011 011f 	ands.w	r1, r1, #31
 80112fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011300:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011304:	d10c      	bne.n	8011320 <rshift+0x3c>
 8011306:	f100 0710 	add.w	r7, r0, #16
 801130a:	4629      	mov	r1, r5
 801130c:	42b1      	cmp	r1, r6
 801130e:	d334      	bcc.n	801137a <rshift+0x96>
 8011310:	1a9b      	subs	r3, r3, r2
 8011312:	009b      	lsls	r3, r3, #2
 8011314:	1eea      	subs	r2, r5, #3
 8011316:	4296      	cmp	r6, r2
 8011318:	bf38      	it	cc
 801131a:	2300      	movcc	r3, #0
 801131c:	4423      	add	r3, r4
 801131e:	e015      	b.n	801134c <rshift+0x68>
 8011320:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011324:	f1c1 0820 	rsb	r8, r1, #32
 8011328:	40cf      	lsrs	r7, r1
 801132a:	f105 0e04 	add.w	lr, r5, #4
 801132e:	46a1      	mov	r9, r4
 8011330:	4576      	cmp	r6, lr
 8011332:	46f4      	mov	ip, lr
 8011334:	d815      	bhi.n	8011362 <rshift+0x7e>
 8011336:	1a9a      	subs	r2, r3, r2
 8011338:	0092      	lsls	r2, r2, #2
 801133a:	3a04      	subs	r2, #4
 801133c:	3501      	adds	r5, #1
 801133e:	42ae      	cmp	r6, r5
 8011340:	bf38      	it	cc
 8011342:	2200      	movcc	r2, #0
 8011344:	18a3      	adds	r3, r4, r2
 8011346:	50a7      	str	r7, [r4, r2]
 8011348:	b107      	cbz	r7, 801134c <rshift+0x68>
 801134a:	3304      	adds	r3, #4
 801134c:	1b1a      	subs	r2, r3, r4
 801134e:	42a3      	cmp	r3, r4
 8011350:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011354:	bf08      	it	eq
 8011356:	2300      	moveq	r3, #0
 8011358:	6102      	str	r2, [r0, #16]
 801135a:	bf08      	it	eq
 801135c:	6143      	streq	r3, [r0, #20]
 801135e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011362:	f8dc c000 	ldr.w	ip, [ip]
 8011366:	fa0c fc08 	lsl.w	ip, ip, r8
 801136a:	ea4c 0707 	orr.w	r7, ip, r7
 801136e:	f849 7b04 	str.w	r7, [r9], #4
 8011372:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011376:	40cf      	lsrs	r7, r1
 8011378:	e7da      	b.n	8011330 <rshift+0x4c>
 801137a:	f851 cb04 	ldr.w	ip, [r1], #4
 801137e:	f847 cf04 	str.w	ip, [r7, #4]!
 8011382:	e7c3      	b.n	801130c <rshift+0x28>
 8011384:	4623      	mov	r3, r4
 8011386:	e7e1      	b.n	801134c <rshift+0x68>

08011388 <__hexdig_fun>:
 8011388:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801138c:	2b09      	cmp	r3, #9
 801138e:	d802      	bhi.n	8011396 <__hexdig_fun+0xe>
 8011390:	3820      	subs	r0, #32
 8011392:	b2c0      	uxtb	r0, r0
 8011394:	4770      	bx	lr
 8011396:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801139a:	2b05      	cmp	r3, #5
 801139c:	d801      	bhi.n	80113a2 <__hexdig_fun+0x1a>
 801139e:	3847      	subs	r0, #71	; 0x47
 80113a0:	e7f7      	b.n	8011392 <__hexdig_fun+0xa>
 80113a2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80113a6:	2b05      	cmp	r3, #5
 80113a8:	d801      	bhi.n	80113ae <__hexdig_fun+0x26>
 80113aa:	3827      	subs	r0, #39	; 0x27
 80113ac:	e7f1      	b.n	8011392 <__hexdig_fun+0xa>
 80113ae:	2000      	movs	r0, #0
 80113b0:	4770      	bx	lr
	...

080113b4 <__gethex>:
 80113b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113b8:	ed2d 8b02 	vpush	{d8}
 80113bc:	b089      	sub	sp, #36	; 0x24
 80113be:	ee08 0a10 	vmov	s16, r0
 80113c2:	9304      	str	r3, [sp, #16]
 80113c4:	4bb4      	ldr	r3, [pc, #720]	; (8011698 <__gethex+0x2e4>)
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	9301      	str	r3, [sp, #4]
 80113ca:	4618      	mov	r0, r3
 80113cc:	468b      	mov	fp, r1
 80113ce:	4690      	mov	r8, r2
 80113d0:	f7ee ff1e 	bl	8000210 <strlen>
 80113d4:	9b01      	ldr	r3, [sp, #4]
 80113d6:	f8db 2000 	ldr.w	r2, [fp]
 80113da:	4403      	add	r3, r0
 80113dc:	4682      	mov	sl, r0
 80113de:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80113e2:	9305      	str	r3, [sp, #20]
 80113e4:	1c93      	adds	r3, r2, #2
 80113e6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80113ea:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80113ee:	32fe      	adds	r2, #254	; 0xfe
 80113f0:	18d1      	adds	r1, r2, r3
 80113f2:	461f      	mov	r7, r3
 80113f4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80113f8:	9100      	str	r1, [sp, #0]
 80113fa:	2830      	cmp	r0, #48	; 0x30
 80113fc:	d0f8      	beq.n	80113f0 <__gethex+0x3c>
 80113fe:	f7ff ffc3 	bl	8011388 <__hexdig_fun>
 8011402:	4604      	mov	r4, r0
 8011404:	2800      	cmp	r0, #0
 8011406:	d13a      	bne.n	801147e <__gethex+0xca>
 8011408:	9901      	ldr	r1, [sp, #4]
 801140a:	4652      	mov	r2, sl
 801140c:	4638      	mov	r0, r7
 801140e:	f7fe fa0a 	bl	800f826 <strncmp>
 8011412:	4605      	mov	r5, r0
 8011414:	2800      	cmp	r0, #0
 8011416:	d168      	bne.n	80114ea <__gethex+0x136>
 8011418:	f817 000a 	ldrb.w	r0, [r7, sl]
 801141c:	eb07 060a 	add.w	r6, r7, sl
 8011420:	f7ff ffb2 	bl	8011388 <__hexdig_fun>
 8011424:	2800      	cmp	r0, #0
 8011426:	d062      	beq.n	80114ee <__gethex+0x13a>
 8011428:	4633      	mov	r3, r6
 801142a:	7818      	ldrb	r0, [r3, #0]
 801142c:	2830      	cmp	r0, #48	; 0x30
 801142e:	461f      	mov	r7, r3
 8011430:	f103 0301 	add.w	r3, r3, #1
 8011434:	d0f9      	beq.n	801142a <__gethex+0x76>
 8011436:	f7ff ffa7 	bl	8011388 <__hexdig_fun>
 801143a:	2301      	movs	r3, #1
 801143c:	fab0 f480 	clz	r4, r0
 8011440:	0964      	lsrs	r4, r4, #5
 8011442:	4635      	mov	r5, r6
 8011444:	9300      	str	r3, [sp, #0]
 8011446:	463a      	mov	r2, r7
 8011448:	4616      	mov	r6, r2
 801144a:	3201      	adds	r2, #1
 801144c:	7830      	ldrb	r0, [r6, #0]
 801144e:	f7ff ff9b 	bl	8011388 <__hexdig_fun>
 8011452:	2800      	cmp	r0, #0
 8011454:	d1f8      	bne.n	8011448 <__gethex+0x94>
 8011456:	9901      	ldr	r1, [sp, #4]
 8011458:	4652      	mov	r2, sl
 801145a:	4630      	mov	r0, r6
 801145c:	f7fe f9e3 	bl	800f826 <strncmp>
 8011460:	b980      	cbnz	r0, 8011484 <__gethex+0xd0>
 8011462:	b94d      	cbnz	r5, 8011478 <__gethex+0xc4>
 8011464:	eb06 050a 	add.w	r5, r6, sl
 8011468:	462a      	mov	r2, r5
 801146a:	4616      	mov	r6, r2
 801146c:	3201      	adds	r2, #1
 801146e:	7830      	ldrb	r0, [r6, #0]
 8011470:	f7ff ff8a 	bl	8011388 <__hexdig_fun>
 8011474:	2800      	cmp	r0, #0
 8011476:	d1f8      	bne.n	801146a <__gethex+0xb6>
 8011478:	1bad      	subs	r5, r5, r6
 801147a:	00ad      	lsls	r5, r5, #2
 801147c:	e004      	b.n	8011488 <__gethex+0xd4>
 801147e:	2400      	movs	r4, #0
 8011480:	4625      	mov	r5, r4
 8011482:	e7e0      	b.n	8011446 <__gethex+0x92>
 8011484:	2d00      	cmp	r5, #0
 8011486:	d1f7      	bne.n	8011478 <__gethex+0xc4>
 8011488:	7833      	ldrb	r3, [r6, #0]
 801148a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801148e:	2b50      	cmp	r3, #80	; 0x50
 8011490:	d13b      	bne.n	801150a <__gethex+0x156>
 8011492:	7873      	ldrb	r3, [r6, #1]
 8011494:	2b2b      	cmp	r3, #43	; 0x2b
 8011496:	d02c      	beq.n	80114f2 <__gethex+0x13e>
 8011498:	2b2d      	cmp	r3, #45	; 0x2d
 801149a:	d02e      	beq.n	80114fa <__gethex+0x146>
 801149c:	1c71      	adds	r1, r6, #1
 801149e:	f04f 0900 	mov.w	r9, #0
 80114a2:	7808      	ldrb	r0, [r1, #0]
 80114a4:	f7ff ff70 	bl	8011388 <__hexdig_fun>
 80114a8:	1e43      	subs	r3, r0, #1
 80114aa:	b2db      	uxtb	r3, r3
 80114ac:	2b18      	cmp	r3, #24
 80114ae:	d82c      	bhi.n	801150a <__gethex+0x156>
 80114b0:	f1a0 0210 	sub.w	r2, r0, #16
 80114b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80114b8:	f7ff ff66 	bl	8011388 <__hexdig_fun>
 80114bc:	1e43      	subs	r3, r0, #1
 80114be:	b2db      	uxtb	r3, r3
 80114c0:	2b18      	cmp	r3, #24
 80114c2:	d91d      	bls.n	8011500 <__gethex+0x14c>
 80114c4:	f1b9 0f00 	cmp.w	r9, #0
 80114c8:	d000      	beq.n	80114cc <__gethex+0x118>
 80114ca:	4252      	negs	r2, r2
 80114cc:	4415      	add	r5, r2
 80114ce:	f8cb 1000 	str.w	r1, [fp]
 80114d2:	b1e4      	cbz	r4, 801150e <__gethex+0x15a>
 80114d4:	9b00      	ldr	r3, [sp, #0]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	bf14      	ite	ne
 80114da:	2700      	movne	r7, #0
 80114dc:	2706      	moveq	r7, #6
 80114de:	4638      	mov	r0, r7
 80114e0:	b009      	add	sp, #36	; 0x24
 80114e2:	ecbd 8b02 	vpop	{d8}
 80114e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114ea:	463e      	mov	r6, r7
 80114ec:	4625      	mov	r5, r4
 80114ee:	2401      	movs	r4, #1
 80114f0:	e7ca      	b.n	8011488 <__gethex+0xd4>
 80114f2:	f04f 0900 	mov.w	r9, #0
 80114f6:	1cb1      	adds	r1, r6, #2
 80114f8:	e7d3      	b.n	80114a2 <__gethex+0xee>
 80114fa:	f04f 0901 	mov.w	r9, #1
 80114fe:	e7fa      	b.n	80114f6 <__gethex+0x142>
 8011500:	230a      	movs	r3, #10
 8011502:	fb03 0202 	mla	r2, r3, r2, r0
 8011506:	3a10      	subs	r2, #16
 8011508:	e7d4      	b.n	80114b4 <__gethex+0x100>
 801150a:	4631      	mov	r1, r6
 801150c:	e7df      	b.n	80114ce <__gethex+0x11a>
 801150e:	1bf3      	subs	r3, r6, r7
 8011510:	3b01      	subs	r3, #1
 8011512:	4621      	mov	r1, r4
 8011514:	2b07      	cmp	r3, #7
 8011516:	dc0b      	bgt.n	8011530 <__gethex+0x17c>
 8011518:	ee18 0a10 	vmov	r0, s16
 801151c:	f000 fa82 	bl	8011a24 <_Balloc>
 8011520:	4604      	mov	r4, r0
 8011522:	b940      	cbnz	r0, 8011536 <__gethex+0x182>
 8011524:	4b5d      	ldr	r3, [pc, #372]	; (801169c <__gethex+0x2e8>)
 8011526:	4602      	mov	r2, r0
 8011528:	21de      	movs	r1, #222	; 0xde
 801152a:	485d      	ldr	r0, [pc, #372]	; (80116a0 <__gethex+0x2ec>)
 801152c:	f001 fdd0 	bl	80130d0 <__assert_func>
 8011530:	3101      	adds	r1, #1
 8011532:	105b      	asrs	r3, r3, #1
 8011534:	e7ee      	b.n	8011514 <__gethex+0x160>
 8011536:	f100 0914 	add.w	r9, r0, #20
 801153a:	f04f 0b00 	mov.w	fp, #0
 801153e:	f1ca 0301 	rsb	r3, sl, #1
 8011542:	f8cd 9008 	str.w	r9, [sp, #8]
 8011546:	f8cd b000 	str.w	fp, [sp]
 801154a:	9306      	str	r3, [sp, #24]
 801154c:	42b7      	cmp	r7, r6
 801154e:	d340      	bcc.n	80115d2 <__gethex+0x21e>
 8011550:	9802      	ldr	r0, [sp, #8]
 8011552:	9b00      	ldr	r3, [sp, #0]
 8011554:	f840 3b04 	str.w	r3, [r0], #4
 8011558:	eba0 0009 	sub.w	r0, r0, r9
 801155c:	1080      	asrs	r0, r0, #2
 801155e:	0146      	lsls	r6, r0, #5
 8011560:	6120      	str	r0, [r4, #16]
 8011562:	4618      	mov	r0, r3
 8011564:	f000 fb50 	bl	8011c08 <__hi0bits>
 8011568:	1a30      	subs	r0, r6, r0
 801156a:	f8d8 6000 	ldr.w	r6, [r8]
 801156e:	42b0      	cmp	r0, r6
 8011570:	dd63      	ble.n	801163a <__gethex+0x286>
 8011572:	1b87      	subs	r7, r0, r6
 8011574:	4639      	mov	r1, r7
 8011576:	4620      	mov	r0, r4
 8011578:	f000 fef4 	bl	8012364 <__any_on>
 801157c:	4682      	mov	sl, r0
 801157e:	b1a8      	cbz	r0, 80115ac <__gethex+0x1f8>
 8011580:	1e7b      	subs	r3, r7, #1
 8011582:	1159      	asrs	r1, r3, #5
 8011584:	f003 021f 	and.w	r2, r3, #31
 8011588:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801158c:	f04f 0a01 	mov.w	sl, #1
 8011590:	fa0a f202 	lsl.w	r2, sl, r2
 8011594:	420a      	tst	r2, r1
 8011596:	d009      	beq.n	80115ac <__gethex+0x1f8>
 8011598:	4553      	cmp	r3, sl
 801159a:	dd05      	ble.n	80115a8 <__gethex+0x1f4>
 801159c:	1eb9      	subs	r1, r7, #2
 801159e:	4620      	mov	r0, r4
 80115a0:	f000 fee0 	bl	8012364 <__any_on>
 80115a4:	2800      	cmp	r0, #0
 80115a6:	d145      	bne.n	8011634 <__gethex+0x280>
 80115a8:	f04f 0a02 	mov.w	sl, #2
 80115ac:	4639      	mov	r1, r7
 80115ae:	4620      	mov	r0, r4
 80115b0:	f7ff fe98 	bl	80112e4 <rshift>
 80115b4:	443d      	add	r5, r7
 80115b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80115ba:	42ab      	cmp	r3, r5
 80115bc:	da4c      	bge.n	8011658 <__gethex+0x2a4>
 80115be:	ee18 0a10 	vmov	r0, s16
 80115c2:	4621      	mov	r1, r4
 80115c4:	f000 fa6e 	bl	8011aa4 <_Bfree>
 80115c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80115ca:	2300      	movs	r3, #0
 80115cc:	6013      	str	r3, [r2, #0]
 80115ce:	27a3      	movs	r7, #163	; 0xa3
 80115d0:	e785      	b.n	80114de <__gethex+0x12a>
 80115d2:	1e73      	subs	r3, r6, #1
 80115d4:	9a05      	ldr	r2, [sp, #20]
 80115d6:	9303      	str	r3, [sp, #12]
 80115d8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80115dc:	4293      	cmp	r3, r2
 80115de:	d019      	beq.n	8011614 <__gethex+0x260>
 80115e0:	f1bb 0f20 	cmp.w	fp, #32
 80115e4:	d107      	bne.n	80115f6 <__gethex+0x242>
 80115e6:	9b02      	ldr	r3, [sp, #8]
 80115e8:	9a00      	ldr	r2, [sp, #0]
 80115ea:	f843 2b04 	str.w	r2, [r3], #4
 80115ee:	9302      	str	r3, [sp, #8]
 80115f0:	2300      	movs	r3, #0
 80115f2:	9300      	str	r3, [sp, #0]
 80115f4:	469b      	mov	fp, r3
 80115f6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80115fa:	f7ff fec5 	bl	8011388 <__hexdig_fun>
 80115fe:	9b00      	ldr	r3, [sp, #0]
 8011600:	f000 000f 	and.w	r0, r0, #15
 8011604:	fa00 f00b 	lsl.w	r0, r0, fp
 8011608:	4303      	orrs	r3, r0
 801160a:	9300      	str	r3, [sp, #0]
 801160c:	f10b 0b04 	add.w	fp, fp, #4
 8011610:	9b03      	ldr	r3, [sp, #12]
 8011612:	e00d      	b.n	8011630 <__gethex+0x27c>
 8011614:	9b03      	ldr	r3, [sp, #12]
 8011616:	9a06      	ldr	r2, [sp, #24]
 8011618:	4413      	add	r3, r2
 801161a:	42bb      	cmp	r3, r7
 801161c:	d3e0      	bcc.n	80115e0 <__gethex+0x22c>
 801161e:	4618      	mov	r0, r3
 8011620:	9901      	ldr	r1, [sp, #4]
 8011622:	9307      	str	r3, [sp, #28]
 8011624:	4652      	mov	r2, sl
 8011626:	f7fe f8fe 	bl	800f826 <strncmp>
 801162a:	9b07      	ldr	r3, [sp, #28]
 801162c:	2800      	cmp	r0, #0
 801162e:	d1d7      	bne.n	80115e0 <__gethex+0x22c>
 8011630:	461e      	mov	r6, r3
 8011632:	e78b      	b.n	801154c <__gethex+0x198>
 8011634:	f04f 0a03 	mov.w	sl, #3
 8011638:	e7b8      	b.n	80115ac <__gethex+0x1f8>
 801163a:	da0a      	bge.n	8011652 <__gethex+0x29e>
 801163c:	1a37      	subs	r7, r6, r0
 801163e:	4621      	mov	r1, r4
 8011640:	ee18 0a10 	vmov	r0, s16
 8011644:	463a      	mov	r2, r7
 8011646:	f000 fc49 	bl	8011edc <__lshift>
 801164a:	1bed      	subs	r5, r5, r7
 801164c:	4604      	mov	r4, r0
 801164e:	f100 0914 	add.w	r9, r0, #20
 8011652:	f04f 0a00 	mov.w	sl, #0
 8011656:	e7ae      	b.n	80115b6 <__gethex+0x202>
 8011658:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801165c:	42a8      	cmp	r0, r5
 801165e:	dd72      	ble.n	8011746 <__gethex+0x392>
 8011660:	1b45      	subs	r5, r0, r5
 8011662:	42ae      	cmp	r6, r5
 8011664:	dc36      	bgt.n	80116d4 <__gethex+0x320>
 8011666:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801166a:	2b02      	cmp	r3, #2
 801166c:	d02a      	beq.n	80116c4 <__gethex+0x310>
 801166e:	2b03      	cmp	r3, #3
 8011670:	d02c      	beq.n	80116cc <__gethex+0x318>
 8011672:	2b01      	cmp	r3, #1
 8011674:	d11c      	bne.n	80116b0 <__gethex+0x2fc>
 8011676:	42ae      	cmp	r6, r5
 8011678:	d11a      	bne.n	80116b0 <__gethex+0x2fc>
 801167a:	2e01      	cmp	r6, #1
 801167c:	d112      	bne.n	80116a4 <__gethex+0x2f0>
 801167e:	9a04      	ldr	r2, [sp, #16]
 8011680:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011684:	6013      	str	r3, [r2, #0]
 8011686:	2301      	movs	r3, #1
 8011688:	6123      	str	r3, [r4, #16]
 801168a:	f8c9 3000 	str.w	r3, [r9]
 801168e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011690:	2762      	movs	r7, #98	; 0x62
 8011692:	601c      	str	r4, [r3, #0]
 8011694:	e723      	b.n	80114de <__gethex+0x12a>
 8011696:	bf00      	nop
 8011698:	080140f0 	.word	0x080140f0
 801169c:	08014078 	.word	0x08014078
 80116a0:	08014089 	.word	0x08014089
 80116a4:	1e71      	subs	r1, r6, #1
 80116a6:	4620      	mov	r0, r4
 80116a8:	f000 fe5c 	bl	8012364 <__any_on>
 80116ac:	2800      	cmp	r0, #0
 80116ae:	d1e6      	bne.n	801167e <__gethex+0x2ca>
 80116b0:	ee18 0a10 	vmov	r0, s16
 80116b4:	4621      	mov	r1, r4
 80116b6:	f000 f9f5 	bl	8011aa4 <_Bfree>
 80116ba:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80116bc:	2300      	movs	r3, #0
 80116be:	6013      	str	r3, [r2, #0]
 80116c0:	2750      	movs	r7, #80	; 0x50
 80116c2:	e70c      	b.n	80114de <__gethex+0x12a>
 80116c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80116c6:	2b00      	cmp	r3, #0
 80116c8:	d1f2      	bne.n	80116b0 <__gethex+0x2fc>
 80116ca:	e7d8      	b.n	801167e <__gethex+0x2ca>
 80116cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d1d5      	bne.n	801167e <__gethex+0x2ca>
 80116d2:	e7ed      	b.n	80116b0 <__gethex+0x2fc>
 80116d4:	1e6f      	subs	r7, r5, #1
 80116d6:	f1ba 0f00 	cmp.w	sl, #0
 80116da:	d131      	bne.n	8011740 <__gethex+0x38c>
 80116dc:	b127      	cbz	r7, 80116e8 <__gethex+0x334>
 80116de:	4639      	mov	r1, r7
 80116e0:	4620      	mov	r0, r4
 80116e2:	f000 fe3f 	bl	8012364 <__any_on>
 80116e6:	4682      	mov	sl, r0
 80116e8:	117b      	asrs	r3, r7, #5
 80116ea:	2101      	movs	r1, #1
 80116ec:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80116f0:	f007 071f 	and.w	r7, r7, #31
 80116f4:	fa01 f707 	lsl.w	r7, r1, r7
 80116f8:	421f      	tst	r7, r3
 80116fa:	4629      	mov	r1, r5
 80116fc:	4620      	mov	r0, r4
 80116fe:	bf18      	it	ne
 8011700:	f04a 0a02 	orrne.w	sl, sl, #2
 8011704:	1b76      	subs	r6, r6, r5
 8011706:	f7ff fded 	bl	80112e4 <rshift>
 801170a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801170e:	2702      	movs	r7, #2
 8011710:	f1ba 0f00 	cmp.w	sl, #0
 8011714:	d048      	beq.n	80117a8 <__gethex+0x3f4>
 8011716:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801171a:	2b02      	cmp	r3, #2
 801171c:	d015      	beq.n	801174a <__gethex+0x396>
 801171e:	2b03      	cmp	r3, #3
 8011720:	d017      	beq.n	8011752 <__gethex+0x39e>
 8011722:	2b01      	cmp	r3, #1
 8011724:	d109      	bne.n	801173a <__gethex+0x386>
 8011726:	f01a 0f02 	tst.w	sl, #2
 801172a:	d006      	beq.n	801173a <__gethex+0x386>
 801172c:	f8d9 0000 	ldr.w	r0, [r9]
 8011730:	ea4a 0a00 	orr.w	sl, sl, r0
 8011734:	f01a 0f01 	tst.w	sl, #1
 8011738:	d10e      	bne.n	8011758 <__gethex+0x3a4>
 801173a:	f047 0710 	orr.w	r7, r7, #16
 801173e:	e033      	b.n	80117a8 <__gethex+0x3f4>
 8011740:	f04f 0a01 	mov.w	sl, #1
 8011744:	e7d0      	b.n	80116e8 <__gethex+0x334>
 8011746:	2701      	movs	r7, #1
 8011748:	e7e2      	b.n	8011710 <__gethex+0x35c>
 801174a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801174c:	f1c3 0301 	rsb	r3, r3, #1
 8011750:	9315      	str	r3, [sp, #84]	; 0x54
 8011752:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011754:	2b00      	cmp	r3, #0
 8011756:	d0f0      	beq.n	801173a <__gethex+0x386>
 8011758:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801175c:	f104 0314 	add.w	r3, r4, #20
 8011760:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011764:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011768:	f04f 0c00 	mov.w	ip, #0
 801176c:	4618      	mov	r0, r3
 801176e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011772:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011776:	d01c      	beq.n	80117b2 <__gethex+0x3fe>
 8011778:	3201      	adds	r2, #1
 801177a:	6002      	str	r2, [r0, #0]
 801177c:	2f02      	cmp	r7, #2
 801177e:	f104 0314 	add.w	r3, r4, #20
 8011782:	d13f      	bne.n	8011804 <__gethex+0x450>
 8011784:	f8d8 2000 	ldr.w	r2, [r8]
 8011788:	3a01      	subs	r2, #1
 801178a:	42b2      	cmp	r2, r6
 801178c:	d10a      	bne.n	80117a4 <__gethex+0x3f0>
 801178e:	1171      	asrs	r1, r6, #5
 8011790:	2201      	movs	r2, #1
 8011792:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011796:	f006 061f 	and.w	r6, r6, #31
 801179a:	fa02 f606 	lsl.w	r6, r2, r6
 801179e:	421e      	tst	r6, r3
 80117a0:	bf18      	it	ne
 80117a2:	4617      	movne	r7, r2
 80117a4:	f047 0720 	orr.w	r7, r7, #32
 80117a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80117aa:	601c      	str	r4, [r3, #0]
 80117ac:	9b04      	ldr	r3, [sp, #16]
 80117ae:	601d      	str	r5, [r3, #0]
 80117b0:	e695      	b.n	80114de <__gethex+0x12a>
 80117b2:	4299      	cmp	r1, r3
 80117b4:	f843 cc04 	str.w	ip, [r3, #-4]
 80117b8:	d8d8      	bhi.n	801176c <__gethex+0x3b8>
 80117ba:	68a3      	ldr	r3, [r4, #8]
 80117bc:	459b      	cmp	fp, r3
 80117be:	db19      	blt.n	80117f4 <__gethex+0x440>
 80117c0:	6861      	ldr	r1, [r4, #4]
 80117c2:	ee18 0a10 	vmov	r0, s16
 80117c6:	3101      	adds	r1, #1
 80117c8:	f000 f92c 	bl	8011a24 <_Balloc>
 80117cc:	4681      	mov	r9, r0
 80117ce:	b918      	cbnz	r0, 80117d8 <__gethex+0x424>
 80117d0:	4b1a      	ldr	r3, [pc, #104]	; (801183c <__gethex+0x488>)
 80117d2:	4602      	mov	r2, r0
 80117d4:	2184      	movs	r1, #132	; 0x84
 80117d6:	e6a8      	b.n	801152a <__gethex+0x176>
 80117d8:	6922      	ldr	r2, [r4, #16]
 80117da:	3202      	adds	r2, #2
 80117dc:	f104 010c 	add.w	r1, r4, #12
 80117e0:	0092      	lsls	r2, r2, #2
 80117e2:	300c      	adds	r0, #12
 80117e4:	f7fd f8f0 	bl	800e9c8 <memcpy>
 80117e8:	4621      	mov	r1, r4
 80117ea:	ee18 0a10 	vmov	r0, s16
 80117ee:	f000 f959 	bl	8011aa4 <_Bfree>
 80117f2:	464c      	mov	r4, r9
 80117f4:	6923      	ldr	r3, [r4, #16]
 80117f6:	1c5a      	adds	r2, r3, #1
 80117f8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80117fc:	6122      	str	r2, [r4, #16]
 80117fe:	2201      	movs	r2, #1
 8011800:	615a      	str	r2, [r3, #20]
 8011802:	e7bb      	b.n	801177c <__gethex+0x3c8>
 8011804:	6922      	ldr	r2, [r4, #16]
 8011806:	455a      	cmp	r2, fp
 8011808:	dd0b      	ble.n	8011822 <__gethex+0x46e>
 801180a:	2101      	movs	r1, #1
 801180c:	4620      	mov	r0, r4
 801180e:	f7ff fd69 	bl	80112e4 <rshift>
 8011812:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011816:	3501      	adds	r5, #1
 8011818:	42ab      	cmp	r3, r5
 801181a:	f6ff aed0 	blt.w	80115be <__gethex+0x20a>
 801181e:	2701      	movs	r7, #1
 8011820:	e7c0      	b.n	80117a4 <__gethex+0x3f0>
 8011822:	f016 061f 	ands.w	r6, r6, #31
 8011826:	d0fa      	beq.n	801181e <__gethex+0x46a>
 8011828:	4453      	add	r3, sl
 801182a:	f1c6 0620 	rsb	r6, r6, #32
 801182e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011832:	f000 f9e9 	bl	8011c08 <__hi0bits>
 8011836:	42b0      	cmp	r0, r6
 8011838:	dbe7      	blt.n	801180a <__gethex+0x456>
 801183a:	e7f0      	b.n	801181e <__gethex+0x46a>
 801183c:	08014078 	.word	0x08014078

08011840 <L_shift>:
 8011840:	f1c2 0208 	rsb	r2, r2, #8
 8011844:	0092      	lsls	r2, r2, #2
 8011846:	b570      	push	{r4, r5, r6, lr}
 8011848:	f1c2 0620 	rsb	r6, r2, #32
 801184c:	6843      	ldr	r3, [r0, #4]
 801184e:	6804      	ldr	r4, [r0, #0]
 8011850:	fa03 f506 	lsl.w	r5, r3, r6
 8011854:	432c      	orrs	r4, r5
 8011856:	40d3      	lsrs	r3, r2
 8011858:	6004      	str	r4, [r0, #0]
 801185a:	f840 3f04 	str.w	r3, [r0, #4]!
 801185e:	4288      	cmp	r0, r1
 8011860:	d3f4      	bcc.n	801184c <L_shift+0xc>
 8011862:	bd70      	pop	{r4, r5, r6, pc}

08011864 <__match>:
 8011864:	b530      	push	{r4, r5, lr}
 8011866:	6803      	ldr	r3, [r0, #0]
 8011868:	3301      	adds	r3, #1
 801186a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801186e:	b914      	cbnz	r4, 8011876 <__match+0x12>
 8011870:	6003      	str	r3, [r0, #0]
 8011872:	2001      	movs	r0, #1
 8011874:	bd30      	pop	{r4, r5, pc}
 8011876:	f813 2b01 	ldrb.w	r2, [r3], #1
 801187a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801187e:	2d19      	cmp	r5, #25
 8011880:	bf98      	it	ls
 8011882:	3220      	addls	r2, #32
 8011884:	42a2      	cmp	r2, r4
 8011886:	d0f0      	beq.n	801186a <__match+0x6>
 8011888:	2000      	movs	r0, #0
 801188a:	e7f3      	b.n	8011874 <__match+0x10>

0801188c <__hexnan>:
 801188c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011890:	680b      	ldr	r3, [r1, #0]
 8011892:	115e      	asrs	r6, r3, #5
 8011894:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011898:	f013 031f 	ands.w	r3, r3, #31
 801189c:	b087      	sub	sp, #28
 801189e:	bf18      	it	ne
 80118a0:	3604      	addne	r6, #4
 80118a2:	2500      	movs	r5, #0
 80118a4:	1f37      	subs	r7, r6, #4
 80118a6:	4690      	mov	r8, r2
 80118a8:	6802      	ldr	r2, [r0, #0]
 80118aa:	9301      	str	r3, [sp, #4]
 80118ac:	4682      	mov	sl, r0
 80118ae:	f846 5c04 	str.w	r5, [r6, #-4]
 80118b2:	46b9      	mov	r9, r7
 80118b4:	463c      	mov	r4, r7
 80118b6:	9502      	str	r5, [sp, #8]
 80118b8:	46ab      	mov	fp, r5
 80118ba:	7851      	ldrb	r1, [r2, #1]
 80118bc:	1c53      	adds	r3, r2, #1
 80118be:	9303      	str	r3, [sp, #12]
 80118c0:	b341      	cbz	r1, 8011914 <__hexnan+0x88>
 80118c2:	4608      	mov	r0, r1
 80118c4:	9205      	str	r2, [sp, #20]
 80118c6:	9104      	str	r1, [sp, #16]
 80118c8:	f7ff fd5e 	bl	8011388 <__hexdig_fun>
 80118cc:	2800      	cmp	r0, #0
 80118ce:	d14f      	bne.n	8011970 <__hexnan+0xe4>
 80118d0:	9904      	ldr	r1, [sp, #16]
 80118d2:	9a05      	ldr	r2, [sp, #20]
 80118d4:	2920      	cmp	r1, #32
 80118d6:	d818      	bhi.n	801190a <__hexnan+0x7e>
 80118d8:	9b02      	ldr	r3, [sp, #8]
 80118da:	459b      	cmp	fp, r3
 80118dc:	dd13      	ble.n	8011906 <__hexnan+0x7a>
 80118de:	454c      	cmp	r4, r9
 80118e0:	d206      	bcs.n	80118f0 <__hexnan+0x64>
 80118e2:	2d07      	cmp	r5, #7
 80118e4:	dc04      	bgt.n	80118f0 <__hexnan+0x64>
 80118e6:	462a      	mov	r2, r5
 80118e8:	4649      	mov	r1, r9
 80118ea:	4620      	mov	r0, r4
 80118ec:	f7ff ffa8 	bl	8011840 <L_shift>
 80118f0:	4544      	cmp	r4, r8
 80118f2:	d950      	bls.n	8011996 <__hexnan+0x10a>
 80118f4:	2300      	movs	r3, #0
 80118f6:	f1a4 0904 	sub.w	r9, r4, #4
 80118fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80118fe:	f8cd b008 	str.w	fp, [sp, #8]
 8011902:	464c      	mov	r4, r9
 8011904:	461d      	mov	r5, r3
 8011906:	9a03      	ldr	r2, [sp, #12]
 8011908:	e7d7      	b.n	80118ba <__hexnan+0x2e>
 801190a:	2929      	cmp	r1, #41	; 0x29
 801190c:	d156      	bne.n	80119bc <__hexnan+0x130>
 801190e:	3202      	adds	r2, #2
 8011910:	f8ca 2000 	str.w	r2, [sl]
 8011914:	f1bb 0f00 	cmp.w	fp, #0
 8011918:	d050      	beq.n	80119bc <__hexnan+0x130>
 801191a:	454c      	cmp	r4, r9
 801191c:	d206      	bcs.n	801192c <__hexnan+0xa0>
 801191e:	2d07      	cmp	r5, #7
 8011920:	dc04      	bgt.n	801192c <__hexnan+0xa0>
 8011922:	462a      	mov	r2, r5
 8011924:	4649      	mov	r1, r9
 8011926:	4620      	mov	r0, r4
 8011928:	f7ff ff8a 	bl	8011840 <L_shift>
 801192c:	4544      	cmp	r4, r8
 801192e:	d934      	bls.n	801199a <__hexnan+0x10e>
 8011930:	f1a8 0204 	sub.w	r2, r8, #4
 8011934:	4623      	mov	r3, r4
 8011936:	f853 1b04 	ldr.w	r1, [r3], #4
 801193a:	f842 1f04 	str.w	r1, [r2, #4]!
 801193e:	429f      	cmp	r7, r3
 8011940:	d2f9      	bcs.n	8011936 <__hexnan+0xaa>
 8011942:	1b3b      	subs	r3, r7, r4
 8011944:	f023 0303 	bic.w	r3, r3, #3
 8011948:	3304      	adds	r3, #4
 801194a:	3401      	adds	r4, #1
 801194c:	3e03      	subs	r6, #3
 801194e:	42b4      	cmp	r4, r6
 8011950:	bf88      	it	hi
 8011952:	2304      	movhi	r3, #4
 8011954:	4443      	add	r3, r8
 8011956:	2200      	movs	r2, #0
 8011958:	f843 2b04 	str.w	r2, [r3], #4
 801195c:	429f      	cmp	r7, r3
 801195e:	d2fb      	bcs.n	8011958 <__hexnan+0xcc>
 8011960:	683b      	ldr	r3, [r7, #0]
 8011962:	b91b      	cbnz	r3, 801196c <__hexnan+0xe0>
 8011964:	4547      	cmp	r7, r8
 8011966:	d127      	bne.n	80119b8 <__hexnan+0x12c>
 8011968:	2301      	movs	r3, #1
 801196a:	603b      	str	r3, [r7, #0]
 801196c:	2005      	movs	r0, #5
 801196e:	e026      	b.n	80119be <__hexnan+0x132>
 8011970:	3501      	adds	r5, #1
 8011972:	2d08      	cmp	r5, #8
 8011974:	f10b 0b01 	add.w	fp, fp, #1
 8011978:	dd06      	ble.n	8011988 <__hexnan+0xfc>
 801197a:	4544      	cmp	r4, r8
 801197c:	d9c3      	bls.n	8011906 <__hexnan+0x7a>
 801197e:	2300      	movs	r3, #0
 8011980:	f844 3c04 	str.w	r3, [r4, #-4]
 8011984:	2501      	movs	r5, #1
 8011986:	3c04      	subs	r4, #4
 8011988:	6822      	ldr	r2, [r4, #0]
 801198a:	f000 000f 	and.w	r0, r0, #15
 801198e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011992:	6022      	str	r2, [r4, #0]
 8011994:	e7b7      	b.n	8011906 <__hexnan+0x7a>
 8011996:	2508      	movs	r5, #8
 8011998:	e7b5      	b.n	8011906 <__hexnan+0x7a>
 801199a:	9b01      	ldr	r3, [sp, #4]
 801199c:	2b00      	cmp	r3, #0
 801199e:	d0df      	beq.n	8011960 <__hexnan+0xd4>
 80119a0:	f04f 32ff 	mov.w	r2, #4294967295
 80119a4:	f1c3 0320 	rsb	r3, r3, #32
 80119a8:	fa22 f303 	lsr.w	r3, r2, r3
 80119ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80119b0:	401a      	ands	r2, r3
 80119b2:	f846 2c04 	str.w	r2, [r6, #-4]
 80119b6:	e7d3      	b.n	8011960 <__hexnan+0xd4>
 80119b8:	3f04      	subs	r7, #4
 80119ba:	e7d1      	b.n	8011960 <__hexnan+0xd4>
 80119bc:	2004      	movs	r0, #4
 80119be:	b007      	add	sp, #28
 80119c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080119c4 <_localeconv_r>:
 80119c4:	4800      	ldr	r0, [pc, #0]	; (80119c8 <_localeconv_r+0x4>)
 80119c6:	4770      	bx	lr
 80119c8:	20000420 	.word	0x20000420

080119cc <_lseek_r>:
 80119cc:	b538      	push	{r3, r4, r5, lr}
 80119ce:	4d07      	ldr	r5, [pc, #28]	; (80119ec <_lseek_r+0x20>)
 80119d0:	4604      	mov	r4, r0
 80119d2:	4608      	mov	r0, r1
 80119d4:	4611      	mov	r1, r2
 80119d6:	2200      	movs	r2, #0
 80119d8:	602a      	str	r2, [r5, #0]
 80119da:	461a      	mov	r2, r3
 80119dc:	f7f0 fc7c 	bl	80022d8 <_lseek>
 80119e0:	1c43      	adds	r3, r0, #1
 80119e2:	d102      	bne.n	80119ea <_lseek_r+0x1e>
 80119e4:	682b      	ldr	r3, [r5, #0]
 80119e6:	b103      	cbz	r3, 80119ea <_lseek_r+0x1e>
 80119e8:	6023      	str	r3, [r4, #0]
 80119ea:	bd38      	pop	{r3, r4, r5, pc}
 80119ec:	20000770 	.word	0x20000770

080119f0 <malloc>:
 80119f0:	4b02      	ldr	r3, [pc, #8]	; (80119fc <malloc+0xc>)
 80119f2:	4601      	mov	r1, r0
 80119f4:	6818      	ldr	r0, [r3, #0]
 80119f6:	f000 bd59 	b.w	80124ac <_malloc_r>
 80119fa:	bf00      	nop
 80119fc:	200002c8 	.word	0x200002c8

08011a00 <__ascii_mbtowc>:
 8011a00:	b082      	sub	sp, #8
 8011a02:	b901      	cbnz	r1, 8011a06 <__ascii_mbtowc+0x6>
 8011a04:	a901      	add	r1, sp, #4
 8011a06:	b142      	cbz	r2, 8011a1a <__ascii_mbtowc+0x1a>
 8011a08:	b14b      	cbz	r3, 8011a1e <__ascii_mbtowc+0x1e>
 8011a0a:	7813      	ldrb	r3, [r2, #0]
 8011a0c:	600b      	str	r3, [r1, #0]
 8011a0e:	7812      	ldrb	r2, [r2, #0]
 8011a10:	1e10      	subs	r0, r2, #0
 8011a12:	bf18      	it	ne
 8011a14:	2001      	movne	r0, #1
 8011a16:	b002      	add	sp, #8
 8011a18:	4770      	bx	lr
 8011a1a:	4610      	mov	r0, r2
 8011a1c:	e7fb      	b.n	8011a16 <__ascii_mbtowc+0x16>
 8011a1e:	f06f 0001 	mvn.w	r0, #1
 8011a22:	e7f8      	b.n	8011a16 <__ascii_mbtowc+0x16>

08011a24 <_Balloc>:
 8011a24:	b570      	push	{r4, r5, r6, lr}
 8011a26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011a28:	4604      	mov	r4, r0
 8011a2a:	460d      	mov	r5, r1
 8011a2c:	b976      	cbnz	r6, 8011a4c <_Balloc+0x28>
 8011a2e:	2010      	movs	r0, #16
 8011a30:	f7ff ffde 	bl	80119f0 <malloc>
 8011a34:	4602      	mov	r2, r0
 8011a36:	6260      	str	r0, [r4, #36]	; 0x24
 8011a38:	b920      	cbnz	r0, 8011a44 <_Balloc+0x20>
 8011a3a:	4b18      	ldr	r3, [pc, #96]	; (8011a9c <_Balloc+0x78>)
 8011a3c:	4818      	ldr	r0, [pc, #96]	; (8011aa0 <_Balloc+0x7c>)
 8011a3e:	2166      	movs	r1, #102	; 0x66
 8011a40:	f001 fb46 	bl	80130d0 <__assert_func>
 8011a44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011a48:	6006      	str	r6, [r0, #0]
 8011a4a:	60c6      	str	r6, [r0, #12]
 8011a4c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011a4e:	68f3      	ldr	r3, [r6, #12]
 8011a50:	b183      	cbz	r3, 8011a74 <_Balloc+0x50>
 8011a52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a54:	68db      	ldr	r3, [r3, #12]
 8011a56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011a5a:	b9b8      	cbnz	r0, 8011a8c <_Balloc+0x68>
 8011a5c:	2101      	movs	r1, #1
 8011a5e:	fa01 f605 	lsl.w	r6, r1, r5
 8011a62:	1d72      	adds	r2, r6, #5
 8011a64:	0092      	lsls	r2, r2, #2
 8011a66:	4620      	mov	r0, r4
 8011a68:	f000 fc9d 	bl	80123a6 <_calloc_r>
 8011a6c:	b160      	cbz	r0, 8011a88 <_Balloc+0x64>
 8011a6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011a72:	e00e      	b.n	8011a92 <_Balloc+0x6e>
 8011a74:	2221      	movs	r2, #33	; 0x21
 8011a76:	2104      	movs	r1, #4
 8011a78:	4620      	mov	r0, r4
 8011a7a:	f000 fc94 	bl	80123a6 <_calloc_r>
 8011a7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a80:	60f0      	str	r0, [r6, #12]
 8011a82:	68db      	ldr	r3, [r3, #12]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d1e4      	bne.n	8011a52 <_Balloc+0x2e>
 8011a88:	2000      	movs	r0, #0
 8011a8a:	bd70      	pop	{r4, r5, r6, pc}
 8011a8c:	6802      	ldr	r2, [r0, #0]
 8011a8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011a92:	2300      	movs	r3, #0
 8011a94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011a98:	e7f7      	b.n	8011a8a <_Balloc+0x66>
 8011a9a:	bf00      	nop
 8011a9c:	08014006 	.word	0x08014006
 8011aa0:	08014104 	.word	0x08014104

08011aa4 <_Bfree>:
 8011aa4:	b570      	push	{r4, r5, r6, lr}
 8011aa6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011aa8:	4605      	mov	r5, r0
 8011aaa:	460c      	mov	r4, r1
 8011aac:	b976      	cbnz	r6, 8011acc <_Bfree+0x28>
 8011aae:	2010      	movs	r0, #16
 8011ab0:	f7ff ff9e 	bl	80119f0 <malloc>
 8011ab4:	4602      	mov	r2, r0
 8011ab6:	6268      	str	r0, [r5, #36]	; 0x24
 8011ab8:	b920      	cbnz	r0, 8011ac4 <_Bfree+0x20>
 8011aba:	4b09      	ldr	r3, [pc, #36]	; (8011ae0 <_Bfree+0x3c>)
 8011abc:	4809      	ldr	r0, [pc, #36]	; (8011ae4 <_Bfree+0x40>)
 8011abe:	218a      	movs	r1, #138	; 0x8a
 8011ac0:	f001 fb06 	bl	80130d0 <__assert_func>
 8011ac4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011ac8:	6006      	str	r6, [r0, #0]
 8011aca:	60c6      	str	r6, [r0, #12]
 8011acc:	b13c      	cbz	r4, 8011ade <_Bfree+0x3a>
 8011ace:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011ad0:	6862      	ldr	r2, [r4, #4]
 8011ad2:	68db      	ldr	r3, [r3, #12]
 8011ad4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011ad8:	6021      	str	r1, [r4, #0]
 8011ada:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011ade:	bd70      	pop	{r4, r5, r6, pc}
 8011ae0:	08014006 	.word	0x08014006
 8011ae4:	08014104 	.word	0x08014104

08011ae8 <__multadd>:
 8011ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011aec:	690d      	ldr	r5, [r1, #16]
 8011aee:	4607      	mov	r7, r0
 8011af0:	460c      	mov	r4, r1
 8011af2:	461e      	mov	r6, r3
 8011af4:	f101 0c14 	add.w	ip, r1, #20
 8011af8:	2000      	movs	r0, #0
 8011afa:	f8dc 3000 	ldr.w	r3, [ip]
 8011afe:	b299      	uxth	r1, r3
 8011b00:	fb02 6101 	mla	r1, r2, r1, r6
 8011b04:	0c1e      	lsrs	r6, r3, #16
 8011b06:	0c0b      	lsrs	r3, r1, #16
 8011b08:	fb02 3306 	mla	r3, r2, r6, r3
 8011b0c:	b289      	uxth	r1, r1
 8011b0e:	3001      	adds	r0, #1
 8011b10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011b14:	4285      	cmp	r5, r0
 8011b16:	f84c 1b04 	str.w	r1, [ip], #4
 8011b1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011b1e:	dcec      	bgt.n	8011afa <__multadd+0x12>
 8011b20:	b30e      	cbz	r6, 8011b66 <__multadd+0x7e>
 8011b22:	68a3      	ldr	r3, [r4, #8]
 8011b24:	42ab      	cmp	r3, r5
 8011b26:	dc19      	bgt.n	8011b5c <__multadd+0x74>
 8011b28:	6861      	ldr	r1, [r4, #4]
 8011b2a:	4638      	mov	r0, r7
 8011b2c:	3101      	adds	r1, #1
 8011b2e:	f7ff ff79 	bl	8011a24 <_Balloc>
 8011b32:	4680      	mov	r8, r0
 8011b34:	b928      	cbnz	r0, 8011b42 <__multadd+0x5a>
 8011b36:	4602      	mov	r2, r0
 8011b38:	4b0c      	ldr	r3, [pc, #48]	; (8011b6c <__multadd+0x84>)
 8011b3a:	480d      	ldr	r0, [pc, #52]	; (8011b70 <__multadd+0x88>)
 8011b3c:	21b5      	movs	r1, #181	; 0xb5
 8011b3e:	f001 fac7 	bl	80130d0 <__assert_func>
 8011b42:	6922      	ldr	r2, [r4, #16]
 8011b44:	3202      	adds	r2, #2
 8011b46:	f104 010c 	add.w	r1, r4, #12
 8011b4a:	0092      	lsls	r2, r2, #2
 8011b4c:	300c      	adds	r0, #12
 8011b4e:	f7fc ff3b 	bl	800e9c8 <memcpy>
 8011b52:	4621      	mov	r1, r4
 8011b54:	4638      	mov	r0, r7
 8011b56:	f7ff ffa5 	bl	8011aa4 <_Bfree>
 8011b5a:	4644      	mov	r4, r8
 8011b5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011b60:	3501      	adds	r5, #1
 8011b62:	615e      	str	r6, [r3, #20]
 8011b64:	6125      	str	r5, [r4, #16]
 8011b66:	4620      	mov	r0, r4
 8011b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b6c:	08014078 	.word	0x08014078
 8011b70:	08014104 	.word	0x08014104

08011b74 <__s2b>:
 8011b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b78:	460c      	mov	r4, r1
 8011b7a:	4615      	mov	r5, r2
 8011b7c:	461f      	mov	r7, r3
 8011b7e:	2209      	movs	r2, #9
 8011b80:	3308      	adds	r3, #8
 8011b82:	4606      	mov	r6, r0
 8011b84:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b88:	2100      	movs	r1, #0
 8011b8a:	2201      	movs	r2, #1
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	db09      	blt.n	8011ba4 <__s2b+0x30>
 8011b90:	4630      	mov	r0, r6
 8011b92:	f7ff ff47 	bl	8011a24 <_Balloc>
 8011b96:	b940      	cbnz	r0, 8011baa <__s2b+0x36>
 8011b98:	4602      	mov	r2, r0
 8011b9a:	4b19      	ldr	r3, [pc, #100]	; (8011c00 <__s2b+0x8c>)
 8011b9c:	4819      	ldr	r0, [pc, #100]	; (8011c04 <__s2b+0x90>)
 8011b9e:	21ce      	movs	r1, #206	; 0xce
 8011ba0:	f001 fa96 	bl	80130d0 <__assert_func>
 8011ba4:	0052      	lsls	r2, r2, #1
 8011ba6:	3101      	adds	r1, #1
 8011ba8:	e7f0      	b.n	8011b8c <__s2b+0x18>
 8011baa:	9b08      	ldr	r3, [sp, #32]
 8011bac:	6143      	str	r3, [r0, #20]
 8011bae:	2d09      	cmp	r5, #9
 8011bb0:	f04f 0301 	mov.w	r3, #1
 8011bb4:	6103      	str	r3, [r0, #16]
 8011bb6:	dd16      	ble.n	8011be6 <__s2b+0x72>
 8011bb8:	f104 0909 	add.w	r9, r4, #9
 8011bbc:	46c8      	mov	r8, r9
 8011bbe:	442c      	add	r4, r5
 8011bc0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011bc4:	4601      	mov	r1, r0
 8011bc6:	3b30      	subs	r3, #48	; 0x30
 8011bc8:	220a      	movs	r2, #10
 8011bca:	4630      	mov	r0, r6
 8011bcc:	f7ff ff8c 	bl	8011ae8 <__multadd>
 8011bd0:	45a0      	cmp	r8, r4
 8011bd2:	d1f5      	bne.n	8011bc0 <__s2b+0x4c>
 8011bd4:	f1a5 0408 	sub.w	r4, r5, #8
 8011bd8:	444c      	add	r4, r9
 8011bda:	1b2d      	subs	r5, r5, r4
 8011bdc:	1963      	adds	r3, r4, r5
 8011bde:	42bb      	cmp	r3, r7
 8011be0:	db04      	blt.n	8011bec <__s2b+0x78>
 8011be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011be6:	340a      	adds	r4, #10
 8011be8:	2509      	movs	r5, #9
 8011bea:	e7f6      	b.n	8011bda <__s2b+0x66>
 8011bec:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011bf0:	4601      	mov	r1, r0
 8011bf2:	3b30      	subs	r3, #48	; 0x30
 8011bf4:	220a      	movs	r2, #10
 8011bf6:	4630      	mov	r0, r6
 8011bf8:	f7ff ff76 	bl	8011ae8 <__multadd>
 8011bfc:	e7ee      	b.n	8011bdc <__s2b+0x68>
 8011bfe:	bf00      	nop
 8011c00:	08014078 	.word	0x08014078
 8011c04:	08014104 	.word	0x08014104

08011c08 <__hi0bits>:
 8011c08:	0c03      	lsrs	r3, r0, #16
 8011c0a:	041b      	lsls	r3, r3, #16
 8011c0c:	b9d3      	cbnz	r3, 8011c44 <__hi0bits+0x3c>
 8011c0e:	0400      	lsls	r0, r0, #16
 8011c10:	2310      	movs	r3, #16
 8011c12:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011c16:	bf04      	itt	eq
 8011c18:	0200      	lsleq	r0, r0, #8
 8011c1a:	3308      	addeq	r3, #8
 8011c1c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011c20:	bf04      	itt	eq
 8011c22:	0100      	lsleq	r0, r0, #4
 8011c24:	3304      	addeq	r3, #4
 8011c26:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011c2a:	bf04      	itt	eq
 8011c2c:	0080      	lsleq	r0, r0, #2
 8011c2e:	3302      	addeq	r3, #2
 8011c30:	2800      	cmp	r0, #0
 8011c32:	db05      	blt.n	8011c40 <__hi0bits+0x38>
 8011c34:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8011c38:	f103 0301 	add.w	r3, r3, #1
 8011c3c:	bf08      	it	eq
 8011c3e:	2320      	moveq	r3, #32
 8011c40:	4618      	mov	r0, r3
 8011c42:	4770      	bx	lr
 8011c44:	2300      	movs	r3, #0
 8011c46:	e7e4      	b.n	8011c12 <__hi0bits+0xa>

08011c48 <__lo0bits>:
 8011c48:	6803      	ldr	r3, [r0, #0]
 8011c4a:	f013 0207 	ands.w	r2, r3, #7
 8011c4e:	4601      	mov	r1, r0
 8011c50:	d00b      	beq.n	8011c6a <__lo0bits+0x22>
 8011c52:	07da      	lsls	r2, r3, #31
 8011c54:	d423      	bmi.n	8011c9e <__lo0bits+0x56>
 8011c56:	0798      	lsls	r0, r3, #30
 8011c58:	bf49      	itett	mi
 8011c5a:	085b      	lsrmi	r3, r3, #1
 8011c5c:	089b      	lsrpl	r3, r3, #2
 8011c5e:	2001      	movmi	r0, #1
 8011c60:	600b      	strmi	r3, [r1, #0]
 8011c62:	bf5c      	itt	pl
 8011c64:	600b      	strpl	r3, [r1, #0]
 8011c66:	2002      	movpl	r0, #2
 8011c68:	4770      	bx	lr
 8011c6a:	b298      	uxth	r0, r3
 8011c6c:	b9a8      	cbnz	r0, 8011c9a <__lo0bits+0x52>
 8011c6e:	0c1b      	lsrs	r3, r3, #16
 8011c70:	2010      	movs	r0, #16
 8011c72:	b2da      	uxtb	r2, r3
 8011c74:	b90a      	cbnz	r2, 8011c7a <__lo0bits+0x32>
 8011c76:	3008      	adds	r0, #8
 8011c78:	0a1b      	lsrs	r3, r3, #8
 8011c7a:	071a      	lsls	r2, r3, #28
 8011c7c:	bf04      	itt	eq
 8011c7e:	091b      	lsreq	r3, r3, #4
 8011c80:	3004      	addeq	r0, #4
 8011c82:	079a      	lsls	r2, r3, #30
 8011c84:	bf04      	itt	eq
 8011c86:	089b      	lsreq	r3, r3, #2
 8011c88:	3002      	addeq	r0, #2
 8011c8a:	07da      	lsls	r2, r3, #31
 8011c8c:	d403      	bmi.n	8011c96 <__lo0bits+0x4e>
 8011c8e:	085b      	lsrs	r3, r3, #1
 8011c90:	f100 0001 	add.w	r0, r0, #1
 8011c94:	d005      	beq.n	8011ca2 <__lo0bits+0x5a>
 8011c96:	600b      	str	r3, [r1, #0]
 8011c98:	4770      	bx	lr
 8011c9a:	4610      	mov	r0, r2
 8011c9c:	e7e9      	b.n	8011c72 <__lo0bits+0x2a>
 8011c9e:	2000      	movs	r0, #0
 8011ca0:	4770      	bx	lr
 8011ca2:	2020      	movs	r0, #32
 8011ca4:	4770      	bx	lr
	...

08011ca8 <__i2b>:
 8011ca8:	b510      	push	{r4, lr}
 8011caa:	460c      	mov	r4, r1
 8011cac:	2101      	movs	r1, #1
 8011cae:	f7ff feb9 	bl	8011a24 <_Balloc>
 8011cb2:	4602      	mov	r2, r0
 8011cb4:	b928      	cbnz	r0, 8011cc2 <__i2b+0x1a>
 8011cb6:	4b05      	ldr	r3, [pc, #20]	; (8011ccc <__i2b+0x24>)
 8011cb8:	4805      	ldr	r0, [pc, #20]	; (8011cd0 <__i2b+0x28>)
 8011cba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011cbe:	f001 fa07 	bl	80130d0 <__assert_func>
 8011cc2:	2301      	movs	r3, #1
 8011cc4:	6144      	str	r4, [r0, #20]
 8011cc6:	6103      	str	r3, [r0, #16]
 8011cc8:	bd10      	pop	{r4, pc}
 8011cca:	bf00      	nop
 8011ccc:	08014078 	.word	0x08014078
 8011cd0:	08014104 	.word	0x08014104

08011cd4 <__multiply>:
 8011cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cd8:	4691      	mov	r9, r2
 8011cda:	690a      	ldr	r2, [r1, #16]
 8011cdc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011ce0:	429a      	cmp	r2, r3
 8011ce2:	bfb8      	it	lt
 8011ce4:	460b      	movlt	r3, r1
 8011ce6:	460c      	mov	r4, r1
 8011ce8:	bfbc      	itt	lt
 8011cea:	464c      	movlt	r4, r9
 8011cec:	4699      	movlt	r9, r3
 8011cee:	6927      	ldr	r7, [r4, #16]
 8011cf0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011cf4:	68a3      	ldr	r3, [r4, #8]
 8011cf6:	6861      	ldr	r1, [r4, #4]
 8011cf8:	eb07 060a 	add.w	r6, r7, sl
 8011cfc:	42b3      	cmp	r3, r6
 8011cfe:	b085      	sub	sp, #20
 8011d00:	bfb8      	it	lt
 8011d02:	3101      	addlt	r1, #1
 8011d04:	f7ff fe8e 	bl	8011a24 <_Balloc>
 8011d08:	b930      	cbnz	r0, 8011d18 <__multiply+0x44>
 8011d0a:	4602      	mov	r2, r0
 8011d0c:	4b44      	ldr	r3, [pc, #272]	; (8011e20 <__multiply+0x14c>)
 8011d0e:	4845      	ldr	r0, [pc, #276]	; (8011e24 <__multiply+0x150>)
 8011d10:	f240 115d 	movw	r1, #349	; 0x15d
 8011d14:	f001 f9dc 	bl	80130d0 <__assert_func>
 8011d18:	f100 0514 	add.w	r5, r0, #20
 8011d1c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011d20:	462b      	mov	r3, r5
 8011d22:	2200      	movs	r2, #0
 8011d24:	4543      	cmp	r3, r8
 8011d26:	d321      	bcc.n	8011d6c <__multiply+0x98>
 8011d28:	f104 0314 	add.w	r3, r4, #20
 8011d2c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011d30:	f109 0314 	add.w	r3, r9, #20
 8011d34:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011d38:	9202      	str	r2, [sp, #8]
 8011d3a:	1b3a      	subs	r2, r7, r4
 8011d3c:	3a15      	subs	r2, #21
 8011d3e:	f022 0203 	bic.w	r2, r2, #3
 8011d42:	3204      	adds	r2, #4
 8011d44:	f104 0115 	add.w	r1, r4, #21
 8011d48:	428f      	cmp	r7, r1
 8011d4a:	bf38      	it	cc
 8011d4c:	2204      	movcc	r2, #4
 8011d4e:	9201      	str	r2, [sp, #4]
 8011d50:	9a02      	ldr	r2, [sp, #8]
 8011d52:	9303      	str	r3, [sp, #12]
 8011d54:	429a      	cmp	r2, r3
 8011d56:	d80c      	bhi.n	8011d72 <__multiply+0x9e>
 8011d58:	2e00      	cmp	r6, #0
 8011d5a:	dd03      	ble.n	8011d64 <__multiply+0x90>
 8011d5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d05a      	beq.n	8011e1a <__multiply+0x146>
 8011d64:	6106      	str	r6, [r0, #16]
 8011d66:	b005      	add	sp, #20
 8011d68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d6c:	f843 2b04 	str.w	r2, [r3], #4
 8011d70:	e7d8      	b.n	8011d24 <__multiply+0x50>
 8011d72:	f8b3 a000 	ldrh.w	sl, [r3]
 8011d76:	f1ba 0f00 	cmp.w	sl, #0
 8011d7a:	d024      	beq.n	8011dc6 <__multiply+0xf2>
 8011d7c:	f104 0e14 	add.w	lr, r4, #20
 8011d80:	46a9      	mov	r9, r5
 8011d82:	f04f 0c00 	mov.w	ip, #0
 8011d86:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011d8a:	f8d9 1000 	ldr.w	r1, [r9]
 8011d8e:	fa1f fb82 	uxth.w	fp, r2
 8011d92:	b289      	uxth	r1, r1
 8011d94:	fb0a 110b 	mla	r1, sl, fp, r1
 8011d98:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011d9c:	f8d9 2000 	ldr.w	r2, [r9]
 8011da0:	4461      	add	r1, ip
 8011da2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011da6:	fb0a c20b 	mla	r2, sl, fp, ip
 8011daa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011dae:	b289      	uxth	r1, r1
 8011db0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011db4:	4577      	cmp	r7, lr
 8011db6:	f849 1b04 	str.w	r1, [r9], #4
 8011dba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011dbe:	d8e2      	bhi.n	8011d86 <__multiply+0xb2>
 8011dc0:	9a01      	ldr	r2, [sp, #4]
 8011dc2:	f845 c002 	str.w	ip, [r5, r2]
 8011dc6:	9a03      	ldr	r2, [sp, #12]
 8011dc8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011dcc:	3304      	adds	r3, #4
 8011dce:	f1b9 0f00 	cmp.w	r9, #0
 8011dd2:	d020      	beq.n	8011e16 <__multiply+0x142>
 8011dd4:	6829      	ldr	r1, [r5, #0]
 8011dd6:	f104 0c14 	add.w	ip, r4, #20
 8011dda:	46ae      	mov	lr, r5
 8011ddc:	f04f 0a00 	mov.w	sl, #0
 8011de0:	f8bc b000 	ldrh.w	fp, [ip]
 8011de4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011de8:	fb09 220b 	mla	r2, r9, fp, r2
 8011dec:	4492      	add	sl, r2
 8011dee:	b289      	uxth	r1, r1
 8011df0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011df4:	f84e 1b04 	str.w	r1, [lr], #4
 8011df8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011dfc:	f8be 1000 	ldrh.w	r1, [lr]
 8011e00:	0c12      	lsrs	r2, r2, #16
 8011e02:	fb09 1102 	mla	r1, r9, r2, r1
 8011e06:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011e0a:	4567      	cmp	r7, ip
 8011e0c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011e10:	d8e6      	bhi.n	8011de0 <__multiply+0x10c>
 8011e12:	9a01      	ldr	r2, [sp, #4]
 8011e14:	50a9      	str	r1, [r5, r2]
 8011e16:	3504      	adds	r5, #4
 8011e18:	e79a      	b.n	8011d50 <__multiply+0x7c>
 8011e1a:	3e01      	subs	r6, #1
 8011e1c:	e79c      	b.n	8011d58 <__multiply+0x84>
 8011e1e:	bf00      	nop
 8011e20:	08014078 	.word	0x08014078
 8011e24:	08014104 	.word	0x08014104

08011e28 <__pow5mult>:
 8011e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e2c:	4615      	mov	r5, r2
 8011e2e:	f012 0203 	ands.w	r2, r2, #3
 8011e32:	4606      	mov	r6, r0
 8011e34:	460f      	mov	r7, r1
 8011e36:	d007      	beq.n	8011e48 <__pow5mult+0x20>
 8011e38:	4c25      	ldr	r4, [pc, #148]	; (8011ed0 <__pow5mult+0xa8>)
 8011e3a:	3a01      	subs	r2, #1
 8011e3c:	2300      	movs	r3, #0
 8011e3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011e42:	f7ff fe51 	bl	8011ae8 <__multadd>
 8011e46:	4607      	mov	r7, r0
 8011e48:	10ad      	asrs	r5, r5, #2
 8011e4a:	d03d      	beq.n	8011ec8 <__pow5mult+0xa0>
 8011e4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011e4e:	b97c      	cbnz	r4, 8011e70 <__pow5mult+0x48>
 8011e50:	2010      	movs	r0, #16
 8011e52:	f7ff fdcd 	bl	80119f0 <malloc>
 8011e56:	4602      	mov	r2, r0
 8011e58:	6270      	str	r0, [r6, #36]	; 0x24
 8011e5a:	b928      	cbnz	r0, 8011e68 <__pow5mult+0x40>
 8011e5c:	4b1d      	ldr	r3, [pc, #116]	; (8011ed4 <__pow5mult+0xac>)
 8011e5e:	481e      	ldr	r0, [pc, #120]	; (8011ed8 <__pow5mult+0xb0>)
 8011e60:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011e64:	f001 f934 	bl	80130d0 <__assert_func>
 8011e68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011e6c:	6004      	str	r4, [r0, #0]
 8011e6e:	60c4      	str	r4, [r0, #12]
 8011e70:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011e74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011e78:	b94c      	cbnz	r4, 8011e8e <__pow5mult+0x66>
 8011e7a:	f240 2171 	movw	r1, #625	; 0x271
 8011e7e:	4630      	mov	r0, r6
 8011e80:	f7ff ff12 	bl	8011ca8 <__i2b>
 8011e84:	2300      	movs	r3, #0
 8011e86:	f8c8 0008 	str.w	r0, [r8, #8]
 8011e8a:	4604      	mov	r4, r0
 8011e8c:	6003      	str	r3, [r0, #0]
 8011e8e:	f04f 0900 	mov.w	r9, #0
 8011e92:	07eb      	lsls	r3, r5, #31
 8011e94:	d50a      	bpl.n	8011eac <__pow5mult+0x84>
 8011e96:	4639      	mov	r1, r7
 8011e98:	4622      	mov	r2, r4
 8011e9a:	4630      	mov	r0, r6
 8011e9c:	f7ff ff1a 	bl	8011cd4 <__multiply>
 8011ea0:	4639      	mov	r1, r7
 8011ea2:	4680      	mov	r8, r0
 8011ea4:	4630      	mov	r0, r6
 8011ea6:	f7ff fdfd 	bl	8011aa4 <_Bfree>
 8011eaa:	4647      	mov	r7, r8
 8011eac:	106d      	asrs	r5, r5, #1
 8011eae:	d00b      	beq.n	8011ec8 <__pow5mult+0xa0>
 8011eb0:	6820      	ldr	r0, [r4, #0]
 8011eb2:	b938      	cbnz	r0, 8011ec4 <__pow5mult+0x9c>
 8011eb4:	4622      	mov	r2, r4
 8011eb6:	4621      	mov	r1, r4
 8011eb8:	4630      	mov	r0, r6
 8011eba:	f7ff ff0b 	bl	8011cd4 <__multiply>
 8011ebe:	6020      	str	r0, [r4, #0]
 8011ec0:	f8c0 9000 	str.w	r9, [r0]
 8011ec4:	4604      	mov	r4, r0
 8011ec6:	e7e4      	b.n	8011e92 <__pow5mult+0x6a>
 8011ec8:	4638      	mov	r0, r7
 8011eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ece:	bf00      	nop
 8011ed0:	08014250 	.word	0x08014250
 8011ed4:	08014006 	.word	0x08014006
 8011ed8:	08014104 	.word	0x08014104

08011edc <__lshift>:
 8011edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011ee0:	460c      	mov	r4, r1
 8011ee2:	6849      	ldr	r1, [r1, #4]
 8011ee4:	6923      	ldr	r3, [r4, #16]
 8011ee6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011eea:	68a3      	ldr	r3, [r4, #8]
 8011eec:	4607      	mov	r7, r0
 8011eee:	4691      	mov	r9, r2
 8011ef0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011ef4:	f108 0601 	add.w	r6, r8, #1
 8011ef8:	42b3      	cmp	r3, r6
 8011efa:	db0b      	blt.n	8011f14 <__lshift+0x38>
 8011efc:	4638      	mov	r0, r7
 8011efe:	f7ff fd91 	bl	8011a24 <_Balloc>
 8011f02:	4605      	mov	r5, r0
 8011f04:	b948      	cbnz	r0, 8011f1a <__lshift+0x3e>
 8011f06:	4602      	mov	r2, r0
 8011f08:	4b2a      	ldr	r3, [pc, #168]	; (8011fb4 <__lshift+0xd8>)
 8011f0a:	482b      	ldr	r0, [pc, #172]	; (8011fb8 <__lshift+0xdc>)
 8011f0c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011f10:	f001 f8de 	bl	80130d0 <__assert_func>
 8011f14:	3101      	adds	r1, #1
 8011f16:	005b      	lsls	r3, r3, #1
 8011f18:	e7ee      	b.n	8011ef8 <__lshift+0x1c>
 8011f1a:	2300      	movs	r3, #0
 8011f1c:	f100 0114 	add.w	r1, r0, #20
 8011f20:	f100 0210 	add.w	r2, r0, #16
 8011f24:	4618      	mov	r0, r3
 8011f26:	4553      	cmp	r3, sl
 8011f28:	db37      	blt.n	8011f9a <__lshift+0xbe>
 8011f2a:	6920      	ldr	r0, [r4, #16]
 8011f2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011f30:	f104 0314 	add.w	r3, r4, #20
 8011f34:	f019 091f 	ands.w	r9, r9, #31
 8011f38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011f3c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011f40:	d02f      	beq.n	8011fa2 <__lshift+0xc6>
 8011f42:	f1c9 0e20 	rsb	lr, r9, #32
 8011f46:	468a      	mov	sl, r1
 8011f48:	f04f 0c00 	mov.w	ip, #0
 8011f4c:	681a      	ldr	r2, [r3, #0]
 8011f4e:	fa02 f209 	lsl.w	r2, r2, r9
 8011f52:	ea42 020c 	orr.w	r2, r2, ip
 8011f56:	f84a 2b04 	str.w	r2, [sl], #4
 8011f5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f5e:	4298      	cmp	r0, r3
 8011f60:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011f64:	d8f2      	bhi.n	8011f4c <__lshift+0x70>
 8011f66:	1b03      	subs	r3, r0, r4
 8011f68:	3b15      	subs	r3, #21
 8011f6a:	f023 0303 	bic.w	r3, r3, #3
 8011f6e:	3304      	adds	r3, #4
 8011f70:	f104 0215 	add.w	r2, r4, #21
 8011f74:	4290      	cmp	r0, r2
 8011f76:	bf38      	it	cc
 8011f78:	2304      	movcc	r3, #4
 8011f7a:	f841 c003 	str.w	ip, [r1, r3]
 8011f7e:	f1bc 0f00 	cmp.w	ip, #0
 8011f82:	d001      	beq.n	8011f88 <__lshift+0xac>
 8011f84:	f108 0602 	add.w	r6, r8, #2
 8011f88:	3e01      	subs	r6, #1
 8011f8a:	4638      	mov	r0, r7
 8011f8c:	612e      	str	r6, [r5, #16]
 8011f8e:	4621      	mov	r1, r4
 8011f90:	f7ff fd88 	bl	8011aa4 <_Bfree>
 8011f94:	4628      	mov	r0, r5
 8011f96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8011f9e:	3301      	adds	r3, #1
 8011fa0:	e7c1      	b.n	8011f26 <__lshift+0x4a>
 8011fa2:	3904      	subs	r1, #4
 8011fa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8011fa8:	f841 2f04 	str.w	r2, [r1, #4]!
 8011fac:	4298      	cmp	r0, r3
 8011fae:	d8f9      	bhi.n	8011fa4 <__lshift+0xc8>
 8011fb0:	e7ea      	b.n	8011f88 <__lshift+0xac>
 8011fb2:	bf00      	nop
 8011fb4:	08014078 	.word	0x08014078
 8011fb8:	08014104 	.word	0x08014104

08011fbc <__mcmp>:
 8011fbc:	b530      	push	{r4, r5, lr}
 8011fbe:	6902      	ldr	r2, [r0, #16]
 8011fc0:	690c      	ldr	r4, [r1, #16]
 8011fc2:	1b12      	subs	r2, r2, r4
 8011fc4:	d10e      	bne.n	8011fe4 <__mcmp+0x28>
 8011fc6:	f100 0314 	add.w	r3, r0, #20
 8011fca:	3114      	adds	r1, #20
 8011fcc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011fd0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011fd4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011fd8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011fdc:	42a5      	cmp	r5, r4
 8011fde:	d003      	beq.n	8011fe8 <__mcmp+0x2c>
 8011fe0:	d305      	bcc.n	8011fee <__mcmp+0x32>
 8011fe2:	2201      	movs	r2, #1
 8011fe4:	4610      	mov	r0, r2
 8011fe6:	bd30      	pop	{r4, r5, pc}
 8011fe8:	4283      	cmp	r3, r0
 8011fea:	d3f3      	bcc.n	8011fd4 <__mcmp+0x18>
 8011fec:	e7fa      	b.n	8011fe4 <__mcmp+0x28>
 8011fee:	f04f 32ff 	mov.w	r2, #4294967295
 8011ff2:	e7f7      	b.n	8011fe4 <__mcmp+0x28>

08011ff4 <__mdiff>:
 8011ff4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ff8:	460c      	mov	r4, r1
 8011ffa:	4606      	mov	r6, r0
 8011ffc:	4611      	mov	r1, r2
 8011ffe:	4620      	mov	r0, r4
 8012000:	4690      	mov	r8, r2
 8012002:	f7ff ffdb 	bl	8011fbc <__mcmp>
 8012006:	1e05      	subs	r5, r0, #0
 8012008:	d110      	bne.n	801202c <__mdiff+0x38>
 801200a:	4629      	mov	r1, r5
 801200c:	4630      	mov	r0, r6
 801200e:	f7ff fd09 	bl	8011a24 <_Balloc>
 8012012:	b930      	cbnz	r0, 8012022 <__mdiff+0x2e>
 8012014:	4b3a      	ldr	r3, [pc, #232]	; (8012100 <__mdiff+0x10c>)
 8012016:	4602      	mov	r2, r0
 8012018:	f240 2132 	movw	r1, #562	; 0x232
 801201c:	4839      	ldr	r0, [pc, #228]	; (8012104 <__mdiff+0x110>)
 801201e:	f001 f857 	bl	80130d0 <__assert_func>
 8012022:	2301      	movs	r3, #1
 8012024:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012028:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801202c:	bfa4      	itt	ge
 801202e:	4643      	movge	r3, r8
 8012030:	46a0      	movge	r8, r4
 8012032:	4630      	mov	r0, r6
 8012034:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012038:	bfa6      	itte	ge
 801203a:	461c      	movge	r4, r3
 801203c:	2500      	movge	r5, #0
 801203e:	2501      	movlt	r5, #1
 8012040:	f7ff fcf0 	bl	8011a24 <_Balloc>
 8012044:	b920      	cbnz	r0, 8012050 <__mdiff+0x5c>
 8012046:	4b2e      	ldr	r3, [pc, #184]	; (8012100 <__mdiff+0x10c>)
 8012048:	4602      	mov	r2, r0
 801204a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801204e:	e7e5      	b.n	801201c <__mdiff+0x28>
 8012050:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012054:	6926      	ldr	r6, [r4, #16]
 8012056:	60c5      	str	r5, [r0, #12]
 8012058:	f104 0914 	add.w	r9, r4, #20
 801205c:	f108 0514 	add.w	r5, r8, #20
 8012060:	f100 0e14 	add.w	lr, r0, #20
 8012064:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012068:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801206c:	f108 0210 	add.w	r2, r8, #16
 8012070:	46f2      	mov	sl, lr
 8012072:	2100      	movs	r1, #0
 8012074:	f859 3b04 	ldr.w	r3, [r9], #4
 8012078:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801207c:	fa1f f883 	uxth.w	r8, r3
 8012080:	fa11 f18b 	uxtah	r1, r1, fp
 8012084:	0c1b      	lsrs	r3, r3, #16
 8012086:	eba1 0808 	sub.w	r8, r1, r8
 801208a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801208e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012092:	fa1f f888 	uxth.w	r8, r8
 8012096:	1419      	asrs	r1, r3, #16
 8012098:	454e      	cmp	r6, r9
 801209a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801209e:	f84a 3b04 	str.w	r3, [sl], #4
 80120a2:	d8e7      	bhi.n	8012074 <__mdiff+0x80>
 80120a4:	1b33      	subs	r3, r6, r4
 80120a6:	3b15      	subs	r3, #21
 80120a8:	f023 0303 	bic.w	r3, r3, #3
 80120ac:	3304      	adds	r3, #4
 80120ae:	3415      	adds	r4, #21
 80120b0:	42a6      	cmp	r6, r4
 80120b2:	bf38      	it	cc
 80120b4:	2304      	movcc	r3, #4
 80120b6:	441d      	add	r5, r3
 80120b8:	4473      	add	r3, lr
 80120ba:	469e      	mov	lr, r3
 80120bc:	462e      	mov	r6, r5
 80120be:	4566      	cmp	r6, ip
 80120c0:	d30e      	bcc.n	80120e0 <__mdiff+0xec>
 80120c2:	f10c 0203 	add.w	r2, ip, #3
 80120c6:	1b52      	subs	r2, r2, r5
 80120c8:	f022 0203 	bic.w	r2, r2, #3
 80120cc:	3d03      	subs	r5, #3
 80120ce:	45ac      	cmp	ip, r5
 80120d0:	bf38      	it	cc
 80120d2:	2200      	movcc	r2, #0
 80120d4:	441a      	add	r2, r3
 80120d6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80120da:	b17b      	cbz	r3, 80120fc <__mdiff+0x108>
 80120dc:	6107      	str	r7, [r0, #16]
 80120de:	e7a3      	b.n	8012028 <__mdiff+0x34>
 80120e0:	f856 8b04 	ldr.w	r8, [r6], #4
 80120e4:	fa11 f288 	uxtah	r2, r1, r8
 80120e8:	1414      	asrs	r4, r2, #16
 80120ea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80120ee:	b292      	uxth	r2, r2
 80120f0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80120f4:	f84e 2b04 	str.w	r2, [lr], #4
 80120f8:	1421      	asrs	r1, r4, #16
 80120fa:	e7e0      	b.n	80120be <__mdiff+0xca>
 80120fc:	3f01      	subs	r7, #1
 80120fe:	e7ea      	b.n	80120d6 <__mdiff+0xe2>
 8012100:	08014078 	.word	0x08014078
 8012104:	08014104 	.word	0x08014104

08012108 <__ulp>:
 8012108:	b082      	sub	sp, #8
 801210a:	ed8d 0b00 	vstr	d0, [sp]
 801210e:	9b01      	ldr	r3, [sp, #4]
 8012110:	4912      	ldr	r1, [pc, #72]	; (801215c <__ulp+0x54>)
 8012112:	4019      	ands	r1, r3
 8012114:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012118:	2900      	cmp	r1, #0
 801211a:	dd05      	ble.n	8012128 <__ulp+0x20>
 801211c:	2200      	movs	r2, #0
 801211e:	460b      	mov	r3, r1
 8012120:	ec43 2b10 	vmov	d0, r2, r3
 8012124:	b002      	add	sp, #8
 8012126:	4770      	bx	lr
 8012128:	4249      	negs	r1, r1
 801212a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801212e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8012132:	f04f 0200 	mov.w	r2, #0
 8012136:	f04f 0300 	mov.w	r3, #0
 801213a:	da04      	bge.n	8012146 <__ulp+0x3e>
 801213c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012140:	fa41 f300 	asr.w	r3, r1, r0
 8012144:	e7ec      	b.n	8012120 <__ulp+0x18>
 8012146:	f1a0 0114 	sub.w	r1, r0, #20
 801214a:	291e      	cmp	r1, #30
 801214c:	bfda      	itte	le
 801214e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8012152:	fa20 f101 	lsrle.w	r1, r0, r1
 8012156:	2101      	movgt	r1, #1
 8012158:	460a      	mov	r2, r1
 801215a:	e7e1      	b.n	8012120 <__ulp+0x18>
 801215c:	7ff00000 	.word	0x7ff00000

08012160 <__b2d>:
 8012160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012162:	6905      	ldr	r5, [r0, #16]
 8012164:	f100 0714 	add.w	r7, r0, #20
 8012168:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801216c:	1f2e      	subs	r6, r5, #4
 801216e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012172:	4620      	mov	r0, r4
 8012174:	f7ff fd48 	bl	8011c08 <__hi0bits>
 8012178:	f1c0 0320 	rsb	r3, r0, #32
 801217c:	280a      	cmp	r0, #10
 801217e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80121fc <__b2d+0x9c>
 8012182:	600b      	str	r3, [r1, #0]
 8012184:	dc14      	bgt.n	80121b0 <__b2d+0x50>
 8012186:	f1c0 0e0b 	rsb	lr, r0, #11
 801218a:	fa24 f10e 	lsr.w	r1, r4, lr
 801218e:	42b7      	cmp	r7, r6
 8012190:	ea41 030c 	orr.w	r3, r1, ip
 8012194:	bf34      	ite	cc
 8012196:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801219a:	2100      	movcs	r1, #0
 801219c:	3015      	adds	r0, #21
 801219e:	fa04 f000 	lsl.w	r0, r4, r0
 80121a2:	fa21 f10e 	lsr.w	r1, r1, lr
 80121a6:	ea40 0201 	orr.w	r2, r0, r1
 80121aa:	ec43 2b10 	vmov	d0, r2, r3
 80121ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80121b0:	42b7      	cmp	r7, r6
 80121b2:	bf3a      	itte	cc
 80121b4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80121b8:	f1a5 0608 	subcc.w	r6, r5, #8
 80121bc:	2100      	movcs	r1, #0
 80121be:	380b      	subs	r0, #11
 80121c0:	d017      	beq.n	80121f2 <__b2d+0x92>
 80121c2:	f1c0 0c20 	rsb	ip, r0, #32
 80121c6:	fa04 f500 	lsl.w	r5, r4, r0
 80121ca:	42be      	cmp	r6, r7
 80121cc:	fa21 f40c 	lsr.w	r4, r1, ip
 80121d0:	ea45 0504 	orr.w	r5, r5, r4
 80121d4:	bf8c      	ite	hi
 80121d6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80121da:	2400      	movls	r4, #0
 80121dc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80121e0:	fa01 f000 	lsl.w	r0, r1, r0
 80121e4:	fa24 f40c 	lsr.w	r4, r4, ip
 80121e8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80121ec:	ea40 0204 	orr.w	r2, r0, r4
 80121f0:	e7db      	b.n	80121aa <__b2d+0x4a>
 80121f2:	ea44 030c 	orr.w	r3, r4, ip
 80121f6:	460a      	mov	r2, r1
 80121f8:	e7d7      	b.n	80121aa <__b2d+0x4a>
 80121fa:	bf00      	nop
 80121fc:	3ff00000 	.word	0x3ff00000

08012200 <__d2b>:
 8012200:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012204:	4689      	mov	r9, r1
 8012206:	2101      	movs	r1, #1
 8012208:	ec57 6b10 	vmov	r6, r7, d0
 801220c:	4690      	mov	r8, r2
 801220e:	f7ff fc09 	bl	8011a24 <_Balloc>
 8012212:	4604      	mov	r4, r0
 8012214:	b930      	cbnz	r0, 8012224 <__d2b+0x24>
 8012216:	4602      	mov	r2, r0
 8012218:	4b25      	ldr	r3, [pc, #148]	; (80122b0 <__d2b+0xb0>)
 801221a:	4826      	ldr	r0, [pc, #152]	; (80122b4 <__d2b+0xb4>)
 801221c:	f240 310a 	movw	r1, #778	; 0x30a
 8012220:	f000 ff56 	bl	80130d0 <__assert_func>
 8012224:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012228:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801222c:	bb35      	cbnz	r5, 801227c <__d2b+0x7c>
 801222e:	2e00      	cmp	r6, #0
 8012230:	9301      	str	r3, [sp, #4]
 8012232:	d028      	beq.n	8012286 <__d2b+0x86>
 8012234:	4668      	mov	r0, sp
 8012236:	9600      	str	r6, [sp, #0]
 8012238:	f7ff fd06 	bl	8011c48 <__lo0bits>
 801223c:	9900      	ldr	r1, [sp, #0]
 801223e:	b300      	cbz	r0, 8012282 <__d2b+0x82>
 8012240:	9a01      	ldr	r2, [sp, #4]
 8012242:	f1c0 0320 	rsb	r3, r0, #32
 8012246:	fa02 f303 	lsl.w	r3, r2, r3
 801224a:	430b      	orrs	r3, r1
 801224c:	40c2      	lsrs	r2, r0
 801224e:	6163      	str	r3, [r4, #20]
 8012250:	9201      	str	r2, [sp, #4]
 8012252:	9b01      	ldr	r3, [sp, #4]
 8012254:	61a3      	str	r3, [r4, #24]
 8012256:	2b00      	cmp	r3, #0
 8012258:	bf14      	ite	ne
 801225a:	2202      	movne	r2, #2
 801225c:	2201      	moveq	r2, #1
 801225e:	6122      	str	r2, [r4, #16]
 8012260:	b1d5      	cbz	r5, 8012298 <__d2b+0x98>
 8012262:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012266:	4405      	add	r5, r0
 8012268:	f8c9 5000 	str.w	r5, [r9]
 801226c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012270:	f8c8 0000 	str.w	r0, [r8]
 8012274:	4620      	mov	r0, r4
 8012276:	b003      	add	sp, #12
 8012278:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801227c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012280:	e7d5      	b.n	801222e <__d2b+0x2e>
 8012282:	6161      	str	r1, [r4, #20]
 8012284:	e7e5      	b.n	8012252 <__d2b+0x52>
 8012286:	a801      	add	r0, sp, #4
 8012288:	f7ff fcde 	bl	8011c48 <__lo0bits>
 801228c:	9b01      	ldr	r3, [sp, #4]
 801228e:	6163      	str	r3, [r4, #20]
 8012290:	2201      	movs	r2, #1
 8012292:	6122      	str	r2, [r4, #16]
 8012294:	3020      	adds	r0, #32
 8012296:	e7e3      	b.n	8012260 <__d2b+0x60>
 8012298:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801229c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80122a0:	f8c9 0000 	str.w	r0, [r9]
 80122a4:	6918      	ldr	r0, [r3, #16]
 80122a6:	f7ff fcaf 	bl	8011c08 <__hi0bits>
 80122aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80122ae:	e7df      	b.n	8012270 <__d2b+0x70>
 80122b0:	08014078 	.word	0x08014078
 80122b4:	08014104 	.word	0x08014104

080122b8 <__ratio>:
 80122b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122bc:	4688      	mov	r8, r1
 80122be:	4669      	mov	r1, sp
 80122c0:	4681      	mov	r9, r0
 80122c2:	f7ff ff4d 	bl	8012160 <__b2d>
 80122c6:	a901      	add	r1, sp, #4
 80122c8:	4640      	mov	r0, r8
 80122ca:	ec55 4b10 	vmov	r4, r5, d0
 80122ce:	f7ff ff47 	bl	8012160 <__b2d>
 80122d2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80122d6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80122da:	eba3 0c02 	sub.w	ip, r3, r2
 80122de:	e9dd 3200 	ldrd	r3, r2, [sp]
 80122e2:	1a9b      	subs	r3, r3, r2
 80122e4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80122e8:	ec51 0b10 	vmov	r0, r1, d0
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	bfd6      	itet	le
 80122f0:	460a      	movle	r2, r1
 80122f2:	462a      	movgt	r2, r5
 80122f4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80122f8:	468b      	mov	fp, r1
 80122fa:	462f      	mov	r7, r5
 80122fc:	bfd4      	ite	le
 80122fe:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8012302:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8012306:	4620      	mov	r0, r4
 8012308:	ee10 2a10 	vmov	r2, s0
 801230c:	465b      	mov	r3, fp
 801230e:	4639      	mov	r1, r7
 8012310:	f7ee fabc 	bl	800088c <__aeabi_ddiv>
 8012314:	ec41 0b10 	vmov	d0, r0, r1
 8012318:	b003      	add	sp, #12
 801231a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801231e <__copybits>:
 801231e:	3901      	subs	r1, #1
 8012320:	b570      	push	{r4, r5, r6, lr}
 8012322:	1149      	asrs	r1, r1, #5
 8012324:	6914      	ldr	r4, [r2, #16]
 8012326:	3101      	adds	r1, #1
 8012328:	f102 0314 	add.w	r3, r2, #20
 801232c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8012330:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012334:	1f05      	subs	r5, r0, #4
 8012336:	42a3      	cmp	r3, r4
 8012338:	d30c      	bcc.n	8012354 <__copybits+0x36>
 801233a:	1aa3      	subs	r3, r4, r2
 801233c:	3b11      	subs	r3, #17
 801233e:	f023 0303 	bic.w	r3, r3, #3
 8012342:	3211      	adds	r2, #17
 8012344:	42a2      	cmp	r2, r4
 8012346:	bf88      	it	hi
 8012348:	2300      	movhi	r3, #0
 801234a:	4418      	add	r0, r3
 801234c:	2300      	movs	r3, #0
 801234e:	4288      	cmp	r0, r1
 8012350:	d305      	bcc.n	801235e <__copybits+0x40>
 8012352:	bd70      	pop	{r4, r5, r6, pc}
 8012354:	f853 6b04 	ldr.w	r6, [r3], #4
 8012358:	f845 6f04 	str.w	r6, [r5, #4]!
 801235c:	e7eb      	b.n	8012336 <__copybits+0x18>
 801235e:	f840 3b04 	str.w	r3, [r0], #4
 8012362:	e7f4      	b.n	801234e <__copybits+0x30>

08012364 <__any_on>:
 8012364:	f100 0214 	add.w	r2, r0, #20
 8012368:	6900      	ldr	r0, [r0, #16]
 801236a:	114b      	asrs	r3, r1, #5
 801236c:	4298      	cmp	r0, r3
 801236e:	b510      	push	{r4, lr}
 8012370:	db11      	blt.n	8012396 <__any_on+0x32>
 8012372:	dd0a      	ble.n	801238a <__any_on+0x26>
 8012374:	f011 011f 	ands.w	r1, r1, #31
 8012378:	d007      	beq.n	801238a <__any_on+0x26>
 801237a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801237e:	fa24 f001 	lsr.w	r0, r4, r1
 8012382:	fa00 f101 	lsl.w	r1, r0, r1
 8012386:	428c      	cmp	r4, r1
 8012388:	d10b      	bne.n	80123a2 <__any_on+0x3e>
 801238a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801238e:	4293      	cmp	r3, r2
 8012390:	d803      	bhi.n	801239a <__any_on+0x36>
 8012392:	2000      	movs	r0, #0
 8012394:	bd10      	pop	{r4, pc}
 8012396:	4603      	mov	r3, r0
 8012398:	e7f7      	b.n	801238a <__any_on+0x26>
 801239a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801239e:	2900      	cmp	r1, #0
 80123a0:	d0f5      	beq.n	801238e <__any_on+0x2a>
 80123a2:	2001      	movs	r0, #1
 80123a4:	e7f6      	b.n	8012394 <__any_on+0x30>

080123a6 <_calloc_r>:
 80123a6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80123a8:	fba1 2402 	umull	r2, r4, r1, r2
 80123ac:	b94c      	cbnz	r4, 80123c2 <_calloc_r+0x1c>
 80123ae:	4611      	mov	r1, r2
 80123b0:	9201      	str	r2, [sp, #4]
 80123b2:	f000 f87b 	bl	80124ac <_malloc_r>
 80123b6:	9a01      	ldr	r2, [sp, #4]
 80123b8:	4605      	mov	r5, r0
 80123ba:	b930      	cbnz	r0, 80123ca <_calloc_r+0x24>
 80123bc:	4628      	mov	r0, r5
 80123be:	b003      	add	sp, #12
 80123c0:	bd30      	pop	{r4, r5, pc}
 80123c2:	220c      	movs	r2, #12
 80123c4:	6002      	str	r2, [r0, #0]
 80123c6:	2500      	movs	r5, #0
 80123c8:	e7f8      	b.n	80123bc <_calloc_r+0x16>
 80123ca:	4621      	mov	r1, r4
 80123cc:	f7fc fb0a 	bl	800e9e4 <memset>
 80123d0:	e7f4      	b.n	80123bc <_calloc_r+0x16>
	...

080123d4 <_free_r>:
 80123d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80123d6:	2900      	cmp	r1, #0
 80123d8:	d044      	beq.n	8012464 <_free_r+0x90>
 80123da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80123de:	9001      	str	r0, [sp, #4]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	f1a1 0404 	sub.w	r4, r1, #4
 80123e6:	bfb8      	it	lt
 80123e8:	18e4      	addlt	r4, r4, r3
 80123ea:	f001 f875 	bl	80134d8 <__malloc_lock>
 80123ee:	4a1e      	ldr	r2, [pc, #120]	; (8012468 <_free_r+0x94>)
 80123f0:	9801      	ldr	r0, [sp, #4]
 80123f2:	6813      	ldr	r3, [r2, #0]
 80123f4:	b933      	cbnz	r3, 8012404 <_free_r+0x30>
 80123f6:	6063      	str	r3, [r4, #4]
 80123f8:	6014      	str	r4, [r2, #0]
 80123fa:	b003      	add	sp, #12
 80123fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012400:	f001 b870 	b.w	80134e4 <__malloc_unlock>
 8012404:	42a3      	cmp	r3, r4
 8012406:	d908      	bls.n	801241a <_free_r+0x46>
 8012408:	6825      	ldr	r5, [r4, #0]
 801240a:	1961      	adds	r1, r4, r5
 801240c:	428b      	cmp	r3, r1
 801240e:	bf01      	itttt	eq
 8012410:	6819      	ldreq	r1, [r3, #0]
 8012412:	685b      	ldreq	r3, [r3, #4]
 8012414:	1949      	addeq	r1, r1, r5
 8012416:	6021      	streq	r1, [r4, #0]
 8012418:	e7ed      	b.n	80123f6 <_free_r+0x22>
 801241a:	461a      	mov	r2, r3
 801241c:	685b      	ldr	r3, [r3, #4]
 801241e:	b10b      	cbz	r3, 8012424 <_free_r+0x50>
 8012420:	42a3      	cmp	r3, r4
 8012422:	d9fa      	bls.n	801241a <_free_r+0x46>
 8012424:	6811      	ldr	r1, [r2, #0]
 8012426:	1855      	adds	r5, r2, r1
 8012428:	42a5      	cmp	r5, r4
 801242a:	d10b      	bne.n	8012444 <_free_r+0x70>
 801242c:	6824      	ldr	r4, [r4, #0]
 801242e:	4421      	add	r1, r4
 8012430:	1854      	adds	r4, r2, r1
 8012432:	42a3      	cmp	r3, r4
 8012434:	6011      	str	r1, [r2, #0]
 8012436:	d1e0      	bne.n	80123fa <_free_r+0x26>
 8012438:	681c      	ldr	r4, [r3, #0]
 801243a:	685b      	ldr	r3, [r3, #4]
 801243c:	6053      	str	r3, [r2, #4]
 801243e:	4421      	add	r1, r4
 8012440:	6011      	str	r1, [r2, #0]
 8012442:	e7da      	b.n	80123fa <_free_r+0x26>
 8012444:	d902      	bls.n	801244c <_free_r+0x78>
 8012446:	230c      	movs	r3, #12
 8012448:	6003      	str	r3, [r0, #0]
 801244a:	e7d6      	b.n	80123fa <_free_r+0x26>
 801244c:	6825      	ldr	r5, [r4, #0]
 801244e:	1961      	adds	r1, r4, r5
 8012450:	428b      	cmp	r3, r1
 8012452:	bf04      	itt	eq
 8012454:	6819      	ldreq	r1, [r3, #0]
 8012456:	685b      	ldreq	r3, [r3, #4]
 8012458:	6063      	str	r3, [r4, #4]
 801245a:	bf04      	itt	eq
 801245c:	1949      	addeq	r1, r1, r5
 801245e:	6021      	streq	r1, [r4, #0]
 8012460:	6054      	str	r4, [r2, #4]
 8012462:	e7ca      	b.n	80123fa <_free_r+0x26>
 8012464:	b003      	add	sp, #12
 8012466:	bd30      	pop	{r4, r5, pc}
 8012468:	20000768 	.word	0x20000768

0801246c <sbrk_aligned>:
 801246c:	b570      	push	{r4, r5, r6, lr}
 801246e:	4e0e      	ldr	r6, [pc, #56]	; (80124a8 <sbrk_aligned+0x3c>)
 8012470:	460c      	mov	r4, r1
 8012472:	6831      	ldr	r1, [r6, #0]
 8012474:	4605      	mov	r5, r0
 8012476:	b911      	cbnz	r1, 801247e <sbrk_aligned+0x12>
 8012478:	f000 fd26 	bl	8012ec8 <_sbrk_r>
 801247c:	6030      	str	r0, [r6, #0]
 801247e:	4621      	mov	r1, r4
 8012480:	4628      	mov	r0, r5
 8012482:	f000 fd21 	bl	8012ec8 <_sbrk_r>
 8012486:	1c43      	adds	r3, r0, #1
 8012488:	d00a      	beq.n	80124a0 <sbrk_aligned+0x34>
 801248a:	1cc4      	adds	r4, r0, #3
 801248c:	f024 0403 	bic.w	r4, r4, #3
 8012490:	42a0      	cmp	r0, r4
 8012492:	d007      	beq.n	80124a4 <sbrk_aligned+0x38>
 8012494:	1a21      	subs	r1, r4, r0
 8012496:	4628      	mov	r0, r5
 8012498:	f000 fd16 	bl	8012ec8 <_sbrk_r>
 801249c:	3001      	adds	r0, #1
 801249e:	d101      	bne.n	80124a4 <sbrk_aligned+0x38>
 80124a0:	f04f 34ff 	mov.w	r4, #4294967295
 80124a4:	4620      	mov	r0, r4
 80124a6:	bd70      	pop	{r4, r5, r6, pc}
 80124a8:	2000076c 	.word	0x2000076c

080124ac <_malloc_r>:
 80124ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124b0:	1ccd      	adds	r5, r1, #3
 80124b2:	f025 0503 	bic.w	r5, r5, #3
 80124b6:	3508      	adds	r5, #8
 80124b8:	2d0c      	cmp	r5, #12
 80124ba:	bf38      	it	cc
 80124bc:	250c      	movcc	r5, #12
 80124be:	2d00      	cmp	r5, #0
 80124c0:	4607      	mov	r7, r0
 80124c2:	db01      	blt.n	80124c8 <_malloc_r+0x1c>
 80124c4:	42a9      	cmp	r1, r5
 80124c6:	d905      	bls.n	80124d4 <_malloc_r+0x28>
 80124c8:	230c      	movs	r3, #12
 80124ca:	603b      	str	r3, [r7, #0]
 80124cc:	2600      	movs	r6, #0
 80124ce:	4630      	mov	r0, r6
 80124d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80124d4:	4e2e      	ldr	r6, [pc, #184]	; (8012590 <_malloc_r+0xe4>)
 80124d6:	f000 ffff 	bl	80134d8 <__malloc_lock>
 80124da:	6833      	ldr	r3, [r6, #0]
 80124dc:	461c      	mov	r4, r3
 80124de:	bb34      	cbnz	r4, 801252e <_malloc_r+0x82>
 80124e0:	4629      	mov	r1, r5
 80124e2:	4638      	mov	r0, r7
 80124e4:	f7ff ffc2 	bl	801246c <sbrk_aligned>
 80124e8:	1c43      	adds	r3, r0, #1
 80124ea:	4604      	mov	r4, r0
 80124ec:	d14d      	bne.n	801258a <_malloc_r+0xde>
 80124ee:	6834      	ldr	r4, [r6, #0]
 80124f0:	4626      	mov	r6, r4
 80124f2:	2e00      	cmp	r6, #0
 80124f4:	d140      	bne.n	8012578 <_malloc_r+0xcc>
 80124f6:	6823      	ldr	r3, [r4, #0]
 80124f8:	4631      	mov	r1, r6
 80124fa:	4638      	mov	r0, r7
 80124fc:	eb04 0803 	add.w	r8, r4, r3
 8012500:	f000 fce2 	bl	8012ec8 <_sbrk_r>
 8012504:	4580      	cmp	r8, r0
 8012506:	d13a      	bne.n	801257e <_malloc_r+0xd2>
 8012508:	6821      	ldr	r1, [r4, #0]
 801250a:	3503      	adds	r5, #3
 801250c:	1a6d      	subs	r5, r5, r1
 801250e:	f025 0503 	bic.w	r5, r5, #3
 8012512:	3508      	adds	r5, #8
 8012514:	2d0c      	cmp	r5, #12
 8012516:	bf38      	it	cc
 8012518:	250c      	movcc	r5, #12
 801251a:	4629      	mov	r1, r5
 801251c:	4638      	mov	r0, r7
 801251e:	f7ff ffa5 	bl	801246c <sbrk_aligned>
 8012522:	3001      	adds	r0, #1
 8012524:	d02b      	beq.n	801257e <_malloc_r+0xd2>
 8012526:	6823      	ldr	r3, [r4, #0]
 8012528:	442b      	add	r3, r5
 801252a:	6023      	str	r3, [r4, #0]
 801252c:	e00e      	b.n	801254c <_malloc_r+0xa0>
 801252e:	6822      	ldr	r2, [r4, #0]
 8012530:	1b52      	subs	r2, r2, r5
 8012532:	d41e      	bmi.n	8012572 <_malloc_r+0xc6>
 8012534:	2a0b      	cmp	r2, #11
 8012536:	d916      	bls.n	8012566 <_malloc_r+0xba>
 8012538:	1961      	adds	r1, r4, r5
 801253a:	42a3      	cmp	r3, r4
 801253c:	6025      	str	r5, [r4, #0]
 801253e:	bf18      	it	ne
 8012540:	6059      	strne	r1, [r3, #4]
 8012542:	6863      	ldr	r3, [r4, #4]
 8012544:	bf08      	it	eq
 8012546:	6031      	streq	r1, [r6, #0]
 8012548:	5162      	str	r2, [r4, r5]
 801254a:	604b      	str	r3, [r1, #4]
 801254c:	4638      	mov	r0, r7
 801254e:	f104 060b 	add.w	r6, r4, #11
 8012552:	f000 ffc7 	bl	80134e4 <__malloc_unlock>
 8012556:	f026 0607 	bic.w	r6, r6, #7
 801255a:	1d23      	adds	r3, r4, #4
 801255c:	1af2      	subs	r2, r6, r3
 801255e:	d0b6      	beq.n	80124ce <_malloc_r+0x22>
 8012560:	1b9b      	subs	r3, r3, r6
 8012562:	50a3      	str	r3, [r4, r2]
 8012564:	e7b3      	b.n	80124ce <_malloc_r+0x22>
 8012566:	6862      	ldr	r2, [r4, #4]
 8012568:	42a3      	cmp	r3, r4
 801256a:	bf0c      	ite	eq
 801256c:	6032      	streq	r2, [r6, #0]
 801256e:	605a      	strne	r2, [r3, #4]
 8012570:	e7ec      	b.n	801254c <_malloc_r+0xa0>
 8012572:	4623      	mov	r3, r4
 8012574:	6864      	ldr	r4, [r4, #4]
 8012576:	e7b2      	b.n	80124de <_malloc_r+0x32>
 8012578:	4634      	mov	r4, r6
 801257a:	6876      	ldr	r6, [r6, #4]
 801257c:	e7b9      	b.n	80124f2 <_malloc_r+0x46>
 801257e:	230c      	movs	r3, #12
 8012580:	603b      	str	r3, [r7, #0]
 8012582:	4638      	mov	r0, r7
 8012584:	f000 ffae 	bl	80134e4 <__malloc_unlock>
 8012588:	e7a1      	b.n	80124ce <_malloc_r+0x22>
 801258a:	6025      	str	r5, [r4, #0]
 801258c:	e7de      	b.n	801254c <_malloc_r+0xa0>
 801258e:	bf00      	nop
 8012590:	20000768 	.word	0x20000768

08012594 <__ssputs_r>:
 8012594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012598:	688e      	ldr	r6, [r1, #8]
 801259a:	429e      	cmp	r6, r3
 801259c:	4682      	mov	sl, r0
 801259e:	460c      	mov	r4, r1
 80125a0:	4690      	mov	r8, r2
 80125a2:	461f      	mov	r7, r3
 80125a4:	d838      	bhi.n	8012618 <__ssputs_r+0x84>
 80125a6:	898a      	ldrh	r2, [r1, #12]
 80125a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80125ac:	d032      	beq.n	8012614 <__ssputs_r+0x80>
 80125ae:	6825      	ldr	r5, [r4, #0]
 80125b0:	6909      	ldr	r1, [r1, #16]
 80125b2:	eba5 0901 	sub.w	r9, r5, r1
 80125b6:	6965      	ldr	r5, [r4, #20]
 80125b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80125bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80125c0:	3301      	adds	r3, #1
 80125c2:	444b      	add	r3, r9
 80125c4:	106d      	asrs	r5, r5, #1
 80125c6:	429d      	cmp	r5, r3
 80125c8:	bf38      	it	cc
 80125ca:	461d      	movcc	r5, r3
 80125cc:	0553      	lsls	r3, r2, #21
 80125ce:	d531      	bpl.n	8012634 <__ssputs_r+0xa0>
 80125d0:	4629      	mov	r1, r5
 80125d2:	f7ff ff6b 	bl	80124ac <_malloc_r>
 80125d6:	4606      	mov	r6, r0
 80125d8:	b950      	cbnz	r0, 80125f0 <__ssputs_r+0x5c>
 80125da:	230c      	movs	r3, #12
 80125dc:	f8ca 3000 	str.w	r3, [sl]
 80125e0:	89a3      	ldrh	r3, [r4, #12]
 80125e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80125e6:	81a3      	strh	r3, [r4, #12]
 80125e8:	f04f 30ff 	mov.w	r0, #4294967295
 80125ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125f0:	6921      	ldr	r1, [r4, #16]
 80125f2:	464a      	mov	r2, r9
 80125f4:	f7fc f9e8 	bl	800e9c8 <memcpy>
 80125f8:	89a3      	ldrh	r3, [r4, #12]
 80125fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80125fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012602:	81a3      	strh	r3, [r4, #12]
 8012604:	6126      	str	r6, [r4, #16]
 8012606:	6165      	str	r5, [r4, #20]
 8012608:	444e      	add	r6, r9
 801260a:	eba5 0509 	sub.w	r5, r5, r9
 801260e:	6026      	str	r6, [r4, #0]
 8012610:	60a5      	str	r5, [r4, #8]
 8012612:	463e      	mov	r6, r7
 8012614:	42be      	cmp	r6, r7
 8012616:	d900      	bls.n	801261a <__ssputs_r+0x86>
 8012618:	463e      	mov	r6, r7
 801261a:	6820      	ldr	r0, [r4, #0]
 801261c:	4632      	mov	r2, r6
 801261e:	4641      	mov	r1, r8
 8012620:	f000 ff40 	bl	80134a4 <memmove>
 8012624:	68a3      	ldr	r3, [r4, #8]
 8012626:	1b9b      	subs	r3, r3, r6
 8012628:	60a3      	str	r3, [r4, #8]
 801262a:	6823      	ldr	r3, [r4, #0]
 801262c:	4433      	add	r3, r6
 801262e:	6023      	str	r3, [r4, #0]
 8012630:	2000      	movs	r0, #0
 8012632:	e7db      	b.n	80125ec <__ssputs_r+0x58>
 8012634:	462a      	mov	r2, r5
 8012636:	f000 ff5b 	bl	80134f0 <_realloc_r>
 801263a:	4606      	mov	r6, r0
 801263c:	2800      	cmp	r0, #0
 801263e:	d1e1      	bne.n	8012604 <__ssputs_r+0x70>
 8012640:	6921      	ldr	r1, [r4, #16]
 8012642:	4650      	mov	r0, sl
 8012644:	f7ff fec6 	bl	80123d4 <_free_r>
 8012648:	e7c7      	b.n	80125da <__ssputs_r+0x46>
	...

0801264c <_svfiprintf_r>:
 801264c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012650:	4698      	mov	r8, r3
 8012652:	898b      	ldrh	r3, [r1, #12]
 8012654:	061b      	lsls	r3, r3, #24
 8012656:	b09d      	sub	sp, #116	; 0x74
 8012658:	4607      	mov	r7, r0
 801265a:	460d      	mov	r5, r1
 801265c:	4614      	mov	r4, r2
 801265e:	d50e      	bpl.n	801267e <_svfiprintf_r+0x32>
 8012660:	690b      	ldr	r3, [r1, #16]
 8012662:	b963      	cbnz	r3, 801267e <_svfiprintf_r+0x32>
 8012664:	2140      	movs	r1, #64	; 0x40
 8012666:	f7ff ff21 	bl	80124ac <_malloc_r>
 801266a:	6028      	str	r0, [r5, #0]
 801266c:	6128      	str	r0, [r5, #16]
 801266e:	b920      	cbnz	r0, 801267a <_svfiprintf_r+0x2e>
 8012670:	230c      	movs	r3, #12
 8012672:	603b      	str	r3, [r7, #0]
 8012674:	f04f 30ff 	mov.w	r0, #4294967295
 8012678:	e0d1      	b.n	801281e <_svfiprintf_r+0x1d2>
 801267a:	2340      	movs	r3, #64	; 0x40
 801267c:	616b      	str	r3, [r5, #20]
 801267e:	2300      	movs	r3, #0
 8012680:	9309      	str	r3, [sp, #36]	; 0x24
 8012682:	2320      	movs	r3, #32
 8012684:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012688:	f8cd 800c 	str.w	r8, [sp, #12]
 801268c:	2330      	movs	r3, #48	; 0x30
 801268e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012838 <_svfiprintf_r+0x1ec>
 8012692:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012696:	f04f 0901 	mov.w	r9, #1
 801269a:	4623      	mov	r3, r4
 801269c:	469a      	mov	sl, r3
 801269e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80126a2:	b10a      	cbz	r2, 80126a8 <_svfiprintf_r+0x5c>
 80126a4:	2a25      	cmp	r2, #37	; 0x25
 80126a6:	d1f9      	bne.n	801269c <_svfiprintf_r+0x50>
 80126a8:	ebba 0b04 	subs.w	fp, sl, r4
 80126ac:	d00b      	beq.n	80126c6 <_svfiprintf_r+0x7a>
 80126ae:	465b      	mov	r3, fp
 80126b0:	4622      	mov	r2, r4
 80126b2:	4629      	mov	r1, r5
 80126b4:	4638      	mov	r0, r7
 80126b6:	f7ff ff6d 	bl	8012594 <__ssputs_r>
 80126ba:	3001      	adds	r0, #1
 80126bc:	f000 80aa 	beq.w	8012814 <_svfiprintf_r+0x1c8>
 80126c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80126c2:	445a      	add	r2, fp
 80126c4:	9209      	str	r2, [sp, #36]	; 0x24
 80126c6:	f89a 3000 	ldrb.w	r3, [sl]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	f000 80a2 	beq.w	8012814 <_svfiprintf_r+0x1c8>
 80126d0:	2300      	movs	r3, #0
 80126d2:	f04f 32ff 	mov.w	r2, #4294967295
 80126d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80126da:	f10a 0a01 	add.w	sl, sl, #1
 80126de:	9304      	str	r3, [sp, #16]
 80126e0:	9307      	str	r3, [sp, #28]
 80126e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80126e6:	931a      	str	r3, [sp, #104]	; 0x68
 80126e8:	4654      	mov	r4, sl
 80126ea:	2205      	movs	r2, #5
 80126ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126f0:	4851      	ldr	r0, [pc, #324]	; (8012838 <_svfiprintf_r+0x1ec>)
 80126f2:	f7ed fd95 	bl	8000220 <memchr>
 80126f6:	9a04      	ldr	r2, [sp, #16]
 80126f8:	b9d8      	cbnz	r0, 8012732 <_svfiprintf_r+0xe6>
 80126fa:	06d0      	lsls	r0, r2, #27
 80126fc:	bf44      	itt	mi
 80126fe:	2320      	movmi	r3, #32
 8012700:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012704:	0711      	lsls	r1, r2, #28
 8012706:	bf44      	itt	mi
 8012708:	232b      	movmi	r3, #43	; 0x2b
 801270a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801270e:	f89a 3000 	ldrb.w	r3, [sl]
 8012712:	2b2a      	cmp	r3, #42	; 0x2a
 8012714:	d015      	beq.n	8012742 <_svfiprintf_r+0xf6>
 8012716:	9a07      	ldr	r2, [sp, #28]
 8012718:	4654      	mov	r4, sl
 801271a:	2000      	movs	r0, #0
 801271c:	f04f 0c0a 	mov.w	ip, #10
 8012720:	4621      	mov	r1, r4
 8012722:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012726:	3b30      	subs	r3, #48	; 0x30
 8012728:	2b09      	cmp	r3, #9
 801272a:	d94e      	bls.n	80127ca <_svfiprintf_r+0x17e>
 801272c:	b1b0      	cbz	r0, 801275c <_svfiprintf_r+0x110>
 801272e:	9207      	str	r2, [sp, #28]
 8012730:	e014      	b.n	801275c <_svfiprintf_r+0x110>
 8012732:	eba0 0308 	sub.w	r3, r0, r8
 8012736:	fa09 f303 	lsl.w	r3, r9, r3
 801273a:	4313      	orrs	r3, r2
 801273c:	9304      	str	r3, [sp, #16]
 801273e:	46a2      	mov	sl, r4
 8012740:	e7d2      	b.n	80126e8 <_svfiprintf_r+0x9c>
 8012742:	9b03      	ldr	r3, [sp, #12]
 8012744:	1d19      	adds	r1, r3, #4
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	9103      	str	r1, [sp, #12]
 801274a:	2b00      	cmp	r3, #0
 801274c:	bfbb      	ittet	lt
 801274e:	425b      	neglt	r3, r3
 8012750:	f042 0202 	orrlt.w	r2, r2, #2
 8012754:	9307      	strge	r3, [sp, #28]
 8012756:	9307      	strlt	r3, [sp, #28]
 8012758:	bfb8      	it	lt
 801275a:	9204      	strlt	r2, [sp, #16]
 801275c:	7823      	ldrb	r3, [r4, #0]
 801275e:	2b2e      	cmp	r3, #46	; 0x2e
 8012760:	d10c      	bne.n	801277c <_svfiprintf_r+0x130>
 8012762:	7863      	ldrb	r3, [r4, #1]
 8012764:	2b2a      	cmp	r3, #42	; 0x2a
 8012766:	d135      	bne.n	80127d4 <_svfiprintf_r+0x188>
 8012768:	9b03      	ldr	r3, [sp, #12]
 801276a:	1d1a      	adds	r2, r3, #4
 801276c:	681b      	ldr	r3, [r3, #0]
 801276e:	9203      	str	r2, [sp, #12]
 8012770:	2b00      	cmp	r3, #0
 8012772:	bfb8      	it	lt
 8012774:	f04f 33ff 	movlt.w	r3, #4294967295
 8012778:	3402      	adds	r4, #2
 801277a:	9305      	str	r3, [sp, #20]
 801277c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012848 <_svfiprintf_r+0x1fc>
 8012780:	7821      	ldrb	r1, [r4, #0]
 8012782:	2203      	movs	r2, #3
 8012784:	4650      	mov	r0, sl
 8012786:	f7ed fd4b 	bl	8000220 <memchr>
 801278a:	b140      	cbz	r0, 801279e <_svfiprintf_r+0x152>
 801278c:	2340      	movs	r3, #64	; 0x40
 801278e:	eba0 000a 	sub.w	r0, r0, sl
 8012792:	fa03 f000 	lsl.w	r0, r3, r0
 8012796:	9b04      	ldr	r3, [sp, #16]
 8012798:	4303      	orrs	r3, r0
 801279a:	3401      	adds	r4, #1
 801279c:	9304      	str	r3, [sp, #16]
 801279e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80127a2:	4826      	ldr	r0, [pc, #152]	; (801283c <_svfiprintf_r+0x1f0>)
 80127a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80127a8:	2206      	movs	r2, #6
 80127aa:	f7ed fd39 	bl	8000220 <memchr>
 80127ae:	2800      	cmp	r0, #0
 80127b0:	d038      	beq.n	8012824 <_svfiprintf_r+0x1d8>
 80127b2:	4b23      	ldr	r3, [pc, #140]	; (8012840 <_svfiprintf_r+0x1f4>)
 80127b4:	bb1b      	cbnz	r3, 80127fe <_svfiprintf_r+0x1b2>
 80127b6:	9b03      	ldr	r3, [sp, #12]
 80127b8:	3307      	adds	r3, #7
 80127ba:	f023 0307 	bic.w	r3, r3, #7
 80127be:	3308      	adds	r3, #8
 80127c0:	9303      	str	r3, [sp, #12]
 80127c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80127c4:	4433      	add	r3, r6
 80127c6:	9309      	str	r3, [sp, #36]	; 0x24
 80127c8:	e767      	b.n	801269a <_svfiprintf_r+0x4e>
 80127ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80127ce:	460c      	mov	r4, r1
 80127d0:	2001      	movs	r0, #1
 80127d2:	e7a5      	b.n	8012720 <_svfiprintf_r+0xd4>
 80127d4:	2300      	movs	r3, #0
 80127d6:	3401      	adds	r4, #1
 80127d8:	9305      	str	r3, [sp, #20]
 80127da:	4619      	mov	r1, r3
 80127dc:	f04f 0c0a 	mov.w	ip, #10
 80127e0:	4620      	mov	r0, r4
 80127e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80127e6:	3a30      	subs	r2, #48	; 0x30
 80127e8:	2a09      	cmp	r2, #9
 80127ea:	d903      	bls.n	80127f4 <_svfiprintf_r+0x1a8>
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d0c5      	beq.n	801277c <_svfiprintf_r+0x130>
 80127f0:	9105      	str	r1, [sp, #20]
 80127f2:	e7c3      	b.n	801277c <_svfiprintf_r+0x130>
 80127f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80127f8:	4604      	mov	r4, r0
 80127fa:	2301      	movs	r3, #1
 80127fc:	e7f0      	b.n	80127e0 <_svfiprintf_r+0x194>
 80127fe:	ab03      	add	r3, sp, #12
 8012800:	9300      	str	r3, [sp, #0]
 8012802:	462a      	mov	r2, r5
 8012804:	4b0f      	ldr	r3, [pc, #60]	; (8012844 <_svfiprintf_r+0x1f8>)
 8012806:	a904      	add	r1, sp, #16
 8012808:	4638      	mov	r0, r7
 801280a:	f7fc f993 	bl	800eb34 <_printf_float>
 801280e:	1c42      	adds	r2, r0, #1
 8012810:	4606      	mov	r6, r0
 8012812:	d1d6      	bne.n	80127c2 <_svfiprintf_r+0x176>
 8012814:	89ab      	ldrh	r3, [r5, #12]
 8012816:	065b      	lsls	r3, r3, #25
 8012818:	f53f af2c 	bmi.w	8012674 <_svfiprintf_r+0x28>
 801281c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801281e:	b01d      	add	sp, #116	; 0x74
 8012820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012824:	ab03      	add	r3, sp, #12
 8012826:	9300      	str	r3, [sp, #0]
 8012828:	462a      	mov	r2, r5
 801282a:	4b06      	ldr	r3, [pc, #24]	; (8012844 <_svfiprintf_r+0x1f8>)
 801282c:	a904      	add	r1, sp, #16
 801282e:	4638      	mov	r0, r7
 8012830:	f7fc fc24 	bl	800f07c <_printf_i>
 8012834:	e7eb      	b.n	801280e <_svfiprintf_r+0x1c2>
 8012836:	bf00      	nop
 8012838:	0801425c 	.word	0x0801425c
 801283c:	08014266 	.word	0x08014266
 8012840:	0800eb35 	.word	0x0800eb35
 8012844:	08012595 	.word	0x08012595
 8012848:	08014262 	.word	0x08014262

0801284c <_sungetc_r>:
 801284c:	b538      	push	{r3, r4, r5, lr}
 801284e:	1c4b      	adds	r3, r1, #1
 8012850:	4614      	mov	r4, r2
 8012852:	d103      	bne.n	801285c <_sungetc_r+0x10>
 8012854:	f04f 35ff 	mov.w	r5, #4294967295
 8012858:	4628      	mov	r0, r5
 801285a:	bd38      	pop	{r3, r4, r5, pc}
 801285c:	8993      	ldrh	r3, [r2, #12]
 801285e:	f023 0320 	bic.w	r3, r3, #32
 8012862:	8193      	strh	r3, [r2, #12]
 8012864:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012866:	6852      	ldr	r2, [r2, #4]
 8012868:	b2cd      	uxtb	r5, r1
 801286a:	b18b      	cbz	r3, 8012890 <_sungetc_r+0x44>
 801286c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801286e:	4293      	cmp	r3, r2
 8012870:	dd08      	ble.n	8012884 <_sungetc_r+0x38>
 8012872:	6823      	ldr	r3, [r4, #0]
 8012874:	1e5a      	subs	r2, r3, #1
 8012876:	6022      	str	r2, [r4, #0]
 8012878:	f803 5c01 	strb.w	r5, [r3, #-1]
 801287c:	6863      	ldr	r3, [r4, #4]
 801287e:	3301      	adds	r3, #1
 8012880:	6063      	str	r3, [r4, #4]
 8012882:	e7e9      	b.n	8012858 <_sungetc_r+0xc>
 8012884:	4621      	mov	r1, r4
 8012886:	f000 fbdb 	bl	8013040 <__submore>
 801288a:	2800      	cmp	r0, #0
 801288c:	d0f1      	beq.n	8012872 <_sungetc_r+0x26>
 801288e:	e7e1      	b.n	8012854 <_sungetc_r+0x8>
 8012890:	6921      	ldr	r1, [r4, #16]
 8012892:	6823      	ldr	r3, [r4, #0]
 8012894:	b151      	cbz	r1, 80128ac <_sungetc_r+0x60>
 8012896:	4299      	cmp	r1, r3
 8012898:	d208      	bcs.n	80128ac <_sungetc_r+0x60>
 801289a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801289e:	42a9      	cmp	r1, r5
 80128a0:	d104      	bne.n	80128ac <_sungetc_r+0x60>
 80128a2:	3b01      	subs	r3, #1
 80128a4:	3201      	adds	r2, #1
 80128a6:	6023      	str	r3, [r4, #0]
 80128a8:	6062      	str	r2, [r4, #4]
 80128aa:	e7d5      	b.n	8012858 <_sungetc_r+0xc>
 80128ac:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80128b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80128b4:	6363      	str	r3, [r4, #52]	; 0x34
 80128b6:	2303      	movs	r3, #3
 80128b8:	63a3      	str	r3, [r4, #56]	; 0x38
 80128ba:	4623      	mov	r3, r4
 80128bc:	f803 5f46 	strb.w	r5, [r3, #70]!
 80128c0:	6023      	str	r3, [r4, #0]
 80128c2:	2301      	movs	r3, #1
 80128c4:	e7dc      	b.n	8012880 <_sungetc_r+0x34>

080128c6 <__ssrefill_r>:
 80128c6:	b510      	push	{r4, lr}
 80128c8:	460c      	mov	r4, r1
 80128ca:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80128cc:	b169      	cbz	r1, 80128ea <__ssrefill_r+0x24>
 80128ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80128d2:	4299      	cmp	r1, r3
 80128d4:	d001      	beq.n	80128da <__ssrefill_r+0x14>
 80128d6:	f7ff fd7d 	bl	80123d4 <_free_r>
 80128da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80128dc:	6063      	str	r3, [r4, #4]
 80128de:	2000      	movs	r0, #0
 80128e0:	6360      	str	r0, [r4, #52]	; 0x34
 80128e2:	b113      	cbz	r3, 80128ea <__ssrefill_r+0x24>
 80128e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80128e6:	6023      	str	r3, [r4, #0]
 80128e8:	bd10      	pop	{r4, pc}
 80128ea:	6923      	ldr	r3, [r4, #16]
 80128ec:	6023      	str	r3, [r4, #0]
 80128ee:	2300      	movs	r3, #0
 80128f0:	6063      	str	r3, [r4, #4]
 80128f2:	89a3      	ldrh	r3, [r4, #12]
 80128f4:	f043 0320 	orr.w	r3, r3, #32
 80128f8:	81a3      	strh	r3, [r4, #12]
 80128fa:	f04f 30ff 	mov.w	r0, #4294967295
 80128fe:	e7f3      	b.n	80128e8 <__ssrefill_r+0x22>

08012900 <__ssvfiscanf_r>:
 8012900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012904:	460c      	mov	r4, r1
 8012906:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 801290a:	2100      	movs	r1, #0
 801290c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8012910:	49a6      	ldr	r1, [pc, #664]	; (8012bac <__ssvfiscanf_r+0x2ac>)
 8012912:	91a0      	str	r1, [sp, #640]	; 0x280
 8012914:	f10d 0804 	add.w	r8, sp, #4
 8012918:	49a5      	ldr	r1, [pc, #660]	; (8012bb0 <__ssvfiscanf_r+0x2b0>)
 801291a:	4fa6      	ldr	r7, [pc, #664]	; (8012bb4 <__ssvfiscanf_r+0x2b4>)
 801291c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8012bb8 <__ssvfiscanf_r+0x2b8>
 8012920:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8012924:	4606      	mov	r6, r0
 8012926:	91a1      	str	r1, [sp, #644]	; 0x284
 8012928:	9300      	str	r3, [sp, #0]
 801292a:	7813      	ldrb	r3, [r2, #0]
 801292c:	2b00      	cmp	r3, #0
 801292e:	f000 815a 	beq.w	8012be6 <__ssvfiscanf_r+0x2e6>
 8012932:	5dd9      	ldrb	r1, [r3, r7]
 8012934:	f011 0108 	ands.w	r1, r1, #8
 8012938:	f102 0501 	add.w	r5, r2, #1
 801293c:	d019      	beq.n	8012972 <__ssvfiscanf_r+0x72>
 801293e:	6863      	ldr	r3, [r4, #4]
 8012940:	2b00      	cmp	r3, #0
 8012942:	dd0f      	ble.n	8012964 <__ssvfiscanf_r+0x64>
 8012944:	6823      	ldr	r3, [r4, #0]
 8012946:	781a      	ldrb	r2, [r3, #0]
 8012948:	5cba      	ldrb	r2, [r7, r2]
 801294a:	0712      	lsls	r2, r2, #28
 801294c:	d401      	bmi.n	8012952 <__ssvfiscanf_r+0x52>
 801294e:	462a      	mov	r2, r5
 8012950:	e7eb      	b.n	801292a <__ssvfiscanf_r+0x2a>
 8012952:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012954:	3201      	adds	r2, #1
 8012956:	9245      	str	r2, [sp, #276]	; 0x114
 8012958:	6862      	ldr	r2, [r4, #4]
 801295a:	3301      	adds	r3, #1
 801295c:	3a01      	subs	r2, #1
 801295e:	6062      	str	r2, [r4, #4]
 8012960:	6023      	str	r3, [r4, #0]
 8012962:	e7ec      	b.n	801293e <__ssvfiscanf_r+0x3e>
 8012964:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012966:	4621      	mov	r1, r4
 8012968:	4630      	mov	r0, r6
 801296a:	4798      	blx	r3
 801296c:	2800      	cmp	r0, #0
 801296e:	d0e9      	beq.n	8012944 <__ssvfiscanf_r+0x44>
 8012970:	e7ed      	b.n	801294e <__ssvfiscanf_r+0x4e>
 8012972:	2b25      	cmp	r3, #37	; 0x25
 8012974:	d012      	beq.n	801299c <__ssvfiscanf_r+0x9c>
 8012976:	469a      	mov	sl, r3
 8012978:	6863      	ldr	r3, [r4, #4]
 801297a:	2b00      	cmp	r3, #0
 801297c:	f340 8091 	ble.w	8012aa2 <__ssvfiscanf_r+0x1a2>
 8012980:	6822      	ldr	r2, [r4, #0]
 8012982:	7813      	ldrb	r3, [r2, #0]
 8012984:	4553      	cmp	r3, sl
 8012986:	f040 812e 	bne.w	8012be6 <__ssvfiscanf_r+0x2e6>
 801298a:	6863      	ldr	r3, [r4, #4]
 801298c:	3b01      	subs	r3, #1
 801298e:	6063      	str	r3, [r4, #4]
 8012990:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8012992:	3201      	adds	r2, #1
 8012994:	3301      	adds	r3, #1
 8012996:	6022      	str	r2, [r4, #0]
 8012998:	9345      	str	r3, [sp, #276]	; 0x114
 801299a:	e7d8      	b.n	801294e <__ssvfiscanf_r+0x4e>
 801299c:	9141      	str	r1, [sp, #260]	; 0x104
 801299e:	9143      	str	r1, [sp, #268]	; 0x10c
 80129a0:	7853      	ldrb	r3, [r2, #1]
 80129a2:	2b2a      	cmp	r3, #42	; 0x2a
 80129a4:	bf02      	ittt	eq
 80129a6:	2310      	moveq	r3, #16
 80129a8:	1c95      	addeq	r5, r2, #2
 80129aa:	9341      	streq	r3, [sp, #260]	; 0x104
 80129ac:	220a      	movs	r2, #10
 80129ae:	46aa      	mov	sl, r5
 80129b0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80129b4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80129b8:	2b09      	cmp	r3, #9
 80129ba:	d91d      	bls.n	80129f8 <__ssvfiscanf_r+0xf8>
 80129bc:	487e      	ldr	r0, [pc, #504]	; (8012bb8 <__ssvfiscanf_r+0x2b8>)
 80129be:	2203      	movs	r2, #3
 80129c0:	f7ed fc2e 	bl	8000220 <memchr>
 80129c4:	b140      	cbz	r0, 80129d8 <__ssvfiscanf_r+0xd8>
 80129c6:	2301      	movs	r3, #1
 80129c8:	eba0 0009 	sub.w	r0, r0, r9
 80129cc:	fa03 f000 	lsl.w	r0, r3, r0
 80129d0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80129d2:	4318      	orrs	r0, r3
 80129d4:	9041      	str	r0, [sp, #260]	; 0x104
 80129d6:	4655      	mov	r5, sl
 80129d8:	f815 3b01 	ldrb.w	r3, [r5], #1
 80129dc:	2b78      	cmp	r3, #120	; 0x78
 80129de:	d806      	bhi.n	80129ee <__ssvfiscanf_r+0xee>
 80129e0:	2b57      	cmp	r3, #87	; 0x57
 80129e2:	d810      	bhi.n	8012a06 <__ssvfiscanf_r+0x106>
 80129e4:	2b25      	cmp	r3, #37	; 0x25
 80129e6:	d0c6      	beq.n	8012976 <__ssvfiscanf_r+0x76>
 80129e8:	d856      	bhi.n	8012a98 <__ssvfiscanf_r+0x198>
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d064      	beq.n	8012ab8 <__ssvfiscanf_r+0x1b8>
 80129ee:	2303      	movs	r3, #3
 80129f0:	9347      	str	r3, [sp, #284]	; 0x11c
 80129f2:	230a      	movs	r3, #10
 80129f4:	9342      	str	r3, [sp, #264]	; 0x108
 80129f6:	e071      	b.n	8012adc <__ssvfiscanf_r+0x1dc>
 80129f8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80129fa:	fb02 1103 	mla	r1, r2, r3, r1
 80129fe:	3930      	subs	r1, #48	; 0x30
 8012a00:	9143      	str	r1, [sp, #268]	; 0x10c
 8012a02:	4655      	mov	r5, sl
 8012a04:	e7d3      	b.n	80129ae <__ssvfiscanf_r+0xae>
 8012a06:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8012a0a:	2a20      	cmp	r2, #32
 8012a0c:	d8ef      	bhi.n	80129ee <__ssvfiscanf_r+0xee>
 8012a0e:	a101      	add	r1, pc, #4	; (adr r1, 8012a14 <__ssvfiscanf_r+0x114>)
 8012a10:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012a14:	08012ac7 	.word	0x08012ac7
 8012a18:	080129ef 	.word	0x080129ef
 8012a1c:	080129ef 	.word	0x080129ef
 8012a20:	08012b25 	.word	0x08012b25
 8012a24:	080129ef 	.word	0x080129ef
 8012a28:	080129ef 	.word	0x080129ef
 8012a2c:	080129ef 	.word	0x080129ef
 8012a30:	080129ef 	.word	0x080129ef
 8012a34:	080129ef 	.word	0x080129ef
 8012a38:	080129ef 	.word	0x080129ef
 8012a3c:	080129ef 	.word	0x080129ef
 8012a40:	08012b3b 	.word	0x08012b3b
 8012a44:	08012b11 	.word	0x08012b11
 8012a48:	08012a9f 	.word	0x08012a9f
 8012a4c:	08012a9f 	.word	0x08012a9f
 8012a50:	08012a9f 	.word	0x08012a9f
 8012a54:	080129ef 	.word	0x080129ef
 8012a58:	08012b15 	.word	0x08012b15
 8012a5c:	080129ef 	.word	0x080129ef
 8012a60:	080129ef 	.word	0x080129ef
 8012a64:	080129ef 	.word	0x080129ef
 8012a68:	080129ef 	.word	0x080129ef
 8012a6c:	08012b4b 	.word	0x08012b4b
 8012a70:	08012b1d 	.word	0x08012b1d
 8012a74:	08012abf 	.word	0x08012abf
 8012a78:	080129ef 	.word	0x080129ef
 8012a7c:	080129ef 	.word	0x080129ef
 8012a80:	08012b47 	.word	0x08012b47
 8012a84:	080129ef 	.word	0x080129ef
 8012a88:	08012b11 	.word	0x08012b11
 8012a8c:	080129ef 	.word	0x080129ef
 8012a90:	080129ef 	.word	0x080129ef
 8012a94:	08012ac7 	.word	0x08012ac7
 8012a98:	3b45      	subs	r3, #69	; 0x45
 8012a9a:	2b02      	cmp	r3, #2
 8012a9c:	d8a7      	bhi.n	80129ee <__ssvfiscanf_r+0xee>
 8012a9e:	2305      	movs	r3, #5
 8012aa0:	e01b      	b.n	8012ada <__ssvfiscanf_r+0x1da>
 8012aa2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012aa4:	4621      	mov	r1, r4
 8012aa6:	4630      	mov	r0, r6
 8012aa8:	4798      	blx	r3
 8012aaa:	2800      	cmp	r0, #0
 8012aac:	f43f af68 	beq.w	8012980 <__ssvfiscanf_r+0x80>
 8012ab0:	9844      	ldr	r0, [sp, #272]	; 0x110
 8012ab2:	2800      	cmp	r0, #0
 8012ab4:	f040 808d 	bne.w	8012bd2 <__ssvfiscanf_r+0x2d2>
 8012ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8012abc:	e08f      	b.n	8012bde <__ssvfiscanf_r+0x2de>
 8012abe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8012ac0:	f042 0220 	orr.w	r2, r2, #32
 8012ac4:	9241      	str	r2, [sp, #260]	; 0x104
 8012ac6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8012ac8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012acc:	9241      	str	r2, [sp, #260]	; 0x104
 8012ace:	2210      	movs	r2, #16
 8012ad0:	2b6f      	cmp	r3, #111	; 0x6f
 8012ad2:	9242      	str	r2, [sp, #264]	; 0x108
 8012ad4:	bf34      	ite	cc
 8012ad6:	2303      	movcc	r3, #3
 8012ad8:	2304      	movcs	r3, #4
 8012ada:	9347      	str	r3, [sp, #284]	; 0x11c
 8012adc:	6863      	ldr	r3, [r4, #4]
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	dd42      	ble.n	8012b68 <__ssvfiscanf_r+0x268>
 8012ae2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012ae4:	0659      	lsls	r1, r3, #25
 8012ae6:	d404      	bmi.n	8012af2 <__ssvfiscanf_r+0x1f2>
 8012ae8:	6823      	ldr	r3, [r4, #0]
 8012aea:	781a      	ldrb	r2, [r3, #0]
 8012aec:	5cba      	ldrb	r2, [r7, r2]
 8012aee:	0712      	lsls	r2, r2, #28
 8012af0:	d441      	bmi.n	8012b76 <__ssvfiscanf_r+0x276>
 8012af2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8012af4:	2b02      	cmp	r3, #2
 8012af6:	dc50      	bgt.n	8012b9a <__ssvfiscanf_r+0x29a>
 8012af8:	466b      	mov	r3, sp
 8012afa:	4622      	mov	r2, r4
 8012afc:	a941      	add	r1, sp, #260	; 0x104
 8012afe:	4630      	mov	r0, r6
 8012b00:	f000 f876 	bl	8012bf0 <_scanf_chars>
 8012b04:	2801      	cmp	r0, #1
 8012b06:	d06e      	beq.n	8012be6 <__ssvfiscanf_r+0x2e6>
 8012b08:	2802      	cmp	r0, #2
 8012b0a:	f47f af20 	bne.w	801294e <__ssvfiscanf_r+0x4e>
 8012b0e:	e7cf      	b.n	8012ab0 <__ssvfiscanf_r+0x1b0>
 8012b10:	220a      	movs	r2, #10
 8012b12:	e7dd      	b.n	8012ad0 <__ssvfiscanf_r+0x1d0>
 8012b14:	2300      	movs	r3, #0
 8012b16:	9342      	str	r3, [sp, #264]	; 0x108
 8012b18:	2303      	movs	r3, #3
 8012b1a:	e7de      	b.n	8012ada <__ssvfiscanf_r+0x1da>
 8012b1c:	2308      	movs	r3, #8
 8012b1e:	9342      	str	r3, [sp, #264]	; 0x108
 8012b20:	2304      	movs	r3, #4
 8012b22:	e7da      	b.n	8012ada <__ssvfiscanf_r+0x1da>
 8012b24:	4629      	mov	r1, r5
 8012b26:	4640      	mov	r0, r8
 8012b28:	f000 f9de 	bl	8012ee8 <__sccl>
 8012b2c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012b32:	9341      	str	r3, [sp, #260]	; 0x104
 8012b34:	4605      	mov	r5, r0
 8012b36:	2301      	movs	r3, #1
 8012b38:	e7cf      	b.n	8012ada <__ssvfiscanf_r+0x1da>
 8012b3a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8012b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012b40:	9341      	str	r3, [sp, #260]	; 0x104
 8012b42:	2300      	movs	r3, #0
 8012b44:	e7c9      	b.n	8012ada <__ssvfiscanf_r+0x1da>
 8012b46:	2302      	movs	r3, #2
 8012b48:	e7c7      	b.n	8012ada <__ssvfiscanf_r+0x1da>
 8012b4a:	9841      	ldr	r0, [sp, #260]	; 0x104
 8012b4c:	06c3      	lsls	r3, r0, #27
 8012b4e:	f53f aefe 	bmi.w	801294e <__ssvfiscanf_r+0x4e>
 8012b52:	9b00      	ldr	r3, [sp, #0]
 8012b54:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012b56:	1d19      	adds	r1, r3, #4
 8012b58:	9100      	str	r1, [sp, #0]
 8012b5a:	681b      	ldr	r3, [r3, #0]
 8012b5c:	f010 0f01 	tst.w	r0, #1
 8012b60:	bf14      	ite	ne
 8012b62:	801a      	strhne	r2, [r3, #0]
 8012b64:	601a      	streq	r2, [r3, #0]
 8012b66:	e6f2      	b.n	801294e <__ssvfiscanf_r+0x4e>
 8012b68:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012b6a:	4621      	mov	r1, r4
 8012b6c:	4630      	mov	r0, r6
 8012b6e:	4798      	blx	r3
 8012b70:	2800      	cmp	r0, #0
 8012b72:	d0b6      	beq.n	8012ae2 <__ssvfiscanf_r+0x1e2>
 8012b74:	e79c      	b.n	8012ab0 <__ssvfiscanf_r+0x1b0>
 8012b76:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8012b78:	3201      	adds	r2, #1
 8012b7a:	9245      	str	r2, [sp, #276]	; 0x114
 8012b7c:	6862      	ldr	r2, [r4, #4]
 8012b7e:	3a01      	subs	r2, #1
 8012b80:	2a00      	cmp	r2, #0
 8012b82:	6062      	str	r2, [r4, #4]
 8012b84:	dd02      	ble.n	8012b8c <__ssvfiscanf_r+0x28c>
 8012b86:	3301      	adds	r3, #1
 8012b88:	6023      	str	r3, [r4, #0]
 8012b8a:	e7ad      	b.n	8012ae8 <__ssvfiscanf_r+0x1e8>
 8012b8c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8012b8e:	4621      	mov	r1, r4
 8012b90:	4630      	mov	r0, r6
 8012b92:	4798      	blx	r3
 8012b94:	2800      	cmp	r0, #0
 8012b96:	d0a7      	beq.n	8012ae8 <__ssvfiscanf_r+0x1e8>
 8012b98:	e78a      	b.n	8012ab0 <__ssvfiscanf_r+0x1b0>
 8012b9a:	2b04      	cmp	r3, #4
 8012b9c:	dc0e      	bgt.n	8012bbc <__ssvfiscanf_r+0x2bc>
 8012b9e:	466b      	mov	r3, sp
 8012ba0:	4622      	mov	r2, r4
 8012ba2:	a941      	add	r1, sp, #260	; 0x104
 8012ba4:	4630      	mov	r0, r6
 8012ba6:	f000 f87d 	bl	8012ca4 <_scanf_i>
 8012baa:	e7ab      	b.n	8012b04 <__ssvfiscanf_r+0x204>
 8012bac:	0801284d 	.word	0x0801284d
 8012bb0:	080128c7 	.word	0x080128c7
 8012bb4:	08013ef9 	.word	0x08013ef9
 8012bb8:	08014262 	.word	0x08014262
 8012bbc:	4b0b      	ldr	r3, [pc, #44]	; (8012bec <__ssvfiscanf_r+0x2ec>)
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	f43f aec5 	beq.w	801294e <__ssvfiscanf_r+0x4e>
 8012bc4:	466b      	mov	r3, sp
 8012bc6:	4622      	mov	r2, r4
 8012bc8:	a941      	add	r1, sp, #260	; 0x104
 8012bca:	4630      	mov	r0, r6
 8012bcc:	f7fc fb7c 	bl	800f2c8 <_scanf_float>
 8012bd0:	e798      	b.n	8012b04 <__ssvfiscanf_r+0x204>
 8012bd2:	89a3      	ldrh	r3, [r4, #12]
 8012bd4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8012bd8:	bf18      	it	ne
 8012bda:	f04f 30ff 	movne.w	r0, #4294967295
 8012bde:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8012be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012be6:	9844      	ldr	r0, [sp, #272]	; 0x110
 8012be8:	e7f9      	b.n	8012bde <__ssvfiscanf_r+0x2de>
 8012bea:	bf00      	nop
 8012bec:	0800f2c9 	.word	0x0800f2c9

08012bf0 <_scanf_chars>:
 8012bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012bf4:	4615      	mov	r5, r2
 8012bf6:	688a      	ldr	r2, [r1, #8]
 8012bf8:	4680      	mov	r8, r0
 8012bfa:	460c      	mov	r4, r1
 8012bfc:	b932      	cbnz	r2, 8012c0c <_scanf_chars+0x1c>
 8012bfe:	698a      	ldr	r2, [r1, #24]
 8012c00:	2a00      	cmp	r2, #0
 8012c02:	bf0c      	ite	eq
 8012c04:	2201      	moveq	r2, #1
 8012c06:	f04f 32ff 	movne.w	r2, #4294967295
 8012c0a:	608a      	str	r2, [r1, #8]
 8012c0c:	6822      	ldr	r2, [r4, #0]
 8012c0e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8012ca0 <_scanf_chars+0xb0>
 8012c12:	06d1      	lsls	r1, r2, #27
 8012c14:	bf5f      	itttt	pl
 8012c16:	681a      	ldrpl	r2, [r3, #0]
 8012c18:	1d11      	addpl	r1, r2, #4
 8012c1a:	6019      	strpl	r1, [r3, #0]
 8012c1c:	6816      	ldrpl	r6, [r2, #0]
 8012c1e:	2700      	movs	r7, #0
 8012c20:	69a0      	ldr	r0, [r4, #24]
 8012c22:	b188      	cbz	r0, 8012c48 <_scanf_chars+0x58>
 8012c24:	2801      	cmp	r0, #1
 8012c26:	d107      	bne.n	8012c38 <_scanf_chars+0x48>
 8012c28:	682a      	ldr	r2, [r5, #0]
 8012c2a:	7811      	ldrb	r1, [r2, #0]
 8012c2c:	6962      	ldr	r2, [r4, #20]
 8012c2e:	5c52      	ldrb	r2, [r2, r1]
 8012c30:	b952      	cbnz	r2, 8012c48 <_scanf_chars+0x58>
 8012c32:	2f00      	cmp	r7, #0
 8012c34:	d031      	beq.n	8012c9a <_scanf_chars+0xaa>
 8012c36:	e022      	b.n	8012c7e <_scanf_chars+0x8e>
 8012c38:	2802      	cmp	r0, #2
 8012c3a:	d120      	bne.n	8012c7e <_scanf_chars+0x8e>
 8012c3c:	682b      	ldr	r3, [r5, #0]
 8012c3e:	781b      	ldrb	r3, [r3, #0]
 8012c40:	f813 3009 	ldrb.w	r3, [r3, r9]
 8012c44:	071b      	lsls	r3, r3, #28
 8012c46:	d41a      	bmi.n	8012c7e <_scanf_chars+0x8e>
 8012c48:	6823      	ldr	r3, [r4, #0]
 8012c4a:	06da      	lsls	r2, r3, #27
 8012c4c:	bf5e      	ittt	pl
 8012c4e:	682b      	ldrpl	r3, [r5, #0]
 8012c50:	781b      	ldrbpl	r3, [r3, #0]
 8012c52:	f806 3b01 	strbpl.w	r3, [r6], #1
 8012c56:	682a      	ldr	r2, [r5, #0]
 8012c58:	686b      	ldr	r3, [r5, #4]
 8012c5a:	3201      	adds	r2, #1
 8012c5c:	602a      	str	r2, [r5, #0]
 8012c5e:	68a2      	ldr	r2, [r4, #8]
 8012c60:	3b01      	subs	r3, #1
 8012c62:	3a01      	subs	r2, #1
 8012c64:	606b      	str	r3, [r5, #4]
 8012c66:	3701      	adds	r7, #1
 8012c68:	60a2      	str	r2, [r4, #8]
 8012c6a:	b142      	cbz	r2, 8012c7e <_scanf_chars+0x8e>
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	dcd7      	bgt.n	8012c20 <_scanf_chars+0x30>
 8012c70:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012c74:	4629      	mov	r1, r5
 8012c76:	4640      	mov	r0, r8
 8012c78:	4798      	blx	r3
 8012c7a:	2800      	cmp	r0, #0
 8012c7c:	d0d0      	beq.n	8012c20 <_scanf_chars+0x30>
 8012c7e:	6823      	ldr	r3, [r4, #0]
 8012c80:	f013 0310 	ands.w	r3, r3, #16
 8012c84:	d105      	bne.n	8012c92 <_scanf_chars+0xa2>
 8012c86:	68e2      	ldr	r2, [r4, #12]
 8012c88:	3201      	adds	r2, #1
 8012c8a:	60e2      	str	r2, [r4, #12]
 8012c8c:	69a2      	ldr	r2, [r4, #24]
 8012c8e:	b102      	cbz	r2, 8012c92 <_scanf_chars+0xa2>
 8012c90:	7033      	strb	r3, [r6, #0]
 8012c92:	6923      	ldr	r3, [r4, #16]
 8012c94:	443b      	add	r3, r7
 8012c96:	6123      	str	r3, [r4, #16]
 8012c98:	2000      	movs	r0, #0
 8012c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c9e:	bf00      	nop
 8012ca0:	08013ef9 	.word	0x08013ef9

08012ca4 <_scanf_i>:
 8012ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ca8:	4698      	mov	r8, r3
 8012caa:	4b76      	ldr	r3, [pc, #472]	; (8012e84 <_scanf_i+0x1e0>)
 8012cac:	460c      	mov	r4, r1
 8012cae:	4682      	mov	sl, r0
 8012cb0:	4616      	mov	r6, r2
 8012cb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012cb6:	b087      	sub	sp, #28
 8012cb8:	ab03      	add	r3, sp, #12
 8012cba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8012cbe:	4b72      	ldr	r3, [pc, #456]	; (8012e88 <_scanf_i+0x1e4>)
 8012cc0:	69a1      	ldr	r1, [r4, #24]
 8012cc2:	4a72      	ldr	r2, [pc, #456]	; (8012e8c <_scanf_i+0x1e8>)
 8012cc4:	2903      	cmp	r1, #3
 8012cc6:	bf18      	it	ne
 8012cc8:	461a      	movne	r2, r3
 8012cca:	68a3      	ldr	r3, [r4, #8]
 8012ccc:	9201      	str	r2, [sp, #4]
 8012cce:	1e5a      	subs	r2, r3, #1
 8012cd0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8012cd4:	bf88      	it	hi
 8012cd6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8012cda:	4627      	mov	r7, r4
 8012cdc:	bf82      	ittt	hi
 8012cde:	eb03 0905 	addhi.w	r9, r3, r5
 8012ce2:	f240 135d 	movwhi	r3, #349	; 0x15d
 8012ce6:	60a3      	strhi	r3, [r4, #8]
 8012ce8:	f857 3b1c 	ldr.w	r3, [r7], #28
 8012cec:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8012cf0:	bf98      	it	ls
 8012cf2:	f04f 0900 	movls.w	r9, #0
 8012cf6:	6023      	str	r3, [r4, #0]
 8012cf8:	463d      	mov	r5, r7
 8012cfa:	f04f 0b00 	mov.w	fp, #0
 8012cfe:	6831      	ldr	r1, [r6, #0]
 8012d00:	ab03      	add	r3, sp, #12
 8012d02:	7809      	ldrb	r1, [r1, #0]
 8012d04:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8012d08:	2202      	movs	r2, #2
 8012d0a:	f7ed fa89 	bl	8000220 <memchr>
 8012d0e:	b328      	cbz	r0, 8012d5c <_scanf_i+0xb8>
 8012d10:	f1bb 0f01 	cmp.w	fp, #1
 8012d14:	d159      	bne.n	8012dca <_scanf_i+0x126>
 8012d16:	6862      	ldr	r2, [r4, #4]
 8012d18:	b92a      	cbnz	r2, 8012d26 <_scanf_i+0x82>
 8012d1a:	6822      	ldr	r2, [r4, #0]
 8012d1c:	2308      	movs	r3, #8
 8012d1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8012d22:	6063      	str	r3, [r4, #4]
 8012d24:	6022      	str	r2, [r4, #0]
 8012d26:	6822      	ldr	r2, [r4, #0]
 8012d28:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8012d2c:	6022      	str	r2, [r4, #0]
 8012d2e:	68a2      	ldr	r2, [r4, #8]
 8012d30:	1e51      	subs	r1, r2, #1
 8012d32:	60a1      	str	r1, [r4, #8]
 8012d34:	b192      	cbz	r2, 8012d5c <_scanf_i+0xb8>
 8012d36:	6832      	ldr	r2, [r6, #0]
 8012d38:	1c51      	adds	r1, r2, #1
 8012d3a:	6031      	str	r1, [r6, #0]
 8012d3c:	7812      	ldrb	r2, [r2, #0]
 8012d3e:	f805 2b01 	strb.w	r2, [r5], #1
 8012d42:	6872      	ldr	r2, [r6, #4]
 8012d44:	3a01      	subs	r2, #1
 8012d46:	2a00      	cmp	r2, #0
 8012d48:	6072      	str	r2, [r6, #4]
 8012d4a:	dc07      	bgt.n	8012d5c <_scanf_i+0xb8>
 8012d4c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8012d50:	4631      	mov	r1, r6
 8012d52:	4650      	mov	r0, sl
 8012d54:	4790      	blx	r2
 8012d56:	2800      	cmp	r0, #0
 8012d58:	f040 8085 	bne.w	8012e66 <_scanf_i+0x1c2>
 8012d5c:	f10b 0b01 	add.w	fp, fp, #1
 8012d60:	f1bb 0f03 	cmp.w	fp, #3
 8012d64:	d1cb      	bne.n	8012cfe <_scanf_i+0x5a>
 8012d66:	6863      	ldr	r3, [r4, #4]
 8012d68:	b90b      	cbnz	r3, 8012d6e <_scanf_i+0xca>
 8012d6a:	230a      	movs	r3, #10
 8012d6c:	6063      	str	r3, [r4, #4]
 8012d6e:	6863      	ldr	r3, [r4, #4]
 8012d70:	4947      	ldr	r1, [pc, #284]	; (8012e90 <_scanf_i+0x1ec>)
 8012d72:	6960      	ldr	r0, [r4, #20]
 8012d74:	1ac9      	subs	r1, r1, r3
 8012d76:	f000 f8b7 	bl	8012ee8 <__sccl>
 8012d7a:	f04f 0b00 	mov.w	fp, #0
 8012d7e:	68a3      	ldr	r3, [r4, #8]
 8012d80:	6822      	ldr	r2, [r4, #0]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d03d      	beq.n	8012e02 <_scanf_i+0x15e>
 8012d86:	6831      	ldr	r1, [r6, #0]
 8012d88:	6960      	ldr	r0, [r4, #20]
 8012d8a:	f891 c000 	ldrb.w	ip, [r1]
 8012d8e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8012d92:	2800      	cmp	r0, #0
 8012d94:	d035      	beq.n	8012e02 <_scanf_i+0x15e>
 8012d96:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8012d9a:	d124      	bne.n	8012de6 <_scanf_i+0x142>
 8012d9c:	0510      	lsls	r0, r2, #20
 8012d9e:	d522      	bpl.n	8012de6 <_scanf_i+0x142>
 8012da0:	f10b 0b01 	add.w	fp, fp, #1
 8012da4:	f1b9 0f00 	cmp.w	r9, #0
 8012da8:	d003      	beq.n	8012db2 <_scanf_i+0x10e>
 8012daa:	3301      	adds	r3, #1
 8012dac:	f109 39ff 	add.w	r9, r9, #4294967295
 8012db0:	60a3      	str	r3, [r4, #8]
 8012db2:	6873      	ldr	r3, [r6, #4]
 8012db4:	3b01      	subs	r3, #1
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	6073      	str	r3, [r6, #4]
 8012dba:	dd1b      	ble.n	8012df4 <_scanf_i+0x150>
 8012dbc:	6833      	ldr	r3, [r6, #0]
 8012dbe:	3301      	adds	r3, #1
 8012dc0:	6033      	str	r3, [r6, #0]
 8012dc2:	68a3      	ldr	r3, [r4, #8]
 8012dc4:	3b01      	subs	r3, #1
 8012dc6:	60a3      	str	r3, [r4, #8]
 8012dc8:	e7d9      	b.n	8012d7e <_scanf_i+0xda>
 8012dca:	f1bb 0f02 	cmp.w	fp, #2
 8012dce:	d1ae      	bne.n	8012d2e <_scanf_i+0x8a>
 8012dd0:	6822      	ldr	r2, [r4, #0]
 8012dd2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8012dd6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8012dda:	d1bf      	bne.n	8012d5c <_scanf_i+0xb8>
 8012ddc:	2310      	movs	r3, #16
 8012dde:	6063      	str	r3, [r4, #4]
 8012de0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8012de4:	e7a2      	b.n	8012d2c <_scanf_i+0x88>
 8012de6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8012dea:	6022      	str	r2, [r4, #0]
 8012dec:	780b      	ldrb	r3, [r1, #0]
 8012dee:	f805 3b01 	strb.w	r3, [r5], #1
 8012df2:	e7de      	b.n	8012db2 <_scanf_i+0x10e>
 8012df4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8012df8:	4631      	mov	r1, r6
 8012dfa:	4650      	mov	r0, sl
 8012dfc:	4798      	blx	r3
 8012dfe:	2800      	cmp	r0, #0
 8012e00:	d0df      	beq.n	8012dc2 <_scanf_i+0x11e>
 8012e02:	6823      	ldr	r3, [r4, #0]
 8012e04:	05db      	lsls	r3, r3, #23
 8012e06:	d50d      	bpl.n	8012e24 <_scanf_i+0x180>
 8012e08:	42bd      	cmp	r5, r7
 8012e0a:	d909      	bls.n	8012e20 <_scanf_i+0x17c>
 8012e0c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8012e10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012e14:	4632      	mov	r2, r6
 8012e16:	4650      	mov	r0, sl
 8012e18:	4798      	blx	r3
 8012e1a:	f105 39ff 	add.w	r9, r5, #4294967295
 8012e1e:	464d      	mov	r5, r9
 8012e20:	42bd      	cmp	r5, r7
 8012e22:	d02d      	beq.n	8012e80 <_scanf_i+0x1dc>
 8012e24:	6822      	ldr	r2, [r4, #0]
 8012e26:	f012 0210 	ands.w	r2, r2, #16
 8012e2a:	d113      	bne.n	8012e54 <_scanf_i+0x1b0>
 8012e2c:	702a      	strb	r2, [r5, #0]
 8012e2e:	6863      	ldr	r3, [r4, #4]
 8012e30:	9e01      	ldr	r6, [sp, #4]
 8012e32:	4639      	mov	r1, r7
 8012e34:	4650      	mov	r0, sl
 8012e36:	47b0      	blx	r6
 8012e38:	6821      	ldr	r1, [r4, #0]
 8012e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8012e3e:	f011 0f20 	tst.w	r1, #32
 8012e42:	d013      	beq.n	8012e6c <_scanf_i+0x1c8>
 8012e44:	1d1a      	adds	r2, r3, #4
 8012e46:	f8c8 2000 	str.w	r2, [r8]
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	6018      	str	r0, [r3, #0]
 8012e4e:	68e3      	ldr	r3, [r4, #12]
 8012e50:	3301      	adds	r3, #1
 8012e52:	60e3      	str	r3, [r4, #12]
 8012e54:	1bed      	subs	r5, r5, r7
 8012e56:	44ab      	add	fp, r5
 8012e58:	6925      	ldr	r5, [r4, #16]
 8012e5a:	445d      	add	r5, fp
 8012e5c:	6125      	str	r5, [r4, #16]
 8012e5e:	2000      	movs	r0, #0
 8012e60:	b007      	add	sp, #28
 8012e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e66:	f04f 0b00 	mov.w	fp, #0
 8012e6a:	e7ca      	b.n	8012e02 <_scanf_i+0x15e>
 8012e6c:	1d1a      	adds	r2, r3, #4
 8012e6e:	f8c8 2000 	str.w	r2, [r8]
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	f011 0f01 	tst.w	r1, #1
 8012e78:	bf14      	ite	ne
 8012e7a:	8018      	strhne	r0, [r3, #0]
 8012e7c:	6018      	streq	r0, [r3, #0]
 8012e7e:	e7e6      	b.n	8012e4e <_scanf_i+0x1aa>
 8012e80:	2001      	movs	r0, #1
 8012e82:	e7ed      	b.n	8012e60 <_scanf_i+0x1bc>
 8012e84:	08013e48 	.word	0x08013e48
 8012e88:	0801303d 	.word	0x0801303d
 8012e8c:	080105a5 	.word	0x080105a5
 8012e90:	08014286 	.word	0x08014286

08012e94 <_read_r>:
 8012e94:	b538      	push	{r3, r4, r5, lr}
 8012e96:	4d07      	ldr	r5, [pc, #28]	; (8012eb4 <_read_r+0x20>)
 8012e98:	4604      	mov	r4, r0
 8012e9a:	4608      	mov	r0, r1
 8012e9c:	4611      	mov	r1, r2
 8012e9e:	2200      	movs	r2, #0
 8012ea0:	602a      	str	r2, [r5, #0]
 8012ea2:	461a      	mov	r2, r3
 8012ea4:	f7ef f9b8 	bl	8002218 <_read>
 8012ea8:	1c43      	adds	r3, r0, #1
 8012eaa:	d102      	bne.n	8012eb2 <_read_r+0x1e>
 8012eac:	682b      	ldr	r3, [r5, #0]
 8012eae:	b103      	cbz	r3, 8012eb2 <_read_r+0x1e>
 8012eb0:	6023      	str	r3, [r4, #0]
 8012eb2:	bd38      	pop	{r3, r4, r5, pc}
 8012eb4:	20000770 	.word	0x20000770

08012eb8 <nan>:
 8012eb8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012ec0 <nan+0x8>
 8012ebc:	4770      	bx	lr
 8012ebe:	bf00      	nop
 8012ec0:	00000000 	.word	0x00000000
 8012ec4:	7ff80000 	.word	0x7ff80000

08012ec8 <_sbrk_r>:
 8012ec8:	b538      	push	{r3, r4, r5, lr}
 8012eca:	4d06      	ldr	r5, [pc, #24]	; (8012ee4 <_sbrk_r+0x1c>)
 8012ecc:	2300      	movs	r3, #0
 8012ece:	4604      	mov	r4, r0
 8012ed0:	4608      	mov	r0, r1
 8012ed2:	602b      	str	r3, [r5, #0]
 8012ed4:	f7ef fa0e 	bl	80022f4 <_sbrk>
 8012ed8:	1c43      	adds	r3, r0, #1
 8012eda:	d102      	bne.n	8012ee2 <_sbrk_r+0x1a>
 8012edc:	682b      	ldr	r3, [r5, #0]
 8012ede:	b103      	cbz	r3, 8012ee2 <_sbrk_r+0x1a>
 8012ee0:	6023      	str	r3, [r4, #0]
 8012ee2:	bd38      	pop	{r3, r4, r5, pc}
 8012ee4:	20000770 	.word	0x20000770

08012ee8 <__sccl>:
 8012ee8:	b570      	push	{r4, r5, r6, lr}
 8012eea:	780b      	ldrb	r3, [r1, #0]
 8012eec:	4604      	mov	r4, r0
 8012eee:	2b5e      	cmp	r3, #94	; 0x5e
 8012ef0:	bf0b      	itete	eq
 8012ef2:	784b      	ldrbeq	r3, [r1, #1]
 8012ef4:	1c48      	addne	r0, r1, #1
 8012ef6:	1c88      	addeq	r0, r1, #2
 8012ef8:	2200      	movne	r2, #0
 8012efa:	bf08      	it	eq
 8012efc:	2201      	moveq	r2, #1
 8012efe:	1e61      	subs	r1, r4, #1
 8012f00:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8012f04:	f801 2f01 	strb.w	r2, [r1, #1]!
 8012f08:	42a9      	cmp	r1, r5
 8012f0a:	d1fb      	bne.n	8012f04 <__sccl+0x1c>
 8012f0c:	b90b      	cbnz	r3, 8012f12 <__sccl+0x2a>
 8012f0e:	3801      	subs	r0, #1
 8012f10:	bd70      	pop	{r4, r5, r6, pc}
 8012f12:	f082 0201 	eor.w	r2, r2, #1
 8012f16:	54e2      	strb	r2, [r4, r3]
 8012f18:	4605      	mov	r5, r0
 8012f1a:	4628      	mov	r0, r5
 8012f1c:	f810 1b01 	ldrb.w	r1, [r0], #1
 8012f20:	292d      	cmp	r1, #45	; 0x2d
 8012f22:	d006      	beq.n	8012f32 <__sccl+0x4a>
 8012f24:	295d      	cmp	r1, #93	; 0x5d
 8012f26:	d0f3      	beq.n	8012f10 <__sccl+0x28>
 8012f28:	b909      	cbnz	r1, 8012f2e <__sccl+0x46>
 8012f2a:	4628      	mov	r0, r5
 8012f2c:	e7f0      	b.n	8012f10 <__sccl+0x28>
 8012f2e:	460b      	mov	r3, r1
 8012f30:	e7f1      	b.n	8012f16 <__sccl+0x2e>
 8012f32:	786e      	ldrb	r6, [r5, #1]
 8012f34:	2e5d      	cmp	r6, #93	; 0x5d
 8012f36:	d0fa      	beq.n	8012f2e <__sccl+0x46>
 8012f38:	42b3      	cmp	r3, r6
 8012f3a:	dcf8      	bgt.n	8012f2e <__sccl+0x46>
 8012f3c:	3502      	adds	r5, #2
 8012f3e:	4619      	mov	r1, r3
 8012f40:	3101      	adds	r1, #1
 8012f42:	428e      	cmp	r6, r1
 8012f44:	5462      	strb	r2, [r4, r1]
 8012f46:	dcfb      	bgt.n	8012f40 <__sccl+0x58>
 8012f48:	1af1      	subs	r1, r6, r3
 8012f4a:	3901      	subs	r1, #1
 8012f4c:	1c58      	adds	r0, r3, #1
 8012f4e:	42b3      	cmp	r3, r6
 8012f50:	bfa8      	it	ge
 8012f52:	2100      	movge	r1, #0
 8012f54:	1843      	adds	r3, r0, r1
 8012f56:	e7e0      	b.n	8012f1a <__sccl+0x32>

08012f58 <_strtoul_l.constprop.0>:
 8012f58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012f5c:	4f36      	ldr	r7, [pc, #216]	; (8013038 <_strtoul_l.constprop.0+0xe0>)
 8012f5e:	4686      	mov	lr, r0
 8012f60:	460d      	mov	r5, r1
 8012f62:	4628      	mov	r0, r5
 8012f64:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012f68:	5de6      	ldrb	r6, [r4, r7]
 8012f6a:	f016 0608 	ands.w	r6, r6, #8
 8012f6e:	d1f8      	bne.n	8012f62 <_strtoul_l.constprop.0+0xa>
 8012f70:	2c2d      	cmp	r4, #45	; 0x2d
 8012f72:	d12f      	bne.n	8012fd4 <_strtoul_l.constprop.0+0x7c>
 8012f74:	782c      	ldrb	r4, [r5, #0]
 8012f76:	2601      	movs	r6, #1
 8012f78:	1c85      	adds	r5, r0, #2
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d057      	beq.n	801302e <_strtoul_l.constprop.0+0xd6>
 8012f7e:	2b10      	cmp	r3, #16
 8012f80:	d109      	bne.n	8012f96 <_strtoul_l.constprop.0+0x3e>
 8012f82:	2c30      	cmp	r4, #48	; 0x30
 8012f84:	d107      	bne.n	8012f96 <_strtoul_l.constprop.0+0x3e>
 8012f86:	7828      	ldrb	r0, [r5, #0]
 8012f88:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8012f8c:	2858      	cmp	r0, #88	; 0x58
 8012f8e:	d149      	bne.n	8013024 <_strtoul_l.constprop.0+0xcc>
 8012f90:	786c      	ldrb	r4, [r5, #1]
 8012f92:	2310      	movs	r3, #16
 8012f94:	3502      	adds	r5, #2
 8012f96:	f04f 38ff 	mov.w	r8, #4294967295
 8012f9a:	2700      	movs	r7, #0
 8012f9c:	fbb8 f8f3 	udiv	r8, r8, r3
 8012fa0:	fb03 f908 	mul.w	r9, r3, r8
 8012fa4:	ea6f 0909 	mvn.w	r9, r9
 8012fa8:	4638      	mov	r0, r7
 8012faa:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8012fae:	f1bc 0f09 	cmp.w	ip, #9
 8012fb2:	d814      	bhi.n	8012fde <_strtoul_l.constprop.0+0x86>
 8012fb4:	4664      	mov	r4, ip
 8012fb6:	42a3      	cmp	r3, r4
 8012fb8:	dd22      	ble.n	8013000 <_strtoul_l.constprop.0+0xa8>
 8012fba:	2f00      	cmp	r7, #0
 8012fbc:	db1d      	blt.n	8012ffa <_strtoul_l.constprop.0+0xa2>
 8012fbe:	4580      	cmp	r8, r0
 8012fc0:	d31b      	bcc.n	8012ffa <_strtoul_l.constprop.0+0xa2>
 8012fc2:	d101      	bne.n	8012fc8 <_strtoul_l.constprop.0+0x70>
 8012fc4:	45a1      	cmp	r9, r4
 8012fc6:	db18      	blt.n	8012ffa <_strtoul_l.constprop.0+0xa2>
 8012fc8:	fb00 4003 	mla	r0, r0, r3, r4
 8012fcc:	2701      	movs	r7, #1
 8012fce:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012fd2:	e7ea      	b.n	8012faa <_strtoul_l.constprop.0+0x52>
 8012fd4:	2c2b      	cmp	r4, #43	; 0x2b
 8012fd6:	bf04      	itt	eq
 8012fd8:	782c      	ldrbeq	r4, [r5, #0]
 8012fda:	1c85      	addeq	r5, r0, #2
 8012fdc:	e7cd      	b.n	8012f7a <_strtoul_l.constprop.0+0x22>
 8012fde:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8012fe2:	f1bc 0f19 	cmp.w	ip, #25
 8012fe6:	d801      	bhi.n	8012fec <_strtoul_l.constprop.0+0x94>
 8012fe8:	3c37      	subs	r4, #55	; 0x37
 8012fea:	e7e4      	b.n	8012fb6 <_strtoul_l.constprop.0+0x5e>
 8012fec:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8012ff0:	f1bc 0f19 	cmp.w	ip, #25
 8012ff4:	d804      	bhi.n	8013000 <_strtoul_l.constprop.0+0xa8>
 8012ff6:	3c57      	subs	r4, #87	; 0x57
 8012ff8:	e7dd      	b.n	8012fb6 <_strtoul_l.constprop.0+0x5e>
 8012ffa:	f04f 37ff 	mov.w	r7, #4294967295
 8012ffe:	e7e6      	b.n	8012fce <_strtoul_l.constprop.0+0x76>
 8013000:	2f00      	cmp	r7, #0
 8013002:	da07      	bge.n	8013014 <_strtoul_l.constprop.0+0xbc>
 8013004:	2322      	movs	r3, #34	; 0x22
 8013006:	f8ce 3000 	str.w	r3, [lr]
 801300a:	f04f 30ff 	mov.w	r0, #4294967295
 801300e:	b932      	cbnz	r2, 801301e <_strtoul_l.constprop.0+0xc6>
 8013010:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013014:	b106      	cbz	r6, 8013018 <_strtoul_l.constprop.0+0xc0>
 8013016:	4240      	negs	r0, r0
 8013018:	2a00      	cmp	r2, #0
 801301a:	d0f9      	beq.n	8013010 <_strtoul_l.constprop.0+0xb8>
 801301c:	b107      	cbz	r7, 8013020 <_strtoul_l.constprop.0+0xc8>
 801301e:	1e69      	subs	r1, r5, #1
 8013020:	6011      	str	r1, [r2, #0]
 8013022:	e7f5      	b.n	8013010 <_strtoul_l.constprop.0+0xb8>
 8013024:	2430      	movs	r4, #48	; 0x30
 8013026:	2b00      	cmp	r3, #0
 8013028:	d1b5      	bne.n	8012f96 <_strtoul_l.constprop.0+0x3e>
 801302a:	2308      	movs	r3, #8
 801302c:	e7b3      	b.n	8012f96 <_strtoul_l.constprop.0+0x3e>
 801302e:	2c30      	cmp	r4, #48	; 0x30
 8013030:	d0a9      	beq.n	8012f86 <_strtoul_l.constprop.0+0x2e>
 8013032:	230a      	movs	r3, #10
 8013034:	e7af      	b.n	8012f96 <_strtoul_l.constprop.0+0x3e>
 8013036:	bf00      	nop
 8013038:	08013ef9 	.word	0x08013ef9

0801303c <_strtoul_r>:
 801303c:	f7ff bf8c 	b.w	8012f58 <_strtoul_l.constprop.0>

08013040 <__submore>:
 8013040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013044:	460c      	mov	r4, r1
 8013046:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013048:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801304c:	4299      	cmp	r1, r3
 801304e:	d11d      	bne.n	801308c <__submore+0x4c>
 8013050:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013054:	f7ff fa2a 	bl	80124ac <_malloc_r>
 8013058:	b918      	cbnz	r0, 8013062 <__submore+0x22>
 801305a:	f04f 30ff 	mov.w	r0, #4294967295
 801305e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013066:	63a3      	str	r3, [r4, #56]	; 0x38
 8013068:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801306c:	6360      	str	r0, [r4, #52]	; 0x34
 801306e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8013072:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8013076:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801307a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801307e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8013082:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8013086:	6020      	str	r0, [r4, #0]
 8013088:	2000      	movs	r0, #0
 801308a:	e7e8      	b.n	801305e <__submore+0x1e>
 801308c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801308e:	0077      	lsls	r7, r6, #1
 8013090:	463a      	mov	r2, r7
 8013092:	f000 fa2d 	bl	80134f0 <_realloc_r>
 8013096:	4605      	mov	r5, r0
 8013098:	2800      	cmp	r0, #0
 801309a:	d0de      	beq.n	801305a <__submore+0x1a>
 801309c:	eb00 0806 	add.w	r8, r0, r6
 80130a0:	4601      	mov	r1, r0
 80130a2:	4632      	mov	r2, r6
 80130a4:	4640      	mov	r0, r8
 80130a6:	f7fb fc8f 	bl	800e9c8 <memcpy>
 80130aa:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80130ae:	f8c4 8000 	str.w	r8, [r4]
 80130b2:	e7e9      	b.n	8013088 <__submore+0x48>

080130b4 <__ascii_wctomb>:
 80130b4:	b149      	cbz	r1, 80130ca <__ascii_wctomb+0x16>
 80130b6:	2aff      	cmp	r2, #255	; 0xff
 80130b8:	bf85      	ittet	hi
 80130ba:	238a      	movhi	r3, #138	; 0x8a
 80130bc:	6003      	strhi	r3, [r0, #0]
 80130be:	700a      	strbls	r2, [r1, #0]
 80130c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80130c4:	bf98      	it	ls
 80130c6:	2001      	movls	r0, #1
 80130c8:	4770      	bx	lr
 80130ca:	4608      	mov	r0, r1
 80130cc:	4770      	bx	lr
	...

080130d0 <__assert_func>:
 80130d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80130d2:	4614      	mov	r4, r2
 80130d4:	461a      	mov	r2, r3
 80130d6:	4b09      	ldr	r3, [pc, #36]	; (80130fc <__assert_func+0x2c>)
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	4605      	mov	r5, r0
 80130dc:	68d8      	ldr	r0, [r3, #12]
 80130de:	b14c      	cbz	r4, 80130f4 <__assert_func+0x24>
 80130e0:	4b07      	ldr	r3, [pc, #28]	; (8013100 <__assert_func+0x30>)
 80130e2:	9100      	str	r1, [sp, #0]
 80130e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80130e8:	4906      	ldr	r1, [pc, #24]	; (8013104 <__assert_func+0x34>)
 80130ea:	462b      	mov	r3, r5
 80130ec:	f000 f9a6 	bl	801343c <fiprintf>
 80130f0:	f000 fc46 	bl	8013980 <abort>
 80130f4:	4b04      	ldr	r3, [pc, #16]	; (8013108 <__assert_func+0x38>)
 80130f6:	461c      	mov	r4, r3
 80130f8:	e7f3      	b.n	80130e2 <__assert_func+0x12>
 80130fa:	bf00      	nop
 80130fc:	200002c8 	.word	0x200002c8
 8013100:	08014288 	.word	0x08014288
 8013104:	08014295 	.word	0x08014295
 8013108:	080142c3 	.word	0x080142c3

0801310c <__sflush_r>:
 801310c:	898a      	ldrh	r2, [r1, #12]
 801310e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013112:	4605      	mov	r5, r0
 8013114:	0710      	lsls	r0, r2, #28
 8013116:	460c      	mov	r4, r1
 8013118:	d458      	bmi.n	80131cc <__sflush_r+0xc0>
 801311a:	684b      	ldr	r3, [r1, #4]
 801311c:	2b00      	cmp	r3, #0
 801311e:	dc05      	bgt.n	801312c <__sflush_r+0x20>
 8013120:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013122:	2b00      	cmp	r3, #0
 8013124:	dc02      	bgt.n	801312c <__sflush_r+0x20>
 8013126:	2000      	movs	r0, #0
 8013128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801312c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801312e:	2e00      	cmp	r6, #0
 8013130:	d0f9      	beq.n	8013126 <__sflush_r+0x1a>
 8013132:	2300      	movs	r3, #0
 8013134:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013138:	682f      	ldr	r7, [r5, #0]
 801313a:	602b      	str	r3, [r5, #0]
 801313c:	d032      	beq.n	80131a4 <__sflush_r+0x98>
 801313e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013140:	89a3      	ldrh	r3, [r4, #12]
 8013142:	075a      	lsls	r2, r3, #29
 8013144:	d505      	bpl.n	8013152 <__sflush_r+0x46>
 8013146:	6863      	ldr	r3, [r4, #4]
 8013148:	1ac0      	subs	r0, r0, r3
 801314a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801314c:	b10b      	cbz	r3, 8013152 <__sflush_r+0x46>
 801314e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013150:	1ac0      	subs	r0, r0, r3
 8013152:	2300      	movs	r3, #0
 8013154:	4602      	mov	r2, r0
 8013156:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013158:	6a21      	ldr	r1, [r4, #32]
 801315a:	4628      	mov	r0, r5
 801315c:	47b0      	blx	r6
 801315e:	1c43      	adds	r3, r0, #1
 8013160:	89a3      	ldrh	r3, [r4, #12]
 8013162:	d106      	bne.n	8013172 <__sflush_r+0x66>
 8013164:	6829      	ldr	r1, [r5, #0]
 8013166:	291d      	cmp	r1, #29
 8013168:	d82c      	bhi.n	80131c4 <__sflush_r+0xb8>
 801316a:	4a2a      	ldr	r2, [pc, #168]	; (8013214 <__sflush_r+0x108>)
 801316c:	40ca      	lsrs	r2, r1
 801316e:	07d6      	lsls	r6, r2, #31
 8013170:	d528      	bpl.n	80131c4 <__sflush_r+0xb8>
 8013172:	2200      	movs	r2, #0
 8013174:	6062      	str	r2, [r4, #4]
 8013176:	04d9      	lsls	r1, r3, #19
 8013178:	6922      	ldr	r2, [r4, #16]
 801317a:	6022      	str	r2, [r4, #0]
 801317c:	d504      	bpl.n	8013188 <__sflush_r+0x7c>
 801317e:	1c42      	adds	r2, r0, #1
 8013180:	d101      	bne.n	8013186 <__sflush_r+0x7a>
 8013182:	682b      	ldr	r3, [r5, #0]
 8013184:	b903      	cbnz	r3, 8013188 <__sflush_r+0x7c>
 8013186:	6560      	str	r0, [r4, #84]	; 0x54
 8013188:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801318a:	602f      	str	r7, [r5, #0]
 801318c:	2900      	cmp	r1, #0
 801318e:	d0ca      	beq.n	8013126 <__sflush_r+0x1a>
 8013190:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013194:	4299      	cmp	r1, r3
 8013196:	d002      	beq.n	801319e <__sflush_r+0x92>
 8013198:	4628      	mov	r0, r5
 801319a:	f7ff f91b 	bl	80123d4 <_free_r>
 801319e:	2000      	movs	r0, #0
 80131a0:	6360      	str	r0, [r4, #52]	; 0x34
 80131a2:	e7c1      	b.n	8013128 <__sflush_r+0x1c>
 80131a4:	6a21      	ldr	r1, [r4, #32]
 80131a6:	2301      	movs	r3, #1
 80131a8:	4628      	mov	r0, r5
 80131aa:	47b0      	blx	r6
 80131ac:	1c41      	adds	r1, r0, #1
 80131ae:	d1c7      	bne.n	8013140 <__sflush_r+0x34>
 80131b0:	682b      	ldr	r3, [r5, #0]
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	d0c4      	beq.n	8013140 <__sflush_r+0x34>
 80131b6:	2b1d      	cmp	r3, #29
 80131b8:	d001      	beq.n	80131be <__sflush_r+0xb2>
 80131ba:	2b16      	cmp	r3, #22
 80131bc:	d101      	bne.n	80131c2 <__sflush_r+0xb6>
 80131be:	602f      	str	r7, [r5, #0]
 80131c0:	e7b1      	b.n	8013126 <__sflush_r+0x1a>
 80131c2:	89a3      	ldrh	r3, [r4, #12]
 80131c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80131c8:	81a3      	strh	r3, [r4, #12]
 80131ca:	e7ad      	b.n	8013128 <__sflush_r+0x1c>
 80131cc:	690f      	ldr	r7, [r1, #16]
 80131ce:	2f00      	cmp	r7, #0
 80131d0:	d0a9      	beq.n	8013126 <__sflush_r+0x1a>
 80131d2:	0793      	lsls	r3, r2, #30
 80131d4:	680e      	ldr	r6, [r1, #0]
 80131d6:	bf08      	it	eq
 80131d8:	694b      	ldreq	r3, [r1, #20]
 80131da:	600f      	str	r7, [r1, #0]
 80131dc:	bf18      	it	ne
 80131de:	2300      	movne	r3, #0
 80131e0:	eba6 0807 	sub.w	r8, r6, r7
 80131e4:	608b      	str	r3, [r1, #8]
 80131e6:	f1b8 0f00 	cmp.w	r8, #0
 80131ea:	dd9c      	ble.n	8013126 <__sflush_r+0x1a>
 80131ec:	6a21      	ldr	r1, [r4, #32]
 80131ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80131f0:	4643      	mov	r3, r8
 80131f2:	463a      	mov	r2, r7
 80131f4:	4628      	mov	r0, r5
 80131f6:	47b0      	blx	r6
 80131f8:	2800      	cmp	r0, #0
 80131fa:	dc06      	bgt.n	801320a <__sflush_r+0xfe>
 80131fc:	89a3      	ldrh	r3, [r4, #12]
 80131fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013202:	81a3      	strh	r3, [r4, #12]
 8013204:	f04f 30ff 	mov.w	r0, #4294967295
 8013208:	e78e      	b.n	8013128 <__sflush_r+0x1c>
 801320a:	4407      	add	r7, r0
 801320c:	eba8 0800 	sub.w	r8, r8, r0
 8013210:	e7e9      	b.n	80131e6 <__sflush_r+0xda>
 8013212:	bf00      	nop
 8013214:	20400001 	.word	0x20400001

08013218 <_fflush_r>:
 8013218:	b538      	push	{r3, r4, r5, lr}
 801321a:	690b      	ldr	r3, [r1, #16]
 801321c:	4605      	mov	r5, r0
 801321e:	460c      	mov	r4, r1
 8013220:	b913      	cbnz	r3, 8013228 <_fflush_r+0x10>
 8013222:	2500      	movs	r5, #0
 8013224:	4628      	mov	r0, r5
 8013226:	bd38      	pop	{r3, r4, r5, pc}
 8013228:	b118      	cbz	r0, 8013232 <_fflush_r+0x1a>
 801322a:	6983      	ldr	r3, [r0, #24]
 801322c:	b90b      	cbnz	r3, 8013232 <_fflush_r+0x1a>
 801322e:	f000 f887 	bl	8013340 <__sinit>
 8013232:	4b14      	ldr	r3, [pc, #80]	; (8013284 <_fflush_r+0x6c>)
 8013234:	429c      	cmp	r4, r3
 8013236:	d11b      	bne.n	8013270 <_fflush_r+0x58>
 8013238:	686c      	ldr	r4, [r5, #4]
 801323a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801323e:	2b00      	cmp	r3, #0
 8013240:	d0ef      	beq.n	8013222 <_fflush_r+0xa>
 8013242:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013244:	07d0      	lsls	r0, r2, #31
 8013246:	d404      	bmi.n	8013252 <_fflush_r+0x3a>
 8013248:	0599      	lsls	r1, r3, #22
 801324a:	d402      	bmi.n	8013252 <_fflush_r+0x3a>
 801324c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801324e:	f000 f927 	bl	80134a0 <__retarget_lock_acquire_recursive>
 8013252:	4628      	mov	r0, r5
 8013254:	4621      	mov	r1, r4
 8013256:	f7ff ff59 	bl	801310c <__sflush_r>
 801325a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801325c:	07da      	lsls	r2, r3, #31
 801325e:	4605      	mov	r5, r0
 8013260:	d4e0      	bmi.n	8013224 <_fflush_r+0xc>
 8013262:	89a3      	ldrh	r3, [r4, #12]
 8013264:	059b      	lsls	r3, r3, #22
 8013266:	d4dd      	bmi.n	8013224 <_fflush_r+0xc>
 8013268:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801326a:	f000 f91a 	bl	80134a2 <__retarget_lock_release_recursive>
 801326e:	e7d9      	b.n	8013224 <_fflush_r+0xc>
 8013270:	4b05      	ldr	r3, [pc, #20]	; (8013288 <_fflush_r+0x70>)
 8013272:	429c      	cmp	r4, r3
 8013274:	d101      	bne.n	801327a <_fflush_r+0x62>
 8013276:	68ac      	ldr	r4, [r5, #8]
 8013278:	e7df      	b.n	801323a <_fflush_r+0x22>
 801327a:	4b04      	ldr	r3, [pc, #16]	; (801328c <_fflush_r+0x74>)
 801327c:	429c      	cmp	r4, r3
 801327e:	bf08      	it	eq
 8013280:	68ec      	ldreq	r4, [r5, #12]
 8013282:	e7da      	b.n	801323a <_fflush_r+0x22>
 8013284:	080142e4 	.word	0x080142e4
 8013288:	08014304 	.word	0x08014304
 801328c:	080142c4 	.word	0x080142c4

08013290 <std>:
 8013290:	2300      	movs	r3, #0
 8013292:	b510      	push	{r4, lr}
 8013294:	4604      	mov	r4, r0
 8013296:	e9c0 3300 	strd	r3, r3, [r0]
 801329a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801329e:	6083      	str	r3, [r0, #8]
 80132a0:	8181      	strh	r1, [r0, #12]
 80132a2:	6643      	str	r3, [r0, #100]	; 0x64
 80132a4:	81c2      	strh	r2, [r0, #14]
 80132a6:	6183      	str	r3, [r0, #24]
 80132a8:	4619      	mov	r1, r3
 80132aa:	2208      	movs	r2, #8
 80132ac:	305c      	adds	r0, #92	; 0x5c
 80132ae:	f7fb fb99 	bl	800e9e4 <memset>
 80132b2:	4b05      	ldr	r3, [pc, #20]	; (80132c8 <std+0x38>)
 80132b4:	6263      	str	r3, [r4, #36]	; 0x24
 80132b6:	4b05      	ldr	r3, [pc, #20]	; (80132cc <std+0x3c>)
 80132b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80132ba:	4b05      	ldr	r3, [pc, #20]	; (80132d0 <std+0x40>)
 80132bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80132be:	4b05      	ldr	r3, [pc, #20]	; (80132d4 <std+0x44>)
 80132c0:	6224      	str	r4, [r4, #32]
 80132c2:	6323      	str	r3, [r4, #48]	; 0x30
 80132c4:	bd10      	pop	{r4, pc}
 80132c6:	bf00      	nop
 80132c8:	0800f78d 	.word	0x0800f78d
 80132cc:	0800f7b3 	.word	0x0800f7b3
 80132d0:	0800f7eb 	.word	0x0800f7eb
 80132d4:	0800f80f 	.word	0x0800f80f

080132d8 <_cleanup_r>:
 80132d8:	4901      	ldr	r1, [pc, #4]	; (80132e0 <_cleanup_r+0x8>)
 80132da:	f000 b8c1 	b.w	8013460 <_fwalk_reent>
 80132de:	bf00      	nop
 80132e0:	08013219 	.word	0x08013219

080132e4 <__sfmoreglue>:
 80132e4:	b570      	push	{r4, r5, r6, lr}
 80132e6:	2268      	movs	r2, #104	; 0x68
 80132e8:	1e4d      	subs	r5, r1, #1
 80132ea:	4355      	muls	r5, r2
 80132ec:	460e      	mov	r6, r1
 80132ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80132f2:	f7ff f8db 	bl	80124ac <_malloc_r>
 80132f6:	4604      	mov	r4, r0
 80132f8:	b140      	cbz	r0, 801330c <__sfmoreglue+0x28>
 80132fa:	2100      	movs	r1, #0
 80132fc:	e9c0 1600 	strd	r1, r6, [r0]
 8013300:	300c      	adds	r0, #12
 8013302:	60a0      	str	r0, [r4, #8]
 8013304:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013308:	f7fb fb6c 	bl	800e9e4 <memset>
 801330c:	4620      	mov	r0, r4
 801330e:	bd70      	pop	{r4, r5, r6, pc}

08013310 <__sfp_lock_acquire>:
 8013310:	4801      	ldr	r0, [pc, #4]	; (8013318 <__sfp_lock_acquire+0x8>)
 8013312:	f000 b8c5 	b.w	80134a0 <__retarget_lock_acquire_recursive>
 8013316:	bf00      	nop
 8013318:	20000775 	.word	0x20000775

0801331c <__sfp_lock_release>:
 801331c:	4801      	ldr	r0, [pc, #4]	; (8013324 <__sfp_lock_release+0x8>)
 801331e:	f000 b8c0 	b.w	80134a2 <__retarget_lock_release_recursive>
 8013322:	bf00      	nop
 8013324:	20000775 	.word	0x20000775

08013328 <__sinit_lock_acquire>:
 8013328:	4801      	ldr	r0, [pc, #4]	; (8013330 <__sinit_lock_acquire+0x8>)
 801332a:	f000 b8b9 	b.w	80134a0 <__retarget_lock_acquire_recursive>
 801332e:	bf00      	nop
 8013330:	20000776 	.word	0x20000776

08013334 <__sinit_lock_release>:
 8013334:	4801      	ldr	r0, [pc, #4]	; (801333c <__sinit_lock_release+0x8>)
 8013336:	f000 b8b4 	b.w	80134a2 <__retarget_lock_release_recursive>
 801333a:	bf00      	nop
 801333c:	20000776 	.word	0x20000776

08013340 <__sinit>:
 8013340:	b510      	push	{r4, lr}
 8013342:	4604      	mov	r4, r0
 8013344:	f7ff fff0 	bl	8013328 <__sinit_lock_acquire>
 8013348:	69a3      	ldr	r3, [r4, #24]
 801334a:	b11b      	cbz	r3, 8013354 <__sinit+0x14>
 801334c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013350:	f7ff bff0 	b.w	8013334 <__sinit_lock_release>
 8013354:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013358:	6523      	str	r3, [r4, #80]	; 0x50
 801335a:	4b13      	ldr	r3, [pc, #76]	; (80133a8 <__sinit+0x68>)
 801335c:	4a13      	ldr	r2, [pc, #76]	; (80133ac <__sinit+0x6c>)
 801335e:	681b      	ldr	r3, [r3, #0]
 8013360:	62a2      	str	r2, [r4, #40]	; 0x28
 8013362:	42a3      	cmp	r3, r4
 8013364:	bf04      	itt	eq
 8013366:	2301      	moveq	r3, #1
 8013368:	61a3      	streq	r3, [r4, #24]
 801336a:	4620      	mov	r0, r4
 801336c:	f000 f820 	bl	80133b0 <__sfp>
 8013370:	6060      	str	r0, [r4, #4]
 8013372:	4620      	mov	r0, r4
 8013374:	f000 f81c 	bl	80133b0 <__sfp>
 8013378:	60a0      	str	r0, [r4, #8]
 801337a:	4620      	mov	r0, r4
 801337c:	f000 f818 	bl	80133b0 <__sfp>
 8013380:	2200      	movs	r2, #0
 8013382:	60e0      	str	r0, [r4, #12]
 8013384:	2104      	movs	r1, #4
 8013386:	6860      	ldr	r0, [r4, #4]
 8013388:	f7ff ff82 	bl	8013290 <std>
 801338c:	68a0      	ldr	r0, [r4, #8]
 801338e:	2201      	movs	r2, #1
 8013390:	2109      	movs	r1, #9
 8013392:	f7ff ff7d 	bl	8013290 <std>
 8013396:	68e0      	ldr	r0, [r4, #12]
 8013398:	2202      	movs	r2, #2
 801339a:	2112      	movs	r1, #18
 801339c:	f7ff ff78 	bl	8013290 <std>
 80133a0:	2301      	movs	r3, #1
 80133a2:	61a3      	str	r3, [r4, #24]
 80133a4:	e7d2      	b.n	801334c <__sinit+0xc>
 80133a6:	bf00      	nop
 80133a8:	08013e6c 	.word	0x08013e6c
 80133ac:	080132d9 	.word	0x080132d9

080133b0 <__sfp>:
 80133b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133b2:	4607      	mov	r7, r0
 80133b4:	f7ff ffac 	bl	8013310 <__sfp_lock_acquire>
 80133b8:	4b1e      	ldr	r3, [pc, #120]	; (8013434 <__sfp+0x84>)
 80133ba:	681e      	ldr	r6, [r3, #0]
 80133bc:	69b3      	ldr	r3, [r6, #24]
 80133be:	b913      	cbnz	r3, 80133c6 <__sfp+0x16>
 80133c0:	4630      	mov	r0, r6
 80133c2:	f7ff ffbd 	bl	8013340 <__sinit>
 80133c6:	3648      	adds	r6, #72	; 0x48
 80133c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80133cc:	3b01      	subs	r3, #1
 80133ce:	d503      	bpl.n	80133d8 <__sfp+0x28>
 80133d0:	6833      	ldr	r3, [r6, #0]
 80133d2:	b30b      	cbz	r3, 8013418 <__sfp+0x68>
 80133d4:	6836      	ldr	r6, [r6, #0]
 80133d6:	e7f7      	b.n	80133c8 <__sfp+0x18>
 80133d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80133dc:	b9d5      	cbnz	r5, 8013414 <__sfp+0x64>
 80133de:	4b16      	ldr	r3, [pc, #88]	; (8013438 <__sfp+0x88>)
 80133e0:	60e3      	str	r3, [r4, #12]
 80133e2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80133e6:	6665      	str	r5, [r4, #100]	; 0x64
 80133e8:	f000 f859 	bl	801349e <__retarget_lock_init_recursive>
 80133ec:	f7ff ff96 	bl	801331c <__sfp_lock_release>
 80133f0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80133f4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80133f8:	6025      	str	r5, [r4, #0]
 80133fa:	61a5      	str	r5, [r4, #24]
 80133fc:	2208      	movs	r2, #8
 80133fe:	4629      	mov	r1, r5
 8013400:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013404:	f7fb faee 	bl	800e9e4 <memset>
 8013408:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801340c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013410:	4620      	mov	r0, r4
 8013412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013414:	3468      	adds	r4, #104	; 0x68
 8013416:	e7d9      	b.n	80133cc <__sfp+0x1c>
 8013418:	2104      	movs	r1, #4
 801341a:	4638      	mov	r0, r7
 801341c:	f7ff ff62 	bl	80132e4 <__sfmoreglue>
 8013420:	4604      	mov	r4, r0
 8013422:	6030      	str	r0, [r6, #0]
 8013424:	2800      	cmp	r0, #0
 8013426:	d1d5      	bne.n	80133d4 <__sfp+0x24>
 8013428:	f7ff ff78 	bl	801331c <__sfp_lock_release>
 801342c:	230c      	movs	r3, #12
 801342e:	603b      	str	r3, [r7, #0]
 8013430:	e7ee      	b.n	8013410 <__sfp+0x60>
 8013432:	bf00      	nop
 8013434:	08013e6c 	.word	0x08013e6c
 8013438:	ffff0001 	.word	0xffff0001

0801343c <fiprintf>:
 801343c:	b40e      	push	{r1, r2, r3}
 801343e:	b503      	push	{r0, r1, lr}
 8013440:	4601      	mov	r1, r0
 8013442:	ab03      	add	r3, sp, #12
 8013444:	4805      	ldr	r0, [pc, #20]	; (801345c <fiprintf+0x20>)
 8013446:	f853 2b04 	ldr.w	r2, [r3], #4
 801344a:	6800      	ldr	r0, [r0, #0]
 801344c:	9301      	str	r3, [sp, #4]
 801344e:	f000 f8a7 	bl	80135a0 <_vfiprintf_r>
 8013452:	b002      	add	sp, #8
 8013454:	f85d eb04 	ldr.w	lr, [sp], #4
 8013458:	b003      	add	sp, #12
 801345a:	4770      	bx	lr
 801345c:	200002c8 	.word	0x200002c8

08013460 <_fwalk_reent>:
 8013460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013464:	4606      	mov	r6, r0
 8013466:	4688      	mov	r8, r1
 8013468:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801346c:	2700      	movs	r7, #0
 801346e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013472:	f1b9 0901 	subs.w	r9, r9, #1
 8013476:	d505      	bpl.n	8013484 <_fwalk_reent+0x24>
 8013478:	6824      	ldr	r4, [r4, #0]
 801347a:	2c00      	cmp	r4, #0
 801347c:	d1f7      	bne.n	801346e <_fwalk_reent+0xe>
 801347e:	4638      	mov	r0, r7
 8013480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013484:	89ab      	ldrh	r3, [r5, #12]
 8013486:	2b01      	cmp	r3, #1
 8013488:	d907      	bls.n	801349a <_fwalk_reent+0x3a>
 801348a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801348e:	3301      	adds	r3, #1
 8013490:	d003      	beq.n	801349a <_fwalk_reent+0x3a>
 8013492:	4629      	mov	r1, r5
 8013494:	4630      	mov	r0, r6
 8013496:	47c0      	blx	r8
 8013498:	4307      	orrs	r7, r0
 801349a:	3568      	adds	r5, #104	; 0x68
 801349c:	e7e9      	b.n	8013472 <_fwalk_reent+0x12>

0801349e <__retarget_lock_init_recursive>:
 801349e:	4770      	bx	lr

080134a0 <__retarget_lock_acquire_recursive>:
 80134a0:	4770      	bx	lr

080134a2 <__retarget_lock_release_recursive>:
 80134a2:	4770      	bx	lr

080134a4 <memmove>:
 80134a4:	4288      	cmp	r0, r1
 80134a6:	b510      	push	{r4, lr}
 80134a8:	eb01 0402 	add.w	r4, r1, r2
 80134ac:	d902      	bls.n	80134b4 <memmove+0x10>
 80134ae:	4284      	cmp	r4, r0
 80134b0:	4623      	mov	r3, r4
 80134b2:	d807      	bhi.n	80134c4 <memmove+0x20>
 80134b4:	1e43      	subs	r3, r0, #1
 80134b6:	42a1      	cmp	r1, r4
 80134b8:	d008      	beq.n	80134cc <memmove+0x28>
 80134ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80134be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80134c2:	e7f8      	b.n	80134b6 <memmove+0x12>
 80134c4:	4402      	add	r2, r0
 80134c6:	4601      	mov	r1, r0
 80134c8:	428a      	cmp	r2, r1
 80134ca:	d100      	bne.n	80134ce <memmove+0x2a>
 80134cc:	bd10      	pop	{r4, pc}
 80134ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80134d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80134d6:	e7f7      	b.n	80134c8 <memmove+0x24>

080134d8 <__malloc_lock>:
 80134d8:	4801      	ldr	r0, [pc, #4]	; (80134e0 <__malloc_lock+0x8>)
 80134da:	f7ff bfe1 	b.w	80134a0 <__retarget_lock_acquire_recursive>
 80134de:	bf00      	nop
 80134e0:	20000774 	.word	0x20000774

080134e4 <__malloc_unlock>:
 80134e4:	4801      	ldr	r0, [pc, #4]	; (80134ec <__malloc_unlock+0x8>)
 80134e6:	f7ff bfdc 	b.w	80134a2 <__retarget_lock_release_recursive>
 80134ea:	bf00      	nop
 80134ec:	20000774 	.word	0x20000774

080134f0 <_realloc_r>:
 80134f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80134f4:	4680      	mov	r8, r0
 80134f6:	4614      	mov	r4, r2
 80134f8:	460e      	mov	r6, r1
 80134fa:	b921      	cbnz	r1, 8013506 <_realloc_r+0x16>
 80134fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013500:	4611      	mov	r1, r2
 8013502:	f7fe bfd3 	b.w	80124ac <_malloc_r>
 8013506:	b92a      	cbnz	r2, 8013514 <_realloc_r+0x24>
 8013508:	f7fe ff64 	bl	80123d4 <_free_r>
 801350c:	4625      	mov	r5, r4
 801350e:	4628      	mov	r0, r5
 8013510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013514:	f000 faa0 	bl	8013a58 <_malloc_usable_size_r>
 8013518:	4284      	cmp	r4, r0
 801351a:	4607      	mov	r7, r0
 801351c:	d802      	bhi.n	8013524 <_realloc_r+0x34>
 801351e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013522:	d812      	bhi.n	801354a <_realloc_r+0x5a>
 8013524:	4621      	mov	r1, r4
 8013526:	4640      	mov	r0, r8
 8013528:	f7fe ffc0 	bl	80124ac <_malloc_r>
 801352c:	4605      	mov	r5, r0
 801352e:	2800      	cmp	r0, #0
 8013530:	d0ed      	beq.n	801350e <_realloc_r+0x1e>
 8013532:	42bc      	cmp	r4, r7
 8013534:	4622      	mov	r2, r4
 8013536:	4631      	mov	r1, r6
 8013538:	bf28      	it	cs
 801353a:	463a      	movcs	r2, r7
 801353c:	f7fb fa44 	bl	800e9c8 <memcpy>
 8013540:	4631      	mov	r1, r6
 8013542:	4640      	mov	r0, r8
 8013544:	f7fe ff46 	bl	80123d4 <_free_r>
 8013548:	e7e1      	b.n	801350e <_realloc_r+0x1e>
 801354a:	4635      	mov	r5, r6
 801354c:	e7df      	b.n	801350e <_realloc_r+0x1e>

0801354e <__sfputc_r>:
 801354e:	6893      	ldr	r3, [r2, #8]
 8013550:	3b01      	subs	r3, #1
 8013552:	2b00      	cmp	r3, #0
 8013554:	b410      	push	{r4}
 8013556:	6093      	str	r3, [r2, #8]
 8013558:	da08      	bge.n	801356c <__sfputc_r+0x1e>
 801355a:	6994      	ldr	r4, [r2, #24]
 801355c:	42a3      	cmp	r3, r4
 801355e:	db01      	blt.n	8013564 <__sfputc_r+0x16>
 8013560:	290a      	cmp	r1, #10
 8013562:	d103      	bne.n	801356c <__sfputc_r+0x1e>
 8013564:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013568:	f000 b94a 	b.w	8013800 <__swbuf_r>
 801356c:	6813      	ldr	r3, [r2, #0]
 801356e:	1c58      	adds	r0, r3, #1
 8013570:	6010      	str	r0, [r2, #0]
 8013572:	7019      	strb	r1, [r3, #0]
 8013574:	4608      	mov	r0, r1
 8013576:	f85d 4b04 	ldr.w	r4, [sp], #4
 801357a:	4770      	bx	lr

0801357c <__sfputs_r>:
 801357c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801357e:	4606      	mov	r6, r0
 8013580:	460f      	mov	r7, r1
 8013582:	4614      	mov	r4, r2
 8013584:	18d5      	adds	r5, r2, r3
 8013586:	42ac      	cmp	r4, r5
 8013588:	d101      	bne.n	801358e <__sfputs_r+0x12>
 801358a:	2000      	movs	r0, #0
 801358c:	e007      	b.n	801359e <__sfputs_r+0x22>
 801358e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013592:	463a      	mov	r2, r7
 8013594:	4630      	mov	r0, r6
 8013596:	f7ff ffda 	bl	801354e <__sfputc_r>
 801359a:	1c43      	adds	r3, r0, #1
 801359c:	d1f3      	bne.n	8013586 <__sfputs_r+0xa>
 801359e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080135a0 <_vfiprintf_r>:
 80135a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135a4:	460d      	mov	r5, r1
 80135a6:	b09d      	sub	sp, #116	; 0x74
 80135a8:	4614      	mov	r4, r2
 80135aa:	4698      	mov	r8, r3
 80135ac:	4606      	mov	r6, r0
 80135ae:	b118      	cbz	r0, 80135b8 <_vfiprintf_r+0x18>
 80135b0:	6983      	ldr	r3, [r0, #24]
 80135b2:	b90b      	cbnz	r3, 80135b8 <_vfiprintf_r+0x18>
 80135b4:	f7ff fec4 	bl	8013340 <__sinit>
 80135b8:	4b89      	ldr	r3, [pc, #548]	; (80137e0 <_vfiprintf_r+0x240>)
 80135ba:	429d      	cmp	r5, r3
 80135bc:	d11b      	bne.n	80135f6 <_vfiprintf_r+0x56>
 80135be:	6875      	ldr	r5, [r6, #4]
 80135c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80135c2:	07d9      	lsls	r1, r3, #31
 80135c4:	d405      	bmi.n	80135d2 <_vfiprintf_r+0x32>
 80135c6:	89ab      	ldrh	r3, [r5, #12]
 80135c8:	059a      	lsls	r2, r3, #22
 80135ca:	d402      	bmi.n	80135d2 <_vfiprintf_r+0x32>
 80135cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80135ce:	f7ff ff67 	bl	80134a0 <__retarget_lock_acquire_recursive>
 80135d2:	89ab      	ldrh	r3, [r5, #12]
 80135d4:	071b      	lsls	r3, r3, #28
 80135d6:	d501      	bpl.n	80135dc <_vfiprintf_r+0x3c>
 80135d8:	692b      	ldr	r3, [r5, #16]
 80135da:	b9eb      	cbnz	r3, 8013618 <_vfiprintf_r+0x78>
 80135dc:	4629      	mov	r1, r5
 80135de:	4630      	mov	r0, r6
 80135e0:	f000 f960 	bl	80138a4 <__swsetup_r>
 80135e4:	b1c0      	cbz	r0, 8013618 <_vfiprintf_r+0x78>
 80135e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80135e8:	07dc      	lsls	r4, r3, #31
 80135ea:	d50e      	bpl.n	801360a <_vfiprintf_r+0x6a>
 80135ec:	f04f 30ff 	mov.w	r0, #4294967295
 80135f0:	b01d      	add	sp, #116	; 0x74
 80135f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135f6:	4b7b      	ldr	r3, [pc, #492]	; (80137e4 <_vfiprintf_r+0x244>)
 80135f8:	429d      	cmp	r5, r3
 80135fa:	d101      	bne.n	8013600 <_vfiprintf_r+0x60>
 80135fc:	68b5      	ldr	r5, [r6, #8]
 80135fe:	e7df      	b.n	80135c0 <_vfiprintf_r+0x20>
 8013600:	4b79      	ldr	r3, [pc, #484]	; (80137e8 <_vfiprintf_r+0x248>)
 8013602:	429d      	cmp	r5, r3
 8013604:	bf08      	it	eq
 8013606:	68f5      	ldreq	r5, [r6, #12]
 8013608:	e7da      	b.n	80135c0 <_vfiprintf_r+0x20>
 801360a:	89ab      	ldrh	r3, [r5, #12]
 801360c:	0598      	lsls	r0, r3, #22
 801360e:	d4ed      	bmi.n	80135ec <_vfiprintf_r+0x4c>
 8013610:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013612:	f7ff ff46 	bl	80134a2 <__retarget_lock_release_recursive>
 8013616:	e7e9      	b.n	80135ec <_vfiprintf_r+0x4c>
 8013618:	2300      	movs	r3, #0
 801361a:	9309      	str	r3, [sp, #36]	; 0x24
 801361c:	2320      	movs	r3, #32
 801361e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013622:	f8cd 800c 	str.w	r8, [sp, #12]
 8013626:	2330      	movs	r3, #48	; 0x30
 8013628:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80137ec <_vfiprintf_r+0x24c>
 801362c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013630:	f04f 0901 	mov.w	r9, #1
 8013634:	4623      	mov	r3, r4
 8013636:	469a      	mov	sl, r3
 8013638:	f813 2b01 	ldrb.w	r2, [r3], #1
 801363c:	b10a      	cbz	r2, 8013642 <_vfiprintf_r+0xa2>
 801363e:	2a25      	cmp	r2, #37	; 0x25
 8013640:	d1f9      	bne.n	8013636 <_vfiprintf_r+0x96>
 8013642:	ebba 0b04 	subs.w	fp, sl, r4
 8013646:	d00b      	beq.n	8013660 <_vfiprintf_r+0xc0>
 8013648:	465b      	mov	r3, fp
 801364a:	4622      	mov	r2, r4
 801364c:	4629      	mov	r1, r5
 801364e:	4630      	mov	r0, r6
 8013650:	f7ff ff94 	bl	801357c <__sfputs_r>
 8013654:	3001      	adds	r0, #1
 8013656:	f000 80aa 	beq.w	80137ae <_vfiprintf_r+0x20e>
 801365a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801365c:	445a      	add	r2, fp
 801365e:	9209      	str	r2, [sp, #36]	; 0x24
 8013660:	f89a 3000 	ldrb.w	r3, [sl]
 8013664:	2b00      	cmp	r3, #0
 8013666:	f000 80a2 	beq.w	80137ae <_vfiprintf_r+0x20e>
 801366a:	2300      	movs	r3, #0
 801366c:	f04f 32ff 	mov.w	r2, #4294967295
 8013670:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013674:	f10a 0a01 	add.w	sl, sl, #1
 8013678:	9304      	str	r3, [sp, #16]
 801367a:	9307      	str	r3, [sp, #28]
 801367c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013680:	931a      	str	r3, [sp, #104]	; 0x68
 8013682:	4654      	mov	r4, sl
 8013684:	2205      	movs	r2, #5
 8013686:	f814 1b01 	ldrb.w	r1, [r4], #1
 801368a:	4858      	ldr	r0, [pc, #352]	; (80137ec <_vfiprintf_r+0x24c>)
 801368c:	f7ec fdc8 	bl	8000220 <memchr>
 8013690:	9a04      	ldr	r2, [sp, #16]
 8013692:	b9d8      	cbnz	r0, 80136cc <_vfiprintf_r+0x12c>
 8013694:	06d1      	lsls	r1, r2, #27
 8013696:	bf44      	itt	mi
 8013698:	2320      	movmi	r3, #32
 801369a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801369e:	0713      	lsls	r3, r2, #28
 80136a0:	bf44      	itt	mi
 80136a2:	232b      	movmi	r3, #43	; 0x2b
 80136a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80136a8:	f89a 3000 	ldrb.w	r3, [sl]
 80136ac:	2b2a      	cmp	r3, #42	; 0x2a
 80136ae:	d015      	beq.n	80136dc <_vfiprintf_r+0x13c>
 80136b0:	9a07      	ldr	r2, [sp, #28]
 80136b2:	4654      	mov	r4, sl
 80136b4:	2000      	movs	r0, #0
 80136b6:	f04f 0c0a 	mov.w	ip, #10
 80136ba:	4621      	mov	r1, r4
 80136bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80136c0:	3b30      	subs	r3, #48	; 0x30
 80136c2:	2b09      	cmp	r3, #9
 80136c4:	d94e      	bls.n	8013764 <_vfiprintf_r+0x1c4>
 80136c6:	b1b0      	cbz	r0, 80136f6 <_vfiprintf_r+0x156>
 80136c8:	9207      	str	r2, [sp, #28]
 80136ca:	e014      	b.n	80136f6 <_vfiprintf_r+0x156>
 80136cc:	eba0 0308 	sub.w	r3, r0, r8
 80136d0:	fa09 f303 	lsl.w	r3, r9, r3
 80136d4:	4313      	orrs	r3, r2
 80136d6:	9304      	str	r3, [sp, #16]
 80136d8:	46a2      	mov	sl, r4
 80136da:	e7d2      	b.n	8013682 <_vfiprintf_r+0xe2>
 80136dc:	9b03      	ldr	r3, [sp, #12]
 80136de:	1d19      	adds	r1, r3, #4
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	9103      	str	r1, [sp, #12]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	bfbb      	ittet	lt
 80136e8:	425b      	neglt	r3, r3
 80136ea:	f042 0202 	orrlt.w	r2, r2, #2
 80136ee:	9307      	strge	r3, [sp, #28]
 80136f0:	9307      	strlt	r3, [sp, #28]
 80136f2:	bfb8      	it	lt
 80136f4:	9204      	strlt	r2, [sp, #16]
 80136f6:	7823      	ldrb	r3, [r4, #0]
 80136f8:	2b2e      	cmp	r3, #46	; 0x2e
 80136fa:	d10c      	bne.n	8013716 <_vfiprintf_r+0x176>
 80136fc:	7863      	ldrb	r3, [r4, #1]
 80136fe:	2b2a      	cmp	r3, #42	; 0x2a
 8013700:	d135      	bne.n	801376e <_vfiprintf_r+0x1ce>
 8013702:	9b03      	ldr	r3, [sp, #12]
 8013704:	1d1a      	adds	r2, r3, #4
 8013706:	681b      	ldr	r3, [r3, #0]
 8013708:	9203      	str	r2, [sp, #12]
 801370a:	2b00      	cmp	r3, #0
 801370c:	bfb8      	it	lt
 801370e:	f04f 33ff 	movlt.w	r3, #4294967295
 8013712:	3402      	adds	r4, #2
 8013714:	9305      	str	r3, [sp, #20]
 8013716:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80137fc <_vfiprintf_r+0x25c>
 801371a:	7821      	ldrb	r1, [r4, #0]
 801371c:	2203      	movs	r2, #3
 801371e:	4650      	mov	r0, sl
 8013720:	f7ec fd7e 	bl	8000220 <memchr>
 8013724:	b140      	cbz	r0, 8013738 <_vfiprintf_r+0x198>
 8013726:	2340      	movs	r3, #64	; 0x40
 8013728:	eba0 000a 	sub.w	r0, r0, sl
 801372c:	fa03 f000 	lsl.w	r0, r3, r0
 8013730:	9b04      	ldr	r3, [sp, #16]
 8013732:	4303      	orrs	r3, r0
 8013734:	3401      	adds	r4, #1
 8013736:	9304      	str	r3, [sp, #16]
 8013738:	f814 1b01 	ldrb.w	r1, [r4], #1
 801373c:	482c      	ldr	r0, [pc, #176]	; (80137f0 <_vfiprintf_r+0x250>)
 801373e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013742:	2206      	movs	r2, #6
 8013744:	f7ec fd6c 	bl	8000220 <memchr>
 8013748:	2800      	cmp	r0, #0
 801374a:	d03f      	beq.n	80137cc <_vfiprintf_r+0x22c>
 801374c:	4b29      	ldr	r3, [pc, #164]	; (80137f4 <_vfiprintf_r+0x254>)
 801374e:	bb1b      	cbnz	r3, 8013798 <_vfiprintf_r+0x1f8>
 8013750:	9b03      	ldr	r3, [sp, #12]
 8013752:	3307      	adds	r3, #7
 8013754:	f023 0307 	bic.w	r3, r3, #7
 8013758:	3308      	adds	r3, #8
 801375a:	9303      	str	r3, [sp, #12]
 801375c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801375e:	443b      	add	r3, r7
 8013760:	9309      	str	r3, [sp, #36]	; 0x24
 8013762:	e767      	b.n	8013634 <_vfiprintf_r+0x94>
 8013764:	fb0c 3202 	mla	r2, ip, r2, r3
 8013768:	460c      	mov	r4, r1
 801376a:	2001      	movs	r0, #1
 801376c:	e7a5      	b.n	80136ba <_vfiprintf_r+0x11a>
 801376e:	2300      	movs	r3, #0
 8013770:	3401      	adds	r4, #1
 8013772:	9305      	str	r3, [sp, #20]
 8013774:	4619      	mov	r1, r3
 8013776:	f04f 0c0a 	mov.w	ip, #10
 801377a:	4620      	mov	r0, r4
 801377c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013780:	3a30      	subs	r2, #48	; 0x30
 8013782:	2a09      	cmp	r2, #9
 8013784:	d903      	bls.n	801378e <_vfiprintf_r+0x1ee>
 8013786:	2b00      	cmp	r3, #0
 8013788:	d0c5      	beq.n	8013716 <_vfiprintf_r+0x176>
 801378a:	9105      	str	r1, [sp, #20]
 801378c:	e7c3      	b.n	8013716 <_vfiprintf_r+0x176>
 801378e:	fb0c 2101 	mla	r1, ip, r1, r2
 8013792:	4604      	mov	r4, r0
 8013794:	2301      	movs	r3, #1
 8013796:	e7f0      	b.n	801377a <_vfiprintf_r+0x1da>
 8013798:	ab03      	add	r3, sp, #12
 801379a:	9300      	str	r3, [sp, #0]
 801379c:	462a      	mov	r2, r5
 801379e:	4b16      	ldr	r3, [pc, #88]	; (80137f8 <_vfiprintf_r+0x258>)
 80137a0:	a904      	add	r1, sp, #16
 80137a2:	4630      	mov	r0, r6
 80137a4:	f7fb f9c6 	bl	800eb34 <_printf_float>
 80137a8:	4607      	mov	r7, r0
 80137aa:	1c78      	adds	r0, r7, #1
 80137ac:	d1d6      	bne.n	801375c <_vfiprintf_r+0x1bc>
 80137ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80137b0:	07d9      	lsls	r1, r3, #31
 80137b2:	d405      	bmi.n	80137c0 <_vfiprintf_r+0x220>
 80137b4:	89ab      	ldrh	r3, [r5, #12]
 80137b6:	059a      	lsls	r2, r3, #22
 80137b8:	d402      	bmi.n	80137c0 <_vfiprintf_r+0x220>
 80137ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80137bc:	f7ff fe71 	bl	80134a2 <__retarget_lock_release_recursive>
 80137c0:	89ab      	ldrh	r3, [r5, #12]
 80137c2:	065b      	lsls	r3, r3, #25
 80137c4:	f53f af12 	bmi.w	80135ec <_vfiprintf_r+0x4c>
 80137c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80137ca:	e711      	b.n	80135f0 <_vfiprintf_r+0x50>
 80137cc:	ab03      	add	r3, sp, #12
 80137ce:	9300      	str	r3, [sp, #0]
 80137d0:	462a      	mov	r2, r5
 80137d2:	4b09      	ldr	r3, [pc, #36]	; (80137f8 <_vfiprintf_r+0x258>)
 80137d4:	a904      	add	r1, sp, #16
 80137d6:	4630      	mov	r0, r6
 80137d8:	f7fb fc50 	bl	800f07c <_printf_i>
 80137dc:	e7e4      	b.n	80137a8 <_vfiprintf_r+0x208>
 80137de:	bf00      	nop
 80137e0:	080142e4 	.word	0x080142e4
 80137e4:	08014304 	.word	0x08014304
 80137e8:	080142c4 	.word	0x080142c4
 80137ec:	0801425c 	.word	0x0801425c
 80137f0:	08014266 	.word	0x08014266
 80137f4:	0800eb35 	.word	0x0800eb35
 80137f8:	0801357d 	.word	0x0801357d
 80137fc:	08014262 	.word	0x08014262

08013800 <__swbuf_r>:
 8013800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013802:	460e      	mov	r6, r1
 8013804:	4614      	mov	r4, r2
 8013806:	4605      	mov	r5, r0
 8013808:	b118      	cbz	r0, 8013812 <__swbuf_r+0x12>
 801380a:	6983      	ldr	r3, [r0, #24]
 801380c:	b90b      	cbnz	r3, 8013812 <__swbuf_r+0x12>
 801380e:	f7ff fd97 	bl	8013340 <__sinit>
 8013812:	4b21      	ldr	r3, [pc, #132]	; (8013898 <__swbuf_r+0x98>)
 8013814:	429c      	cmp	r4, r3
 8013816:	d12b      	bne.n	8013870 <__swbuf_r+0x70>
 8013818:	686c      	ldr	r4, [r5, #4]
 801381a:	69a3      	ldr	r3, [r4, #24]
 801381c:	60a3      	str	r3, [r4, #8]
 801381e:	89a3      	ldrh	r3, [r4, #12]
 8013820:	071a      	lsls	r2, r3, #28
 8013822:	d52f      	bpl.n	8013884 <__swbuf_r+0x84>
 8013824:	6923      	ldr	r3, [r4, #16]
 8013826:	b36b      	cbz	r3, 8013884 <__swbuf_r+0x84>
 8013828:	6923      	ldr	r3, [r4, #16]
 801382a:	6820      	ldr	r0, [r4, #0]
 801382c:	1ac0      	subs	r0, r0, r3
 801382e:	6963      	ldr	r3, [r4, #20]
 8013830:	b2f6      	uxtb	r6, r6
 8013832:	4283      	cmp	r3, r0
 8013834:	4637      	mov	r7, r6
 8013836:	dc04      	bgt.n	8013842 <__swbuf_r+0x42>
 8013838:	4621      	mov	r1, r4
 801383a:	4628      	mov	r0, r5
 801383c:	f7ff fcec 	bl	8013218 <_fflush_r>
 8013840:	bb30      	cbnz	r0, 8013890 <__swbuf_r+0x90>
 8013842:	68a3      	ldr	r3, [r4, #8]
 8013844:	3b01      	subs	r3, #1
 8013846:	60a3      	str	r3, [r4, #8]
 8013848:	6823      	ldr	r3, [r4, #0]
 801384a:	1c5a      	adds	r2, r3, #1
 801384c:	6022      	str	r2, [r4, #0]
 801384e:	701e      	strb	r6, [r3, #0]
 8013850:	6963      	ldr	r3, [r4, #20]
 8013852:	3001      	adds	r0, #1
 8013854:	4283      	cmp	r3, r0
 8013856:	d004      	beq.n	8013862 <__swbuf_r+0x62>
 8013858:	89a3      	ldrh	r3, [r4, #12]
 801385a:	07db      	lsls	r3, r3, #31
 801385c:	d506      	bpl.n	801386c <__swbuf_r+0x6c>
 801385e:	2e0a      	cmp	r6, #10
 8013860:	d104      	bne.n	801386c <__swbuf_r+0x6c>
 8013862:	4621      	mov	r1, r4
 8013864:	4628      	mov	r0, r5
 8013866:	f7ff fcd7 	bl	8013218 <_fflush_r>
 801386a:	b988      	cbnz	r0, 8013890 <__swbuf_r+0x90>
 801386c:	4638      	mov	r0, r7
 801386e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013870:	4b0a      	ldr	r3, [pc, #40]	; (801389c <__swbuf_r+0x9c>)
 8013872:	429c      	cmp	r4, r3
 8013874:	d101      	bne.n	801387a <__swbuf_r+0x7a>
 8013876:	68ac      	ldr	r4, [r5, #8]
 8013878:	e7cf      	b.n	801381a <__swbuf_r+0x1a>
 801387a:	4b09      	ldr	r3, [pc, #36]	; (80138a0 <__swbuf_r+0xa0>)
 801387c:	429c      	cmp	r4, r3
 801387e:	bf08      	it	eq
 8013880:	68ec      	ldreq	r4, [r5, #12]
 8013882:	e7ca      	b.n	801381a <__swbuf_r+0x1a>
 8013884:	4621      	mov	r1, r4
 8013886:	4628      	mov	r0, r5
 8013888:	f000 f80c 	bl	80138a4 <__swsetup_r>
 801388c:	2800      	cmp	r0, #0
 801388e:	d0cb      	beq.n	8013828 <__swbuf_r+0x28>
 8013890:	f04f 37ff 	mov.w	r7, #4294967295
 8013894:	e7ea      	b.n	801386c <__swbuf_r+0x6c>
 8013896:	bf00      	nop
 8013898:	080142e4 	.word	0x080142e4
 801389c:	08014304 	.word	0x08014304
 80138a0:	080142c4 	.word	0x080142c4

080138a4 <__swsetup_r>:
 80138a4:	4b32      	ldr	r3, [pc, #200]	; (8013970 <__swsetup_r+0xcc>)
 80138a6:	b570      	push	{r4, r5, r6, lr}
 80138a8:	681d      	ldr	r5, [r3, #0]
 80138aa:	4606      	mov	r6, r0
 80138ac:	460c      	mov	r4, r1
 80138ae:	b125      	cbz	r5, 80138ba <__swsetup_r+0x16>
 80138b0:	69ab      	ldr	r3, [r5, #24]
 80138b2:	b913      	cbnz	r3, 80138ba <__swsetup_r+0x16>
 80138b4:	4628      	mov	r0, r5
 80138b6:	f7ff fd43 	bl	8013340 <__sinit>
 80138ba:	4b2e      	ldr	r3, [pc, #184]	; (8013974 <__swsetup_r+0xd0>)
 80138bc:	429c      	cmp	r4, r3
 80138be:	d10f      	bne.n	80138e0 <__swsetup_r+0x3c>
 80138c0:	686c      	ldr	r4, [r5, #4]
 80138c2:	89a3      	ldrh	r3, [r4, #12]
 80138c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80138c8:	0719      	lsls	r1, r3, #28
 80138ca:	d42c      	bmi.n	8013926 <__swsetup_r+0x82>
 80138cc:	06dd      	lsls	r5, r3, #27
 80138ce:	d411      	bmi.n	80138f4 <__swsetup_r+0x50>
 80138d0:	2309      	movs	r3, #9
 80138d2:	6033      	str	r3, [r6, #0]
 80138d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80138d8:	81a3      	strh	r3, [r4, #12]
 80138da:	f04f 30ff 	mov.w	r0, #4294967295
 80138de:	e03e      	b.n	801395e <__swsetup_r+0xba>
 80138e0:	4b25      	ldr	r3, [pc, #148]	; (8013978 <__swsetup_r+0xd4>)
 80138e2:	429c      	cmp	r4, r3
 80138e4:	d101      	bne.n	80138ea <__swsetup_r+0x46>
 80138e6:	68ac      	ldr	r4, [r5, #8]
 80138e8:	e7eb      	b.n	80138c2 <__swsetup_r+0x1e>
 80138ea:	4b24      	ldr	r3, [pc, #144]	; (801397c <__swsetup_r+0xd8>)
 80138ec:	429c      	cmp	r4, r3
 80138ee:	bf08      	it	eq
 80138f0:	68ec      	ldreq	r4, [r5, #12]
 80138f2:	e7e6      	b.n	80138c2 <__swsetup_r+0x1e>
 80138f4:	0758      	lsls	r0, r3, #29
 80138f6:	d512      	bpl.n	801391e <__swsetup_r+0x7a>
 80138f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80138fa:	b141      	cbz	r1, 801390e <__swsetup_r+0x6a>
 80138fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013900:	4299      	cmp	r1, r3
 8013902:	d002      	beq.n	801390a <__swsetup_r+0x66>
 8013904:	4630      	mov	r0, r6
 8013906:	f7fe fd65 	bl	80123d4 <_free_r>
 801390a:	2300      	movs	r3, #0
 801390c:	6363      	str	r3, [r4, #52]	; 0x34
 801390e:	89a3      	ldrh	r3, [r4, #12]
 8013910:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013914:	81a3      	strh	r3, [r4, #12]
 8013916:	2300      	movs	r3, #0
 8013918:	6063      	str	r3, [r4, #4]
 801391a:	6923      	ldr	r3, [r4, #16]
 801391c:	6023      	str	r3, [r4, #0]
 801391e:	89a3      	ldrh	r3, [r4, #12]
 8013920:	f043 0308 	orr.w	r3, r3, #8
 8013924:	81a3      	strh	r3, [r4, #12]
 8013926:	6923      	ldr	r3, [r4, #16]
 8013928:	b94b      	cbnz	r3, 801393e <__swsetup_r+0x9a>
 801392a:	89a3      	ldrh	r3, [r4, #12]
 801392c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013930:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013934:	d003      	beq.n	801393e <__swsetup_r+0x9a>
 8013936:	4621      	mov	r1, r4
 8013938:	4630      	mov	r0, r6
 801393a:	f000 f84d 	bl	80139d8 <__smakebuf_r>
 801393e:	89a0      	ldrh	r0, [r4, #12]
 8013940:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013944:	f010 0301 	ands.w	r3, r0, #1
 8013948:	d00a      	beq.n	8013960 <__swsetup_r+0xbc>
 801394a:	2300      	movs	r3, #0
 801394c:	60a3      	str	r3, [r4, #8]
 801394e:	6963      	ldr	r3, [r4, #20]
 8013950:	425b      	negs	r3, r3
 8013952:	61a3      	str	r3, [r4, #24]
 8013954:	6923      	ldr	r3, [r4, #16]
 8013956:	b943      	cbnz	r3, 801396a <__swsetup_r+0xc6>
 8013958:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801395c:	d1ba      	bne.n	80138d4 <__swsetup_r+0x30>
 801395e:	bd70      	pop	{r4, r5, r6, pc}
 8013960:	0781      	lsls	r1, r0, #30
 8013962:	bf58      	it	pl
 8013964:	6963      	ldrpl	r3, [r4, #20]
 8013966:	60a3      	str	r3, [r4, #8]
 8013968:	e7f4      	b.n	8013954 <__swsetup_r+0xb0>
 801396a:	2000      	movs	r0, #0
 801396c:	e7f7      	b.n	801395e <__swsetup_r+0xba>
 801396e:	bf00      	nop
 8013970:	200002c8 	.word	0x200002c8
 8013974:	080142e4 	.word	0x080142e4
 8013978:	08014304 	.word	0x08014304
 801397c:	080142c4 	.word	0x080142c4

08013980 <abort>:
 8013980:	b508      	push	{r3, lr}
 8013982:	2006      	movs	r0, #6
 8013984:	f000 f898 	bl	8013ab8 <raise>
 8013988:	2001      	movs	r0, #1
 801398a:	f7ee fc3b 	bl	8002204 <_exit>

0801398e <__swhatbuf_r>:
 801398e:	b570      	push	{r4, r5, r6, lr}
 8013990:	460e      	mov	r6, r1
 8013992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013996:	2900      	cmp	r1, #0
 8013998:	b096      	sub	sp, #88	; 0x58
 801399a:	4614      	mov	r4, r2
 801399c:	461d      	mov	r5, r3
 801399e:	da08      	bge.n	80139b2 <__swhatbuf_r+0x24>
 80139a0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80139a4:	2200      	movs	r2, #0
 80139a6:	602a      	str	r2, [r5, #0]
 80139a8:	061a      	lsls	r2, r3, #24
 80139aa:	d410      	bmi.n	80139ce <__swhatbuf_r+0x40>
 80139ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80139b0:	e00e      	b.n	80139d0 <__swhatbuf_r+0x42>
 80139b2:	466a      	mov	r2, sp
 80139b4:	f000 f89c 	bl	8013af0 <_fstat_r>
 80139b8:	2800      	cmp	r0, #0
 80139ba:	dbf1      	blt.n	80139a0 <__swhatbuf_r+0x12>
 80139bc:	9a01      	ldr	r2, [sp, #4]
 80139be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80139c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80139c6:	425a      	negs	r2, r3
 80139c8:	415a      	adcs	r2, r3
 80139ca:	602a      	str	r2, [r5, #0]
 80139cc:	e7ee      	b.n	80139ac <__swhatbuf_r+0x1e>
 80139ce:	2340      	movs	r3, #64	; 0x40
 80139d0:	2000      	movs	r0, #0
 80139d2:	6023      	str	r3, [r4, #0]
 80139d4:	b016      	add	sp, #88	; 0x58
 80139d6:	bd70      	pop	{r4, r5, r6, pc}

080139d8 <__smakebuf_r>:
 80139d8:	898b      	ldrh	r3, [r1, #12]
 80139da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80139dc:	079d      	lsls	r5, r3, #30
 80139de:	4606      	mov	r6, r0
 80139e0:	460c      	mov	r4, r1
 80139e2:	d507      	bpl.n	80139f4 <__smakebuf_r+0x1c>
 80139e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80139e8:	6023      	str	r3, [r4, #0]
 80139ea:	6123      	str	r3, [r4, #16]
 80139ec:	2301      	movs	r3, #1
 80139ee:	6163      	str	r3, [r4, #20]
 80139f0:	b002      	add	sp, #8
 80139f2:	bd70      	pop	{r4, r5, r6, pc}
 80139f4:	ab01      	add	r3, sp, #4
 80139f6:	466a      	mov	r2, sp
 80139f8:	f7ff ffc9 	bl	801398e <__swhatbuf_r>
 80139fc:	9900      	ldr	r1, [sp, #0]
 80139fe:	4605      	mov	r5, r0
 8013a00:	4630      	mov	r0, r6
 8013a02:	f7fe fd53 	bl	80124ac <_malloc_r>
 8013a06:	b948      	cbnz	r0, 8013a1c <__smakebuf_r+0x44>
 8013a08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a0c:	059a      	lsls	r2, r3, #22
 8013a0e:	d4ef      	bmi.n	80139f0 <__smakebuf_r+0x18>
 8013a10:	f023 0303 	bic.w	r3, r3, #3
 8013a14:	f043 0302 	orr.w	r3, r3, #2
 8013a18:	81a3      	strh	r3, [r4, #12]
 8013a1a:	e7e3      	b.n	80139e4 <__smakebuf_r+0xc>
 8013a1c:	4b0d      	ldr	r3, [pc, #52]	; (8013a54 <__smakebuf_r+0x7c>)
 8013a1e:	62b3      	str	r3, [r6, #40]	; 0x28
 8013a20:	89a3      	ldrh	r3, [r4, #12]
 8013a22:	6020      	str	r0, [r4, #0]
 8013a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013a28:	81a3      	strh	r3, [r4, #12]
 8013a2a:	9b00      	ldr	r3, [sp, #0]
 8013a2c:	6163      	str	r3, [r4, #20]
 8013a2e:	9b01      	ldr	r3, [sp, #4]
 8013a30:	6120      	str	r0, [r4, #16]
 8013a32:	b15b      	cbz	r3, 8013a4c <__smakebuf_r+0x74>
 8013a34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013a38:	4630      	mov	r0, r6
 8013a3a:	f000 f86b 	bl	8013b14 <_isatty_r>
 8013a3e:	b128      	cbz	r0, 8013a4c <__smakebuf_r+0x74>
 8013a40:	89a3      	ldrh	r3, [r4, #12]
 8013a42:	f023 0303 	bic.w	r3, r3, #3
 8013a46:	f043 0301 	orr.w	r3, r3, #1
 8013a4a:	81a3      	strh	r3, [r4, #12]
 8013a4c:	89a0      	ldrh	r0, [r4, #12]
 8013a4e:	4305      	orrs	r5, r0
 8013a50:	81a5      	strh	r5, [r4, #12]
 8013a52:	e7cd      	b.n	80139f0 <__smakebuf_r+0x18>
 8013a54:	080132d9 	.word	0x080132d9

08013a58 <_malloc_usable_size_r>:
 8013a58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a5c:	1f18      	subs	r0, r3, #4
 8013a5e:	2b00      	cmp	r3, #0
 8013a60:	bfbc      	itt	lt
 8013a62:	580b      	ldrlt	r3, [r1, r0]
 8013a64:	18c0      	addlt	r0, r0, r3
 8013a66:	4770      	bx	lr

08013a68 <_raise_r>:
 8013a68:	291f      	cmp	r1, #31
 8013a6a:	b538      	push	{r3, r4, r5, lr}
 8013a6c:	4604      	mov	r4, r0
 8013a6e:	460d      	mov	r5, r1
 8013a70:	d904      	bls.n	8013a7c <_raise_r+0x14>
 8013a72:	2316      	movs	r3, #22
 8013a74:	6003      	str	r3, [r0, #0]
 8013a76:	f04f 30ff 	mov.w	r0, #4294967295
 8013a7a:	bd38      	pop	{r3, r4, r5, pc}
 8013a7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013a7e:	b112      	cbz	r2, 8013a86 <_raise_r+0x1e>
 8013a80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013a84:	b94b      	cbnz	r3, 8013a9a <_raise_r+0x32>
 8013a86:	4620      	mov	r0, r4
 8013a88:	f000 f830 	bl	8013aec <_getpid_r>
 8013a8c:	462a      	mov	r2, r5
 8013a8e:	4601      	mov	r1, r0
 8013a90:	4620      	mov	r0, r4
 8013a92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013a96:	f000 b817 	b.w	8013ac8 <_kill_r>
 8013a9a:	2b01      	cmp	r3, #1
 8013a9c:	d00a      	beq.n	8013ab4 <_raise_r+0x4c>
 8013a9e:	1c59      	adds	r1, r3, #1
 8013aa0:	d103      	bne.n	8013aaa <_raise_r+0x42>
 8013aa2:	2316      	movs	r3, #22
 8013aa4:	6003      	str	r3, [r0, #0]
 8013aa6:	2001      	movs	r0, #1
 8013aa8:	e7e7      	b.n	8013a7a <_raise_r+0x12>
 8013aaa:	2400      	movs	r4, #0
 8013aac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013ab0:	4628      	mov	r0, r5
 8013ab2:	4798      	blx	r3
 8013ab4:	2000      	movs	r0, #0
 8013ab6:	e7e0      	b.n	8013a7a <_raise_r+0x12>

08013ab8 <raise>:
 8013ab8:	4b02      	ldr	r3, [pc, #8]	; (8013ac4 <raise+0xc>)
 8013aba:	4601      	mov	r1, r0
 8013abc:	6818      	ldr	r0, [r3, #0]
 8013abe:	f7ff bfd3 	b.w	8013a68 <_raise_r>
 8013ac2:	bf00      	nop
 8013ac4:	200002c8 	.word	0x200002c8

08013ac8 <_kill_r>:
 8013ac8:	b538      	push	{r3, r4, r5, lr}
 8013aca:	4d07      	ldr	r5, [pc, #28]	; (8013ae8 <_kill_r+0x20>)
 8013acc:	2300      	movs	r3, #0
 8013ace:	4604      	mov	r4, r0
 8013ad0:	4608      	mov	r0, r1
 8013ad2:	4611      	mov	r1, r2
 8013ad4:	602b      	str	r3, [r5, #0]
 8013ad6:	f7ee fb85 	bl	80021e4 <_kill>
 8013ada:	1c43      	adds	r3, r0, #1
 8013adc:	d102      	bne.n	8013ae4 <_kill_r+0x1c>
 8013ade:	682b      	ldr	r3, [r5, #0]
 8013ae0:	b103      	cbz	r3, 8013ae4 <_kill_r+0x1c>
 8013ae2:	6023      	str	r3, [r4, #0]
 8013ae4:	bd38      	pop	{r3, r4, r5, pc}
 8013ae6:	bf00      	nop
 8013ae8:	20000770 	.word	0x20000770

08013aec <_getpid_r>:
 8013aec:	f7ee bb72 	b.w	80021d4 <_getpid>

08013af0 <_fstat_r>:
 8013af0:	b538      	push	{r3, r4, r5, lr}
 8013af2:	4d07      	ldr	r5, [pc, #28]	; (8013b10 <_fstat_r+0x20>)
 8013af4:	2300      	movs	r3, #0
 8013af6:	4604      	mov	r4, r0
 8013af8:	4608      	mov	r0, r1
 8013afa:	4611      	mov	r1, r2
 8013afc:	602b      	str	r3, [r5, #0]
 8013afe:	f7ee fbd0 	bl	80022a2 <_fstat>
 8013b02:	1c43      	adds	r3, r0, #1
 8013b04:	d102      	bne.n	8013b0c <_fstat_r+0x1c>
 8013b06:	682b      	ldr	r3, [r5, #0]
 8013b08:	b103      	cbz	r3, 8013b0c <_fstat_r+0x1c>
 8013b0a:	6023      	str	r3, [r4, #0]
 8013b0c:	bd38      	pop	{r3, r4, r5, pc}
 8013b0e:	bf00      	nop
 8013b10:	20000770 	.word	0x20000770

08013b14 <_isatty_r>:
 8013b14:	b538      	push	{r3, r4, r5, lr}
 8013b16:	4d06      	ldr	r5, [pc, #24]	; (8013b30 <_isatty_r+0x1c>)
 8013b18:	2300      	movs	r3, #0
 8013b1a:	4604      	mov	r4, r0
 8013b1c:	4608      	mov	r0, r1
 8013b1e:	602b      	str	r3, [r5, #0]
 8013b20:	f7ee fbcf 	bl	80022c2 <_isatty>
 8013b24:	1c43      	adds	r3, r0, #1
 8013b26:	d102      	bne.n	8013b2e <_isatty_r+0x1a>
 8013b28:	682b      	ldr	r3, [r5, #0]
 8013b2a:	b103      	cbz	r3, 8013b2e <_isatty_r+0x1a>
 8013b2c:	6023      	str	r3, [r4, #0]
 8013b2e:	bd38      	pop	{r3, r4, r5, pc}
 8013b30:	20000770 	.word	0x20000770

08013b34 <_init>:
 8013b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b36:	bf00      	nop
 8013b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013b3a:	bc08      	pop	{r3}
 8013b3c:	469e      	mov	lr, r3
 8013b3e:	4770      	bx	lr

08013b40 <_fini>:
 8013b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013b42:	bf00      	nop
 8013b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013b46:	bc08      	pop	{r3}
 8013b48:	469e      	mov	lr, r3
 8013b4a:	4770      	bx	lr
