#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 31 16:42:31 2022
# Process ID: 284
# Current directory: C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_4_synth_1
# Command line: vivado.exe -log design_1_nnlayer_0_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_nnlayer_0_4.tcl
# Log file: C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_4_synth_1/design_1_nnlayer_0_4.vds
# Journal file: C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_4_synth_1\vivado.jou
# Running On: DESKTOP-IFL7HB3, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17024 MB
#-----------------------------------------------------------
source design_1_nnlayer_0_4.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1333.027 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/HLS_Project'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.cache/ip 
Command: synth_design -top design_1_nnlayer_0_4 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5920
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1333.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_nnlayer_0_4' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_4/synth/design_1_nnlayer_0_4.v:58]
INFO: [Synth 8-6157] synthesizing module 'nnlayer' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer.v:12]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'nnlayer_output_V_RAM_AUTO_1R1W' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_output_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-3876] $readmem data file './nnlayer_output_V_RAM_AUTO_1R1W.dat' is read successfully [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_output_V_RAM_AUTO_1R1W.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_output_V_RAM_AUTO_1R1W' (1#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_output_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_resArray_V_RAM_AUTO_1R1W' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_resArray_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_resArray_V_RAM_AUTO_1R1W' (2#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_resArray_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_77_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_77_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_flow_control_loop_pipe_sequential_init' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_flow_control_loop_pipe_sequential_init' (3#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_77_1' (4#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_77_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1' (5#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_control_s_axi' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_control_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_control_s_axi.v:19566]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_control_s_axi_ram' (6#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_control_s_axi.v:19566]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_control_s_axi.v:8059]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_control_s_axi.v:9778]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_control_s_axi' (7#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mul_24s_26ns_50_1_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_24s_26ns_50_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mul_24s_26ns_50_1_1' (8#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_24s_26ns_50_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_sdiv_18ns_16s_16_22_seq_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_18ns_16s_16_22_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_18ns_16s_16_22_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq' (9#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_18ns_16s_16_22_seq_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_18ns_16s_16_22_seq_1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_sdiv_18ns_16s_16_22_seq_1' (10#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_18ns_16s_16_22_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_sdiv_40ns_33ns_16_44_seq_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_40ns_33ns_16_44_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_40ns_33ns_16_44_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq' (11#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_40ns_33ns_16_44_seq_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_40ns_33ns_16_44_seq_1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_sdiv_40ns_33ns_16_44_seq_1' (12#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_40ns_33ns_16_44_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_sdiv_24ns_17s_24_28_seq_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_24ns_17s_24_28_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_24ns_17s_24_28_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq' (13#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_24ns_17s_24_28_seq_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_24ns_17s_24_28_seq_1.v:172]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_sdiv_24ns_17s_24_28_seq_1' (14#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_24ns_17s_24_28_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mac_muladd_16s_16s_24ns_24_4_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0' (15#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mac_muladd_16s_16s_24ns_24_4_1' (16#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mul_mul_16s_16s_16_4_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_mul_16s_16s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_mul_16s_16s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1' (17#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_mul_16s_16s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mul_mul_16s_16s_16_4_1' (18#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_mul_16s_16s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mul_mul_9ns_16s_24_4_1' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_mul_9ns_16s_24_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2' [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_mul_9ns_16s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2' (19#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_mul_9ns_16s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer_mul_mul_9ns_16s_24_4_1' (20#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mul_mul_9ns_16s_24_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'nnlayer' (21#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_nnlayer_0_4' (22#1) [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_4/synth/design_1_nnlayer_0_4.v:58]
WARNING: [Synth 8-7129] Port rst in module nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module nnlayer_control_s_axi_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module nnlayer_resArray_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module nnlayer_output_V_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.895 ; gain = 138.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1471.895 ; gain = 138.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1471.895 ; gain = 138.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1471.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_4/constraints/nnlayer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_4/constraints/nnlayer_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_4_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_4_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1809.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.928 . Memory (MB): peak = 1836.234 ; gain = 26.805
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_4_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast_reg_115_reg' and it is trimmed from '8' to '7' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_nnlayer_Pipeline_VITIS_LOOP_77_1.v:141]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '18' to '17' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_18ns_16s_16_22_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '40' to '39' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_40ns_33ns_16_44_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln1201_reg_13537_reg' and it is trimmed from '49' to '48' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer.v:6512]
WARNING: [Synth 8-3936] Found unconnected internal register 'idxprom8_i21_reg_11384_reg' and it is trimmed from '16' to '7' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer.v:6469]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   41 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 3     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 9     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               48 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	               39 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 260   
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 131   
	               17 Bit    Registers := 132   
	               16 Bit    Registers := 281   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 421   
+---RAMs : 
	               2K Bit	(64 X 32 bit)          RAMs := 129   
	               2K Bit	(128 X 16 bit)          RAMs := 2     
+---Muxes : 
	 249 Input  248 Bit        Muxes := 1     
	   2 Input  247 Bit        Muxes := 1     
	   5 Input  246 Bit        Muxes := 1     
	   2 Input  245 Bit        Muxes := 1     
	   2 Input  215 Bit        Muxes := 1     
	   2 Input  169 Bit        Muxes := 1     
	   2 Input  168 Bit        Muxes := 1     
	   3 Input  164 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 3     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 775   
	 391 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 393   
	   2 Input    8 Bit        Muxes := 129   
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 129   
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 408   
	 130 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port we0[3] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module nnlayer_control_s_axi_ram__56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module nnlayer_control_s_axi_ram__55 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '24' to '23' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_sdiv_24ns_17s_24_28_seq_1.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '24' bits. [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ipshared/abd6/hdl/verilog/nnlayer_mac_muladd_16s_16s_24ns_24_4_1.v:38]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_24s_26ns_50_1_1_U133/dout, operation Mode is: A2*(B:0x4288).
DSP Report: register mul_24s_26ns_50_1_1_U133/dout is absorbed into DSP mul_24s_26ns_50_1_1_U133/dout.
DSP Report: operator mul_24s_26ns_50_1_1_U133/dout is absorbed into DSP mul_24s_26ns_50_1_1_U133/dout.
DSP Report: operator mul_24s_26ns_50_1_1_U133/dout is absorbed into DSP mul_24s_26ns_50_1_1_U133/dout.
DSP Report: Generating DSP mul_24s_26ns_50_1_1_U133/dout, operation Mode is: (PCIN>>17)+A2*(B:0xb9).
DSP Report: register mul_24s_26ns_50_1_1_U133/dout is absorbed into DSP mul_24s_26ns_50_1_1_U133/dout.
DSP Report: operator mul_24s_26ns_50_1_1_U133/dout is absorbed into DSP mul_24s_26ns_50_1_1_U133/dout.
DSP Report: operator mul_24s_26ns_50_1_1_U133/dout is absorbed into DSP mul_24s_26ns_50_1_1_U133/dout.
DSP Report: Generating DSP mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_9ns_16s_24_4_1_U266/nnlayer_mul_mul_9ns_16s_24_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_16_4_1_U265/nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U137/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U138/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U139/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U140/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U141/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U242/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U243/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U244/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U245/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U246/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U247/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U248/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U249/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U250/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U251/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U252/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U253/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U254/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U255/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U256/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U257/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U258/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U259/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U260/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U261/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U262/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U263/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_24ns_24_4_1_U264/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sdiv_18ns_16s_16_22_seq_1_U134/\dividend0_reg[16] )
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[15]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[14]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[13]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[12]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[11]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[10]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[9]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[8]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[7]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[6]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[5]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[4]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[3]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[2]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[1]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[0]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_18ns_16s_16_22_seq_1_U134/\dividend0_reg[17] )
INFO: [Synth 8-3886] merging instance 'fixed_reg_13548_reg[15]' (FDE) to 'p_Result_s_reg_13554_reg[7]'
INFO: [Synth 8-3886] merging instance 'fixed_reg_13548_reg[8]' (FDE) to 'p_Result_s_reg_13554_reg[0]'
INFO: [Synth 8-3886] merging instance 'fixed_reg_13548_reg[9]' (FDE) to 'p_Result_s_reg_13554_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_Result_s_reg_13554_reg[2]' (FDE) to 'fixed_reg_13548_reg[10]'
INFO: [Synth 8-3886] merging instance 'p_Result_s_reg_13554_reg[3]' (FDE) to 'fixed_reg_13548_reg[11]'
INFO: [Synth 8-3886] merging instance 'p_Result_s_reg_13554_reg[4]' (FDE) to 'fixed_reg_13548_reg[12]'
INFO: [Synth 8-3886] merging instance 'p_Result_s_reg_13554_reg[5]' (FDE) to 'fixed_reg_13548_reg[13]'
INFO: [Synth 8-3886] merging instance 'fixed_reg_13548_reg[14]' (FDE) to 'p_Result_s_reg_13554_reg[6]'
INFO: [Synth 8-3886] merging instance 'x_V_3_reg_13639_reg[0]' (FDE) to 'ret_V_reg_13644_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[7]' (FDE) to 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[6]' (FDE) to 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[5]' (FDE) to 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[4]' (FDE) to 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[3]' (FDE) to 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[2]' (FDE) to 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[1]' (FDE) to 'sdiv_24ns_17s_24_28_seq_1_U136/dividend0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_24ns_17s_24_28_seq_1_U136/\dividend0_reg[0] )
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[23]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[22]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[22]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[21]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[21]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[20]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[20]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[19]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[19]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[18]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[18]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[17]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[16]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[16]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[15]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[14]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[13]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[12]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[11]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[10]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[9]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[8]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[7]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[6]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[5]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[4]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[3]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[2]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[1]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/dividend0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_40ns_33ns_16_44_seq_1_U135/\dividend0_reg[0] )
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[33]' (FD) to 'conv_i_i_i4_reg_13513_reg[32]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[34]' (FD) to 'conv_i_i_i4_reg_13513_reg[32]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[35]' (FD) to 'conv_i_i_i4_reg_13513_reg[32]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[36]' (FD) to 'conv_i_i_i4_reg_13513_reg[32]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[37]' (FD) to 'conv_i_i_i4_reg_13513_reg[32]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[38]' (FD) to 'conv_i_i_i4_reg_13513_reg[32]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[39]' (FD) to 'conv_i_i_i4_reg_13513_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_i_i_i4_reg_13513_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13_15/\sum_V_fu_1932_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_nnlayer_Pipeline_VITIS_LOOP_77_1_fu_5498/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5506/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_nnlayer_Pipeline_VITIS_LOOP_77_1_fu_5498/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[15]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[16]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[17]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[18]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[19]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[20]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[21]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[22]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[23]' (FDE) to 'sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[15]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sdiv_18ns_16s_16_22_seq_1_U134/\nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[16] )
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[10]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/dividend0_reg[17]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[11]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[12]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[13]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[14]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/divisor0_reg[15]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[14]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[17]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[0]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[1]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[2]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[3]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[4]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[5]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[6]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[7]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[8]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[9]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[10]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[11]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[12]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_18ns_16s_16_22_seq_1_U134/\divisor0_reg[15] )
INFO: [Synth 8-3886] merging instance 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/dividend0_reg[13]' (FDE) to 'sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/sign0_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[0]' (FDE) to 'conv_i_i_i4_reg_13513_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[1]' (FDE) to 'conv_i_i_i4_reg_13513_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[2]' (FDE) to 'conv_i_i_i4_reg_13513_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[3]' (FDE) to 'conv_i_i_i4_reg_13513_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[4]' (FDE) to 'conv_i_i_i4_reg_13513_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv_i_i_i4_reg_13513_reg[5]' (FDE) to 'conv_i_i_i4_reg_13513_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_i_i_i4_reg_13513_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_24ns_17s_24_28_seq_1_U136/\nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u/dividend0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_40ns_33ns_16_44_seq_1_U135/\divisor0_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_40ns_33ns_16_44_seq_1_U135/\nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sdiv_18ns_16s_16_22_seq_1_U134/\divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_18ns_16s_16_22_seq_1_U134/\divisor0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_18ns_16s_16_22_seq_1_U134/\nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/sign0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_40ns_33ns_16_44_seq_1_U135/\divisor0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_40ns_33ns_16_44_seq_1_U135/\nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/divisor0_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sdiv_18ns_16s_16_22_seq_1_U134/\nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/divisor0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_i_i_i4_reg_13513_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_40ns_33ns_16_44_seq_1_U135/\divisor0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_40ns_33ns_16_44_seq_1_U135/\nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/divisor0_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:21 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|int_bias        | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_0   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_3   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_4   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_8   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_10  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_13  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_16  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_17  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_20  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_24  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_25  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_27  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_29  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_30  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_31  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_45  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_56  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_63  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_64  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_65  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_66  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_67  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_68  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_69  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_70  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_71  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_72  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_74  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_75  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_76  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_77  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_80  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_86  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_88  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_90  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_93  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_99  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_100 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_101 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_102 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_103 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_104 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_106 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_111 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_112 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_113 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_114 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_117 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_118 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_119 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_122 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_123 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_125 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_126 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_127 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_62  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_61  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_60  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_59  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_58  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_57  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_55  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_54  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_53  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_52  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_51  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_50  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_49  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_48  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_47  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_46  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_44  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_43  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_42  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_41  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_40  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_39  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_38  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_37  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_36  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_35  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_34  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_33  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_32  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_28  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_26  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_23  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_19  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_18  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_15  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_14  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_12  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_11  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_9   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_7   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_6   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_5   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_2   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_1   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_124 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_121 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_120 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_116 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_115 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_110 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_109 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_108 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_107 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_105 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_98  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_97  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_96  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_95  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_94  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_92  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_91  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_89  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_87  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_85  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_84  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_83  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_82  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_81  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_79  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_78  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_73  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_22  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_21  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nnlayer__GC0    | output_V_U/ram_reg   | 128 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|nnlayer__GC0    | resArray_V_U/ram_reg | 128 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                    | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|nnlayer__GC0                                   | A2*(B:0x4288)          | 24     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nnlayer__GC0                                   | (PCIN>>17)+A2*(B:0xb9) | 24     | 9      | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|nnlayer__GC0                                   | (A2*B2)'               | 16     | 10     | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|nnlayer_mul_mul_16s_16s_16_4_1_DSP48_1         | (A2*B2)'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0 | (C+(A''*B2)')'         | 17     | 17     | 24     | -      | 24     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|nnlayer__GC0                                   | (C+(A''*B'')')'        | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|nnlayer__GC0                                   | (C+(A''*B'')')'        | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|nnlayer__GC0                                   | (C+(A''*B'')')'        | 17     | 17     | 24     | -      | 24     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+-----------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:35 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:03:24 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|int_weights_62  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_61  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_60  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_59  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_58  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_57  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_55  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_54  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_53  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_52  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_51  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_50  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_49  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_48  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_47  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_46  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_44  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_43  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_42  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_41  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_40  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_39  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_38  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_37  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_36  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_35  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_34  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_33  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_32  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_28  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_26  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_23  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_19  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_18  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_15  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_14  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_12  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_11  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_9   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_7   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_6   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_5   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_2   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_1   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_bias        | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_0   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_3   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_4   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_8   | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_10  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_13  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_16  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_17  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_20  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_24  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_25  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_27  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_29  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_30  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_31  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_45  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_56  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_63  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_64  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_65  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_66  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_67  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_68  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_69  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_70  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_71  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_72  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_74  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_75  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_76  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_77  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_80  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_86  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_88  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_90  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_93  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_99  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_100 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_101 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_102 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_103 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_104 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_106 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_111 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_112 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_113 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_114 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_117 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_118 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_119 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_122 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_123 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_125 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_126 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_127 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_97  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_91  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_124 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_121 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_120 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_116 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_115 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_110 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_109 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_108 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_107 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_105 | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_98  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_96  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_95  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_94  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_92  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_89  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_87  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_85  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_84  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_83  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_82  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_81  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_79  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_78  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_73  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_22  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|int_weights_21  | mem_reg              | 64 x 32(READ_FIRST)    | W | R | 64 x 32(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|nnlayer__GC0    | output_V_U/ram_reg   | 128 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|nnlayer__GC0    | resArray_V_U/ram_reg | 128 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_62/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_62/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_61/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_61/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_60/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_60/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_59/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_59/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_58/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_58/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_57/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_57/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_55/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_55/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_54/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_54/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_53/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_53/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_52/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_52/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_51/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_51/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_50/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_50/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_49/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_49/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_48/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_48/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_47/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_47/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_46/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_46/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_44/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_44/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_43/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_43/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_42/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_42/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_41/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_41/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_40/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_40/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_39/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_39/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_38/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_38/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_37/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_37/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_36/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_36/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_35/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_35/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_34/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_34/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_33/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_33/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_32/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_32/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_28/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_28/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_26/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_26/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_23/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_23/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_19/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_19/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_18/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_18/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_15/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_15/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_14/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_14/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_12/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_12/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_11/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_11/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_9/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_9/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_6/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_5/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_2/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_13_2/int_weights_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_13_0/output_V_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_bias/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_bias/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_weights_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_weights_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_weights_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_weights_3/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_weights_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_weights_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_weights_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_weights_8/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/control_s_axi_Ui_1/control_s_axi_U/int_weights_10/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:03:49 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:04:01 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:04:01 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:59 ; elapsed = 00:04:05 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:04:05 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:01 ; elapsed = 00:04:07 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:01 ; elapsed = 00:04:07 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nnlayer     | sdiv_18ns_16s_16_22_seq_1_U134/nnlayer_sdiv_18ns_16s_16_22_seq_1_divseq_u/r_stage_reg[18]   | 18     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|nnlayer     | sdiv_40ns_33ns_16_44_seq_1_U135/nnlayer_sdiv_40ns_33ns_16_44_seq_1_divseq_u/r_stage_reg[40] | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|nnlayer     | sdiv_24ns_17s_24_28_seq_1_U136/nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u/r_stage_reg[24]   | 24     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+---------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   109|
|2     |DSP48E1  |   132|
|7     |LUT1     |   120|
|8     |LUT2     |   286|
|9     |LUT3     |  7594|
|10    |LUT4     |   209|
|11    |LUT5     |   748|
|12    |LUT6     |  5733|
|13    |MUXF7    |   351|
|14    |MUXF8    |   125|
|15    |RAMB18E1 |     2|
|17    |RAMB36E1 |   129|
|18    |SRL16E   |     1|
|19    |SRLC32E  |     3|
|20    |FDRE     |  5760|
|21    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:01 ; elapsed = 00:04:07 . Memory (MB): peak = 1836.234 ; gain = 503.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 305 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:03:50 . Memory (MB): peak = 1836.234 ; gain = 138.867
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:04:09 . Memory (MB): peak = 1836.234 ; gain = 503.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.680 . Memory (MB): peak = 1836.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 848 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1836.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 164fd935
INFO: [Common 17-83] Releasing license: Synthesis
312 Infos, 206 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:04:22 . Memory (MB): peak = 1836.234 ; gain = 503.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_4_synth_1/design_1_nnlayer_0_4.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.234 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_nnlayer_0_4, cache-ID = 9092726cf1d8b9f8
INFO: [Coretcl 2-1174] Renamed 404 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/design_1_nnlayer_0_4_synth_1/design_1_nnlayer_0_4.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1836.234 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_nnlayer_0_4_utilization_synth.rpt -pb design_1_nnlayer_0_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 16:47:37 2022...
