Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Sources/Main FPGA/calc_rsin_15_165_30.v" in library work
Compiling verilog file "../Sources/Main FPGA/triangle.v" in library work
Module <calc_rsin_15_165_30> compiled
Compiling verilog file "../Sources/Main FPGA/polar_to_cartesian.v" in library work
Module <triangle> compiled
Compiling verilog file "../Sources/Main FPGA/grid.v" in library work
Module <polar_to_cartesian> compiled
Compiling verilog file "../Sources/Main FPGA/blob.v" in library work
Module <grid> compiled
Compiling verilog file "../Sources/Main FPGA/alpha_blend.v" in library work
Module <blob> compiled
Compiling verilog file "../Sources/Shared/debounce.v" in library work
Module <alpha_blend> compiled
Compiling verilog file "../Sources/Main FPGA/xvga.v" in library work
Module <debounce> compiled
Compiling verilog file "../Sources/Main FPGA/vga_writer.v" in library work
Module <xvga> compiled
Compiling verilog file "../Sources/Main FPGA/edge_detect.v" in library work
Module <vga_writer> compiled
Compiling verilog file "../Sources/Main FPGA/display_8hex_labkit.v" in library work
Module <edge_detect> compiled
Compiling verilog file "../Sources/Main FPGA/labkit_mainFPGA.v" in library work
Module <display_16hex_labkit> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DELAY = "00000000000001000001111010110000"

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <edge_detect> in library <work>.

Analyzing hierarchy for module <vga_writer> in library <work> with parameters.
	ALPHA_M = "00000000000000000000000000000010"
	ALPHA_N = "00000000000000000000000000000100"
	ALPHA_N_LOG_2 = "00000000000000000000000000000010"
	BLANK_COLOR = "000000000000000000000000"
	GRID_BOTTOM_BORDER = "00000000000000000000000100000000"
	GRID_COLOR = "111111111111111111111111"
	GRID_HEIGHT = "00000000000000000000000100000000"
	GRID_LEFT_BORDER = "11111111111111111111111100000000"
	GRID_LINE_WIDTH = "00000000000000000000000000000001"
	GRID_RIGHT_BORDER = "00000000000000000000000100000000"
	GRID_TOP_BORDER = "00000000000000000000001000000000"
	GRID_WIDTH = "00000000000000000000001000000000"
	ROVER_COLOR = "111111110000000000000000"
	ROVER_HEIGHT = "00000000000000000000000000010000"
	ROVER_ORIENTED_COLOR = "000000000000000011111111"
	ROVER_WIDTH = "00000000000000000000000000010000"
	TARGET_COLOR = "000000001111111100000000"
	TARGET_HEIGHT = "00000000000000000000000000010000"
	TARGET_WIDTH = "00000000000000000000000000010000"
	TOTAL_HEIGHT = "00000000000000000000001100000000"
	TOTAL_WIDTH = "00000000000000000000010000000000"

Analyzing hierarchy for module <display_16hex_labkit> in library <work>.

Analyzing hierarchy for module <polar_to_cartesian> in library <work> with parameters.
	NEG = "1"
	POS = "0"

Analyzing hierarchy for module <grid> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	BORDER_WIDTH = "00000000000000000000000000000011"
	BOTTOM_BORDER = "00000000000000000000000100000000"
	GRID_COLOR = "111111111111111111111111"
	LEFT_BORDER = "11111111111111111111111100000000"
	LINE_WIDTH = "00000000000000000000000000000001"
	RADIAL_ROUNDING_FACTOR = "00000000000000000000000000000011"
	RIGHT_BORDER = "00000000000000000000000100000000"
	ROUNDING_FACTOR = "00000000000000000000000001000000"
	ROUNDING_FACTOR_2 = "00000000000000000000000010000000"
	ROUNDING_FACTOR_4 = "00000000000000000000000100000000"
	R_1 = "00000000000000000000010000000000"
	R_2 = "00000000000000000001000000000000"
	R_3 = "00000000000000000010010000000000"
	R_4 = "00000000000000000100000000000000"
	R_5 = "00000000000000000110010000000000"
	R_6 = "00000000000000001001000000000000"
	R_7 = "00000000000000001100010000000000"
	TOP_BORDER = "00000000000000000000001000000000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "000000001111111100000000"
	HEIGHT = "00000000000000000000000000010000"
	HEIGHT_D2 = "00000000000000000000000000001000"
	WIDTH = "00000000000000000000000000010000"
	WIDTH_D2 = "00000000000000000000000000001000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "111111110000000000000000"
	HEIGHT = "00000000000000000000000000010000"
	HEIGHT_D2 = "00000000000000000000000000001000"
	WIDTH = "00000000000000000000000000010000"
	WIDTH_D2 = "00000000000000000000000000001000"

Analyzing hierarchy for module <triangle> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "000000000000000011111111"
	D180 = "00000000000000000000000000001100"
	D360 = "00000000000000000000000000011000"
	HEIGHT = "00000000000000000000000000010000"
	HEIGHT_D2 = "00000000000000000000000000001000"
	INDICATOR_COLOR = "111111110000000000000000"
	ROUNDING_FACTOR = "00000000000000000000000000000000"
	ROUNDING_FACTOR_2 = "00000000000000000000000000000000"
	WIDTH = "00000000000000000000000000010000"
	WIDTH_D2 = "00000000000000000000000000001000"

Analyzing hierarchy for module <alpha_blend> in library <work> with parameters.
	ALPHA_M = "00000000000000000000000000000010"
	ALPHA_N = "00000000000000000000000000000100"
	ALPHA_N_LOG_2 = "00000000000000000000000000000010"

Analyzing hierarchy for module <calc_rsin_15_165_30> in library <work>.

WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <labkit>.
Analyzing module <debounce> in library <work>.
	DELAY = 32'sb00000000000001000001111010110000
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <edge_detect> in library <work>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <vga_writer> in library <work>.
	ALPHA_M = 32'sb00000000000000000000000000000010
	ALPHA_N = 32'sb00000000000000000000000000000100
	ALPHA_N_LOG_2 = 32'sb00000000000000000000000000000010
	BLANK_COLOR = 24'b000000000000000000000000
	GRID_BOTTOM_BORDER = 32'sb00000000000000000000000100000000
	GRID_COLOR = 24'b111111111111111111111111
	GRID_HEIGHT = 32'sb00000000000000000000000100000000
	GRID_LEFT_BORDER = 32'sb11111111111111111111111100000000
	GRID_LINE_WIDTH = 32'sb00000000000000000000000000000001
	GRID_RIGHT_BORDER = 32'sb00000000000000000000000100000000
	GRID_TOP_BORDER = 32'sb00000000000000000000001000000000
	GRID_WIDTH = 32'sb00000000000000000000001000000000
	ROVER_COLOR = 24'b111111110000000000000000
	ROVER_HEIGHT = 32'sb00000000000000000000000000010000
	ROVER_ORIENTED_COLOR = 24'b000000000000000011111111
	ROVER_WIDTH = 32'sb00000000000000000000000000010000
	TARGET_COLOR = 24'b000000001111111100000000
	TARGET_HEIGHT = 32'sb00000000000000000000000000010000
	TARGET_WIDTH = 32'sb00000000000000000000000000010000
	TOTAL_HEIGHT = 32'sb00000000000000000000001100000000
	TOTAL_WIDTH = 32'sb00000000000000000000010000000000
Module <vga_writer> is correct for synthesis.
 
Analyzing module <polar_to_cartesian> in library <work>.
	NEG = 1'b1
	POS = 1'b0
Module <polar_to_cartesian> is correct for synthesis.
 
Analyzing module <calc_rsin_15_165_30> in library <work>.
Module <calc_rsin_15_165_30> is correct for synthesis.
 
Analyzing module <grid> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	BORDER_WIDTH = 32'sb00000000000000000000000000000011
	BOTTOM_BORDER = 32'sb00000000000000000000000100000000
	GRID_COLOR = 24'b111111111111111111111111
	LEFT_BORDER = 32'sb11111111111111111111111100000000
	LINE_WIDTH = 32'sb00000000000000000000000000000001
	RADIAL_ROUNDING_FACTOR = 32'sb00000000000000000000000000000011
	RIGHT_BORDER = 32'sb00000000000000000000000100000000
	ROUNDING_FACTOR = 32'sb00000000000000000000000001000000
	ROUNDING_FACTOR_2 = 32'sb00000000000000000000000010000000
	ROUNDING_FACTOR_4 = 32'sb00000000000000000000000100000000
	R_1 = 32'sb00000000000000000000010000000000
	R_2 = 32'sb00000000000000000001000000000000
	R_3 = 32'sb00000000000000000010010000000000
	R_4 = 32'sb00000000000000000100000000000000
	R_5 = 32'sb00000000000000000110010000000000
	R_6 = 32'sb00000000000000001001000000000000
	R_7 = 32'sb00000000000000001100010000000000
	TOP_BORDER = 32'sb00000000000000000000001000000000
Module <grid> is correct for synthesis.
 
Analyzing module <blob.1> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b000000001111111100000000
	HEIGHT = 32'sb00000000000000000000000000010000
	HEIGHT_D2 = 32'sb00000000000000000000000000001000
	WIDTH = 32'sb00000000000000000000000000010000
	WIDTH_D2 = 32'sb00000000000000000000000000001000
Module <blob.1> is correct for synthesis.
 
Analyzing module <blob.2> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b111111110000000000000000
	HEIGHT = 32'sb00000000000000000000000000010000
	HEIGHT_D2 = 32'sb00000000000000000000000000001000
	WIDTH = 32'sb00000000000000000000000000010000
	WIDTH_D2 = 32'sb00000000000000000000000000001000
Module <blob.2> is correct for synthesis.
 
Analyzing module <triangle> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b000000000000000011111111
	D180 = 32'sb00000000000000000000000000001100
	D360 = 32'sb00000000000000000000000000011000
	HEIGHT = 32'sb00000000000000000000000000010000
	HEIGHT_D2 = 32'sb00000000000000000000000000001000
	INDICATOR_COLOR = 24'b111111110000000000000000
	ROUNDING_FACTOR = 32'sb00000000000000000000000000000000
	ROUNDING_FACTOR_2 = 32'sb00000000000000000000000000000000
	WIDTH = 32'sb00000000000000000000000000010000
	WIDTH_D2 = 32'sb00000000000000000000000000001000
Module <triangle> is correct for synthesis.
 
Analyzing module <alpha_blend> in library <work>.
	ALPHA_M = 32'sb00000000000000000000000000000010
	ALPHA_N = 32'sb00000000000000000000000000000100
	ALPHA_N_LOG_2 = 32'sb00000000000000000000000000000010
Module <alpha_blend> is correct for synthesis.
 
Analyzing module <display_16hex_labkit> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex_labkit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <debounce>.
    Related source file is "../Sources/Shared/debounce.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 19.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "../Sources/Main FPGA/xvga.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is "../Sources/Main FPGA/edge_detect.v".
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <prev_in>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edge_detect> synthesized.


Synthesizing Unit <display_16hex_labkit>.
    Related source file is "../Sources/Main FPGA/display_8hex_labkit.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 166.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 95.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex_labkit> synthesized.


Synthesizing Unit <grid>.
    Related source file is "../Sources/Main FPGA/grid.v".
    Found 24-bit register for signal <pixel>.
    Found 1-bit register for signal <on_15_neg>.
    Found 32-bit adder for signal <on_15_neg$add0000> created at line 92.
    Found 33-bit adder for signal <on_15_neg$add0001> created at line 92.
    Found 34-bit comparator greatequal for signal <on_15_neg$cmp_ge0000> created at line 92.
    Found 33-bit comparator lessequal for signal <on_15_neg$cmp_le0000> created at line 92.
    Found 33-bit subtractor for signal <on_15_neg$sub0000> created at line 92.
    Found 1-bit register for signal <on_15_pos>.
    Found 33-bit adder for signal <on_15_pos$add0000> created at line 90.
    Found 34-bit comparator greatequal for signal <on_15_pos$cmp_ge0000> created at line 90.
    Found 33-bit comparator lessequal for signal <on_15_pos$cmp_le0000> created at line 90.
    Found 33-bit subtractor for signal <on_15_pos$sub0000> created at line 90.
    Found 33-bit subtractor for signal <on_15_pos$sub0001> created at line 90.
    Found 1-bit register for signal <on_45_neg>.
    Found 32-bit adder for signal <on_45_neg$add0000> created at line 96.
    Found 33-bit adder for signal <on_45_neg$add0001> created at line 96.
    Found 34-bit comparator greatequal for signal <on_45_neg$cmp_ge0000> created at line 96.
    Found 33-bit comparator lessequal for signal <on_45_neg$cmp_le0000> created at line 96.
    Found 33-bit subtractor for signal <on_45_neg$sub0000> created at line 96.
    Found 1-bit register for signal <on_45_pos>.
    Found 33-bit adder for signal <on_45_pos$add0000> created at line 94.
    Found 34-bit comparator greatequal for signal <on_45_pos$cmp_ge0000> created at line 94.
    Found 33-bit comparator lessequal for signal <on_45_pos$cmp_le0000> created at line 94.
    Found 33-bit subtractor for signal <on_45_pos$sub0000> created at line 94.
    Found 33-bit subtractor for signal <on_45_pos$sub0001> created at line 94.
    Found 1-bit register for signal <on_75_neg>.
    Found 32-bit adder for signal <on_75_neg$add0000> created at line 100.
    Found 33-bit adder for signal <on_75_neg$add0001> created at line 100.
    Found 34-bit comparator greatequal for signal <on_75_neg$cmp_ge0000> created at line 100.
    Found 33-bit comparator lessequal for signal <on_75_neg$cmp_le0000> created at line 100.
    Found 33-bit subtractor for signal <on_75_neg$sub0000> created at line 100.
    Found 1-bit register for signal <on_75_pos>.
    Found 33-bit adder for signal <on_75_pos$add0000> created at line 98.
    Found 34-bit comparator greatequal for signal <on_75_pos$cmp_ge0000> created at line 98.
    Found 33-bit comparator lessequal for signal <on_75_pos$cmp_le0000> created at line 98.
    Found 33-bit subtractor for signal <on_75_pos$sub0000> created at line 98.
    Found 33-bit subtractor for signal <on_75_pos$sub0001> created at line 98.
    Found 1-bit register for signal <on_arc>.
    Found 34-bit adder for signal <on_arc$add0000> created at line 102.
    Found 34-bit adder for signal <on_arc$add0001> created at line 102.
    Found 34-bit adder for signal <on_arc$add0002> created at line 102.
    Found 34-bit adder for signal <on_arc$add0003> created at line 102.
    Found 34-bit adder for signal <on_arc$add0004> created at line 102.
    Found 34-bit adder for signal <on_arc$add0005> created at line 102.
    Found 34-bit adder for signal <on_arc$add0006> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0000> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0001> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0002> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0003> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0004> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0005> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0006> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0000> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0001> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0002> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0003> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0004> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0005> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0006> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0001> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0003> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0005> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0007> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0009> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0011> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0013> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0014> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0015> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0016> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0017> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0018> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0019> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0020> created at line 102.
    Found 1-bit register for signal <on_border>.
    Found 14-bit comparator greatequal for signal <on_border$cmp_ge0000> created at line 74.
    Found 14-bit comparator greatequal for signal <on_border$cmp_ge0001> created at line 74.
    Found 14-bit comparator lessequal for signal <on_border$cmp_le0000> created at line 74.
    Found 14-bit comparator lessequal for signal <on_border$cmp_le0001> created at line 74.
    Found 13-bit subtractor for signal <on_border$sub0000> created at line 74.
    Found 13-bit subtractor for signal <on_border$sub0001> created at line 74.
    Found 13-bit subtractor for signal <on_border$sub0002> created at line 74.
    Found 13-bit subtractor for signal <on_border$sub0003> created at line 74.
    Found 1-bit register for signal <on_border2>.
    Found 1-bit register for signal <on_border3>.
    Found 1-bit register for signal <out_of_border>.
    Found 13-bit comparator greater for signal <out_of_border$cmp_gt0000> created at line 76.
    Found 13-bit comparator greater for signal <out_of_border$cmp_gt0001> created at line 76.
    Found 32-bit comparator less for signal <out_of_border$cmp_lt0000> created at line 76.
    Found 13-bit comparator less for signal <out_of_border$cmp_lt0001> created at line 76.
    Found 1-bit register for signal <out_of_border2>.
    Found 1-bit register for signal <out_of_border3>.
    Found 32-bit register for signal <r_e>.
    Found 25-bit adder for signal <r_e$add0000> created at line 83.
    Found 12x12-bit multiplier for signal <r_e$mult0000> created at line 83.
    Found 12x12-bit multiplier for signal <r_e$mult0001> created at line 83.
    Found 32-bit register for signal <test_15deg>.
    Found 12x6-bit multiplier for signal <test_15deg$mult0000> created at line 80.
    Found 32-bit register for signal <test_45deg>.
    Found 32-bit register for signal <test_75deg>.
    Found 12x9-bit multiplier for signal <test_75deg$mult0000> created at line 82.
    Found 12-bit register for signal <x_value_e>.
    Found 12-bit register for signal <y_value_e>.
    Found 12-bit subtractor for signal <y_value_e$sub0000> created at line 72.
    Found 12-bit register for signal <y_value_e2>.
    Summary:
	inferred 201 D-type flip-flop(s).
	inferred  45 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred  34 Comparator(s).
Unit <grid> synthesized.


Synthesizing Unit <blob_1>.
    Related source file is "../Sources/Main FPGA/blob.v".
    Found 13-bit adder for signal <$add0000> created at line 24.
    Found 13-bit adder for signal <$add0001> created at line 24.
    Found 13-bit subtractor for signal <$sub0000> created at line 24.
    Found 13-bit subtractor for signal <$sub0001> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0000> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0001> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0000> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0001> created at line 24.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob_1> synthesized.


Synthesizing Unit <blob_2>.
    Related source file is "../Sources/Main FPGA/blob.v".
    Found 13-bit adder for signal <$add0000> created at line 24.
    Found 13-bit adder for signal <$add0001> created at line 24.
    Found 13-bit subtractor for signal <$sub0000> created at line 24.
    Found 13-bit subtractor for signal <$sub0001> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0000> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0001> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0000> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0001> created at line 24.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob_2> synthesized.


Synthesizing Unit <triangle>.
    Related source file is "../Sources/Main FPGA/triangle.v".
WARNING:Xst:646 - Signal <orientation_quadrant<31:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <orientation2<4:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit register for signal <pixel>.
    Found 12-bit register for signal <abs_delta_x>.
    Found 12-bit subtractor for signal <abs_delta_x$addsub0000> created at line 71.
    Found 12-bit comparator greater for signal <abs_delta_x$cmp_gt0000> created at line 71.
    Found 12-bit register for signal <abs_delta_y>.
    Found 12-bit subtractor for signal <abs_delta_y$addsub0000> created at line 72.
    Found 12-bit comparator greater for signal <abs_delta_y$cmp_gt0000> created at line 72.
    Found 13-bit adder for signal <add0000$add0000> created at line 67.
    Found 13-bit adder for signal <add0001$add0000> created at line 67.
    Found 12-bit register for signal <delta_x>.
    Found 12-bit subtractor for signal <delta_x$sub0001> created at line 69.
    Found 12-bit register for signal <delta_y>.
    Found 12-bit subtractor for signal <delta_y$sub0001> created at line 70.
    Found 1-bit register for signal <in_square>.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0000> created at line 67.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0001> created at line 67.
    Found 13-bit comparator less for signal <in_square$cmp_lt0000> created at line 67.
    Found 13-bit comparator less for signal <in_square$cmp_lt0001> created at line 67.
    Found 1-bit register for signal <on_00>.
    Found 1-bit register for signal <on_15>.
    Found 33-bit comparator greatequal for signal <on_15$cmp_ge0000> created at line 82.
    Found 33-bit comparator lessequal for signal <on_15$cmp_le0000> created at line 82.
    Found 1-bit register for signal <on_30>.
    Found 33-bit comparator greatequal for signal <on_30$cmp_ge0000> created at line 84.
    Found 33-bit comparator lessequal for signal <on_30$cmp_le0000> created at line 84.
    Found 1-bit register for signal <on_45>.
    Found 12-bit comparator equal for signal <on_45$cmp_eq0000> created at line 81.
    Found 1-bit register for signal <on_60>.
    Found 33-bit comparator greatequal for signal <on_60$cmp_ge0000> created at line 86.
    Found 33-bit comparator lessequal for signal <on_60$cmp_le0000> created at line 86.
    Found 1-bit register for signal <on_75>.
    Found 33-bit comparator greatequal for signal <on_75$cmp_ge0000> created at line 88.
    Found 33-bit comparator lessequal for signal <on_75$cmp_le0000> created at line 88.
    Found 1-bit register for signal <on_90>.
    Found 5-bit register for signal <orientation2>.
    Found 3-bit register for signal <orientation_angle>.
    Found 3-bit adder for signal <orientation_angle$addsub0000> created at line 95.
    Found 3-bit subtractor for signal <orientation_angle$addsub0001> created at line 100.
    Found 3-bit adder for signal <orientation_angle$addsub0002> created at line 105.
    Found 3-bit 4-to-1 multiplexer for signal <orientation_angle$mux0000> created at line 91.
    Found 32-bit register for signal <orientation_quadrant>.
    Found 5x8-bit multiplier for signal <orientation_quadrant$mult0000> created at line 74.
    Found 1-bit register for signal <right_quadrant>.
    Found 13-bit comparator greatequal for signal <right_quadrant$cmp_ge0000> created at line 104.
    Found 13-bit comparator greatequal for signal <right_quadrant$cmp_ge0001> created at line 94.
    Found 13-bit comparator lessequal for signal <right_quadrant$cmp_le0000> created at line 104.
    Found 13-bit comparator lessequal for signal <right_quadrant$cmp_le0001> created at line 99.
    Found 1-bit 4-to-1 multiplexer for signal <right_quadrant$mux0000> created at line 91.
    Found 13-bit subtractor for signal <sub0000$sub0000> created at line 67.
    Found 13-bit subtractor for signal <sub0001$sub0000> created at line 67.
    Found 32-bit subtractor for signal <test_on_15>.
    Found 12x6-bit multiplier for signal <test_on_15$mult0000> created at line 52.
    Found 32-bit subtractor for signal <test_on_30>.
    Found 12x7-bit multiplier for signal <test_on_30$mult0000> created at line 53.
    Found 32-bit subtractor for signal <test_on_60>.
    Found 12x8-bit multiplier for signal <test_on_60$mult0000> created at line 54.
    Found 32-bit subtractor for signal <test_on_75>.
    Found 12x9-bit multiplier for signal <test_on_75$mult0000> created at line 55.
    Summary:
	inferred 121 D-type flip-flop(s).
	inferred  15 Adder/Subtractor(s).
	inferred   5 Multiplier(s).
	inferred  19 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <triangle> synthesized.


Synthesizing Unit <alpha_blend>.
    Related source file is "../Sources/Main FPGA/alpha_blend.v".
    Found 8-bit adder for signal <alpha_blend_B>.
    Found 8-bit adder for signal <alpha_blend_G>.
    Found 8-bit adder for signal <alpha_blend_R>.
    Found 24-bit comparator greater for signal <overlap_pixel$cmp_gt0000> created at line 31.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <alpha_blend> synthesized.


Synthesizing Unit <calc_rsin_15_165_30>.
    Related source file is "../Sources/Main FPGA/calc_rsin_15_165_30.v".
WARNING:Xst:646 - Signal <rsin_75deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rsin_45deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rsin_15deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x7-bit multiplier for signal <rsin_15deg$mult0000> created at line 27.
    Found 8x8-bit multiplier for signal <rsin_45deg$mult0000> created at line 28.
    Found 8x8-bit multiplier for signal <rsin_75deg$mult0000> created at line 29.
    Summary:
	inferred   3 Multiplier(s).
Unit <calc_rsin_15_165_30> synthesized.


Synthesizing Unit <polar_to_cartesian>.
    Related source file is "../Sources/Main FPGA/polar_to_cartesian.v".
Unit <polar_to_cartesian> synthesized.


Synthesizing Unit <vga_writer>.
    Related source file is "../Sources/Main FPGA/vga_writer.v".
WARNING:Xst:647 - Input <move_command> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <analyzer_data> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <analyzer_clock> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <max_y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <max_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
    Found 4x12-bit ROM for signal <target_x$mux0000> created at line 152.
    Found 4x12-bit ROM for signal <target_y$mux0000> created at line 158.
    Found 24-bit register for signal <pixel>.
    Found 24-bit register for signal <rover_pixel>.
    Found 24-bit register for signal <rover_pixel_noO2>.
    Found 24-bit register for signal <rover_pixel_noO3>.
    Found 12-bit register for signal <rover_x>.
    Found 12-bit register for signal <rover_y>.
    Found 12-bit adder for signal <rover_y$add0000> created at line 149.
    Found 24-bit register for signal <target_pixel2>.
    Found 24-bit register for signal <target_pixel3>.
    Found 24-bit register for signal <target_pixel4>.
    Found 12-bit register for signal <target_x>.
    Found 12-bit register for signal <target_y>.
    Found 12-bit subtractor for signal <x_value>.
    Found 12-bit adder for signal <y_value$sub0000> created at line 43.
    Summary:
	inferred   2 ROM(s).
	inferred 216 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <vga_writer> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "../Sources/Main FPGA/labkit_mainFPGA.v".
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:653 - Signal <ultrasound_state> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <ultrasound_signals<9:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ultrasound_power> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <ultrasound_commands> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:1780 - Signal <transmit_ir> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <run_ultrasound> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rover_orientation> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <rover_location> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:653 - Signal <orientation_update> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <orient_path_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <my_hex_data<64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <move_command> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:653 - Signal <location_update> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ir_signal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <get_distance> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_switch<7:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnU_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnR_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnL_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnD_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn2_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn1_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn0_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <e1> of the block <edge_detect> are unconnected in block <labkit>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x40-bit ROM                                         : 1
 4x12-bit ROM                                          : 2
# Multipliers                                          : 12
 12x12-bit multiplier                                  : 2
 12x6-bit multiplier                                   : 2
 12x7-bit multiplier                                   : 1
 12x8-bit multiplier                                   : 1
 12x9-bit multiplier                                   : 2
 5x8-bit multiplier                                    : 1
 8x7-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 76
 10-bit addsub                                         : 1
 12-bit adder                                          : 2
 12-bit subtractor                                     : 6
 13-bit adder                                          : 6
 13-bit subtractor                                     : 10
 25-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 4
 33-bit adder                                          : 6
 33-bit subtractor                                     : 9
 34-bit adder                                          : 7
 34-bit subtractor                                     : 14
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
# Counters                                             : 10
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 19-bit up counter                                     : 6
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 74
 1-bit register                                        : 44
 10-bit register                                       : 1
 12-bit register                                       : 11
 24-bit register                                       : 9
 3-bit register                                        : 1
 32-bit register                                       : 6
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 62
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 13-bit comparator greatequal                          : 8
 13-bit comparator greater                             : 2
 13-bit comparator less                                : 7
 13-bit comparator lessequal                           : 2
 14-bit comparator greatequal                          : 2
 14-bit comparator lessequal                           : 2
 24-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 33-bit comparator greatequal                          : 4
 33-bit comparator lessequal                           : 10
 34-bit comparator greatequal                          : 6
 34-bit comparator lessequal                           : 7
 35-bit comparator greatequal                          : 7
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 40-to-1 multiplexer                             : 1
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <disp/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <calc_rsin_15_165_30>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
Unit <calc_rsin_15_165_30> synthesized (advanced).

Synthesizing (advanced) Unit <grid>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_e_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_e_mult0000 by adding 1 register level(s).
Unit <grid> synthesized (advanced).

Synthesizing (advanced) Unit <triangle>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_15_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_30_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_60_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_75_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_orientation_quadrant_mult0000 by adding 1 register level(s).
Unit <triangle> synthesized (advanced).

Synthesizing (advanced) Unit <vga_writer>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_target_x_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_target_y_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <vga_writer> synthesized (advanced).
INFO:Xst:2261 - The FF/Latch <test_45deg_11> in Unit <grid> is equivalent to the following 20 FFs/Latches, which will be removed : <test_45deg_12> <test_45deg_13> <test_45deg_14> <test_45deg_15> <test_45deg_16> <test_45deg_17> <test_45deg_18> <test_45deg_19> <test_45deg_20> <test_45deg_21> <test_45deg_22> <test_45deg_23> <test_45deg_24> <test_45deg_25> <test_45deg_26> <test_45deg_27> <test_45deg_28> <test_45deg_29> <test_45deg_30> <test_45deg_31> 
INFO:Xst:2261 - The FF/Latch <test_75deg_14> in Unit <grid> is equivalent to the following 17 FFs/Latches, which will be removed : <test_75deg_15> <test_75deg_16> <test_75deg_17> <test_75deg_18> <test_75deg_19> <test_75deg_20> <test_75deg_21> <test_75deg_22> <test_75deg_23> <test_75deg_24> <test_75deg_25> <test_75deg_26> <test_75deg_27> <test_75deg_28> <test_75deg_29> <test_75deg_30> <test_75deg_31> 
INFO:Xst:2261 - The FF/Latch <r_e_24> in Unit <grid> is equivalent to the following 7 FFs/Latches, which will be removed : <r_e_25> <r_e_26> <r_e_27> <r_e_28> <r_e_29> <r_e_30> <r_e_31> 
INFO:Xst:2261 - The FF/Latch <test_15deg_11> in Unit <grid> is equivalent to the following 20 FFs/Latches, which will be removed : <test_15deg_12> <test_15deg_13> <test_15deg_14> <test_15deg_15> <test_15deg_16> <test_15deg_17> <test_15deg_18> <test_15deg_19> <test_15deg_20> <test_15deg_21> <test_15deg_22> <test_15deg_23> <test_15deg_24> <test_15deg_25> <test_15deg_26> <test_15deg_27> <test_15deg_28> <test_15deg_29> <test_15deg_30> <test_15deg_31> 
INFO:Xst:2261 - The FF/Latch <pixel_0> in Unit <grid> is equivalent to the following 23 FFs/Latches, which will be removed : <pixel_1> <pixel_2> <pixel_3> <pixel_4> <pixel_5> <pixel_6> <pixel_7> <pixel_8> <pixel_9> <pixel_10> <pixel_11> <pixel_12> <pixel_13> <pixel_14> <pixel_15> <pixel_16> <pixel_17> <pixel_18> <pixel_19> <pixel_20> <pixel_21> <pixel_22> <pixel_23> 
WARNING:Xst:1710 - FF/Latch <pixel_8> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_9> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_10> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_11> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_12> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_13> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_14> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_15> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <orientation2_3> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation2_4> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_2> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_3> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_4> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_5> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_6> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_7> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_8> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_9> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_10> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_11> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_12> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_13> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_14> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_15> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_16> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_17> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_18> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_19> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_20> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_21> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_22> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_23> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_24> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_25> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_26> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_27> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_28> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_29> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_30> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_31> of sequential type is unconnected in block <triangle>.
INFO:Xst:2261 - The FF/Latch <pixel_0> in Unit <triangle> is equivalent to the following 7 FFs/Latches, which will be removed : <pixel_1> <pixel_2> <pixel_3> <pixel_4> <pixel_5> <pixel_6> <pixel_7> 
INFO:Xst:2261 - The FF/Latch <pixel_16> in Unit <triangle> is equivalent to the following 7 FFs/Latches, which will be removed : <pixel_17> <pixel_18> <pixel_19> <pixel_20> <pixel_21> <pixel_22> <pixel_23> 
WARNING:Xst:1710 - FF/Latch <rover_x_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rover_x_9> in Unit <vga_writer> is equivalent to the following 2 FFs/Latches, which will be removed : <rover_x_10> <rover_x_11> 
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_23> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_22> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_21> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_20> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_19> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_18> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_17> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_16> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_11> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <orientation2_2> (without init value) has a constant value of 0 in block <rover_yesO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <orientation2_1> (without init value) has a constant value of 0 in block <rover_yesO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <orientation2_0> (without init value) has a constant value of 0 in block <rover_yesO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_15> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_14> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_13> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_12> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_11> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_10> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_9> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_8> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_x_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_x_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_15> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_14> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_13> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_12> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_11> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_10> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_9> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_8> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_10> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_9> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_8> (without init value) has a constant value of 1 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_x_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_x_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_x_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_x_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_y_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_x_9> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_x_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_x_8> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_8> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_9> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_10> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_11> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_12> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_13> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_14> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_15> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_16> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_23> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_22> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_17> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_18> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_19> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_21> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_20> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_23> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_22> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_21> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_20> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_19> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_18> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_17> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_16> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_3>.
WARNING:Xst:2677 - Node <on_00> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <on_90> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <on_45> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <right_quadrant> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <orientation_angle_0> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <orientation_angle_1> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <orientation_angle_2> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <pixel_0> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <pixel_16> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <on_15> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <on_60> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <on_30> of sequential type is unconnected in block <rover_yesO>.
WARNING:Xst:2677 - Node <on_75> of sequential type is unconnected in block <rover_yesO>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x40-bit ROM                                         : 1
 4x12-bit ROM                                          : 2
# Multipliers                                          : 12
 12x12-bit multiplier                                  : 2
 12x6-bit multiplier                                   : 2
 12x7-bit multiplier                                   : 1
 12x8-bit multiplier                                   : 1
 12x9-bit multiplier                                   : 2
 5x8-bit multiplier                                    : 1
 8x7-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 76
 10-bit addsub                                         : 1
 12-bit adder                                          : 2
 12-bit subtractor                                     : 6
 13-bit adder                                          : 6
 13-bit subtractor                                     : 10
 25-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 4
 33-bit adder                                          : 6
 33-bit subtractor                                     : 9
 34-bit adder                                          : 7
 34-bit subtractor                                     : 14
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
# Counters                                             : 10
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 19-bit up counter                                     : 6
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 465
 Flip-Flops                                            : 465
# Comparators                                          : 62
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 13-bit comparator greatequal                          : 8
 13-bit comparator greater                             : 2
 13-bit comparator less                                : 7
 13-bit comparator lessequal                           : 2
 14-bit comparator greatequal                          : 2
 14-bit comparator lessequal                           : 2
 24-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 33-bit comparator greatequal                          : 4
 33-bit comparator lessequal                           : 10
 34-bit comparator greatequal                          : 6
 34-bit comparator lessequal                           : 7
 35-bit comparator greatequal                          : 7
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 40-to-1 multiplexer                             : 1
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <target_pixel2_8> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <target_pixel2_9> <target_pixel2_10> <target_pixel2_11> <target_pixel2_12> <target_pixel2_13> <target_pixel2_14> <target_pixel2_15> 
INFO:Xst:2261 - The FF/Latch <rover_pixel_noO2_16> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <rover_pixel_noO2_17> <rover_pixel_noO2_18> <rover_pixel_noO2_19> <rover_pixel_noO2_20> <rover_pixel_noO2_21> <rover_pixel_noO2_22> <rover_pixel_noO2_23> 
INFO:Xst:2261 - The FF/Latch <target_pixel2_0> in Unit <vga_writer> is equivalent to the following 31 FFs/Latches, which will be removed : <target_pixel2_1> <target_pixel2_2> <target_pixel2_3> <target_pixel2_4> <target_pixel2_5> <target_pixel2_6> <target_pixel2_7> <target_pixel2_16> <target_pixel2_17> <target_pixel2_18> <target_pixel2_19> <target_pixel2_20> <target_pixel2_21> <target_pixel2_22> <target_pixel2_23> <rover_pixel_noO2_0> <rover_pixel_noO2_1> <rover_pixel_noO2_2> <rover_pixel_noO2_3> <rover_pixel_noO2_4> <rover_pixel_noO2_5> <rover_pixel_noO2_6> <rover_pixel_noO2_7> <rover_pixel_noO2_8> <rover_pixel_noO2_9> <rover_pixel_noO2_10> <rover_pixel_noO2_11> <rover_pixel_noO2_12> <rover_pixel_noO2_13> <rover_pixel_noO2_14> <rover_pixel_noO2_15> 
WARNING:Xst:1710 - FF/Latch <rover_x_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_x_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_x_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_x_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_x_8> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_x_9> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_8> (without init value) has a constant value of 1 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_9> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_10> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_y_11> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel2_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_8> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_x_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_x_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_x_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_15> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_14> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_13> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_12> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_11> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_10> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_9> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_8> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_9> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_10> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_11> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_12> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_13> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_14> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_15> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_16> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_17> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_18> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_19> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_20> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_21> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_22> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_23> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_23> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_22> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_21> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_20> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_19> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_18> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_17> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_16> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <target_pixel3_8> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <target_pixel3_9> <target_pixel3_10> <target_pixel3_11> <target_pixel3_12> <target_pixel3_13> <target_pixel3_14> <target_pixel3_15> 
INFO:Xst:2261 - The FF/Latch <rover_pixel_noO3_16> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <rover_pixel_noO3_17> <rover_pixel_noO3_18> <rover_pixel_noO3_19> <rover_pixel_noO3_20> <rover_pixel_noO3_21> <rover_pixel_noO3_22> <rover_pixel_noO3_23> 
INFO:Xst:2261 - The FF/Latch <target_pixel4_8> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <target_pixel4_9> <target_pixel4_10> <target_pixel4_11> <target_pixel4_12> <target_pixel4_13> <target_pixel4_14> <target_pixel4_15> 
INFO:Xst:2261 - The FF/Latch <rover_pixel_16> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <rover_pixel_17> <rover_pixel_18> <rover_pixel_19> <rover_pixel_20> <rover_pixel_21> <rover_pixel_22> <rover_pixel_23> 
WARNING:Xst:2677 - Node <db_3/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_3/new> of sequential type is unconnected in block <labkit>.
WARNING:Xst:1710 - FF/Latch <target_x_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_x_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_x_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_x_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_x_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_x_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_x_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_10> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_11> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <target_x_9> in Unit <vga_writer> is equivalent to the following 2 FFs/Latches, which will be removed : <target_x_10> <target_x_11> 

Optimizing unit <labkit> ...

Optimizing unit <xvga> ...

Optimizing unit <display_16hex_labkit> ...

Optimizing unit <grid> ...

Optimizing unit <triangle> ...

Optimizing unit <alpha_blend> ...

Optimizing unit <polar_to_cartesian> ...

Optimizing unit <vga_writer> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vg/pixel_7> in Unit <labkit> is equivalent to the following 7 FFs/Latches, which will be removed : <vg/pixel_6> <vg/pixel_5> <vg/pixel_4> <vg/pixel_3> <vg/pixel_2> <vg/pixel_1> <vg/pixel_0> 
INFO:Xst:2261 - The FF/Latch <vg/pixel_15> in Unit <labkit> is equivalent to the following 7 FFs/Latches, which will be removed : <vg/pixel_14> <vg/pixel_13> <vg/pixel_12> <vg/pixel_11> <vg/pixel_10> <vg/pixel_9> <vg/pixel_8> 
INFO:Xst:2261 - The FF/Latch <vg/pixel_23> in Unit <labkit> is equivalent to the following 7 FFs/Latches, which will be removed : <vg/pixel_22> <vg/pixel_21> <vg/pixel_20> <vg/pixel_19> <vg/pixel_18> <vg/pixel_17> <vg/pixel_16> 
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 2.
FlipFlop vg/grid/x_value_e_11 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 7-bit shift register for signal <disp/control_30>.
	Found 7-bit shift register for signal <disp/control_22>.
	Found 7-bit shift register for signal <disp/control_14>.
	Found 7-bit shift register for signal <disp/control_6>.
	Found 2-bit shift register for signal <vg/grid/on_border3>.
	Found 2-bit shift register for signal <vg/grid/out_of_border3>.
	Found 2-bit shift register for signal <vg/target_pixel4_8>.
	Found 2-bit shift register for signal <vg/rover_pixel_16>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 293
 Flip-Flops                                            : 293
# Shift Registers                                      : 8
 2-bit shift register                                  : 4
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 2819
#      GND                         : 1
#      INV                         : 363
#      LUT1                        : 354
#      LUT2                        : 173
#      LUT3                        : 94
#      LUT3_D                      : 3
#      LUT4                        : 248
#      LUT4_D                      : 6
#      LUT4_L                      : 1
#      MUXCY                       : 947
#      MUXF5                       : 31
#      MUXF6                       : 4
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 592
# FlipFlops/Latches                : 311
#      FD                          : 105
#      FDE                         : 36
#      FDR                         : 29
#      FDRE                        : 112
#      FDRS                        : 15
#      FDS                         : 4
#      FDSE                        : 10
# Shift Registers                  : 9
#      SRL16                       : 3
#      SRL16E                      : 6
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 267
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 260
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 4
#      MULT18X18                   : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      682  out of  33792     2%  
 Number of Slice Flip Flops:            311  out of  67584     0%  
 Number of 4 input LUTs:               1251  out of  67584     1%  
    Number used as logic:              1242
    Number used as Shift registers:       9
 Number of IOs:                         576
 Number of bonded IOBs:                 267  out of    684    39%  
 Number of MULT18X18s:                    4  out of    144     2%  
 Number of GCLKs:                         3  out of     16    18%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUFG+BUFG             | 120   |
clock_27mhz                        | vclk1:CLKFX            | 157   |
disp/clock1                        | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 30.684ns (Maximum Frequency: 32.590MHz)
   Minimum input arrival time before clock: 10.465ns
   Maximum output required time after clock: 6.771ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 30.684ns (frequency: 32.590MHz)
  Total number of paths / destination ports: 51177 / 548
-------------------------------------------------------------------------
Delay:               12.785ns (Levels of Logic = 4)
  Source:            vg/grid/x_value_e_11_1 (FF)
  Destination:       vg/grid/r_e_24 (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: vg/grid/x_value_e_11_1 to vg/grid/r_e_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.568   0.977  vg/grid/x_value_e_11_1 (vg/grid/x_value_e_11_1)
     MULT18X18:B17->P23    2   7.872   0.987  vg/grid/Mmult_r_e_mult0000 (vg/grid/r_e_mult0000<23>)
     LUT2:I0->O            1   0.439   0.000  vg/grid/Madd_r_e_add0000_lut<23>1 (vg/grid/Madd_r_e_add0000_lut<23>1)
     MUXCY:S->O            0   0.298   0.000  vg/grid/Madd_r_e_add0000_cy<23> (vg/grid/Madd_r_e_add0000_cy<23>)
     XORCY:CI->O           1   1.274   0.000  vg/grid/Madd_r_e_add0000_xor<24> (vg/grid/r_e_add0000<24>)
     FD:D                      0.370          vg/grid/r_e_24
    ----------------------------------------
    Total                     12.785ns (10.821ns logic, 1.964ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/clock1'
  Clock period: 11.916ns (frequency: 83.921MHz)
  Total number of paths / destination ports: 1585 / 75
-------------------------------------------------------------------------
Delay:               11.916ns (Levels of Logic = 8)
  Source:            disp/dot_index_1 (FF)
  Destination:       disp/dot_index_9 (FF)
  Source Clock:      disp/clock1 rising
  Destination Clock: disp/clock1 rising

  Data Path: disp/dot_index_1 to disp/dot_index_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            16   0.568   1.208  disp/dot_index_1 (disp/dot_index_1)
     LUT3:I1->O            4   0.439   1.033  disp/dot_index_mux0000<6>24 (disp/N27)
     LUT3:I0->O            5   0.439   0.805  disp/dot_index_mux0000<4>54 (disp/N31)
     LUT3:I2->O            1   0.439   0.557  disp/state_cmp_eq0001_SW0 (N23)
     LUT4:I3->O           16   0.439   1.208  disp/state_cmp_eq0001 (disp/state_cmp_eq0001)
     LUT2:I1->O            2   0.439   0.735  disp/dot_index_mux0000<4>62 (disp/N45)
     LUT4:I2->O            3   0.439   1.010  disp/dot_index_mux0000<0>61 (disp/N33)
     LUT2:I0->O            2   0.439   0.910  disp/dot_index_mux0000<2>42 (disp/N101)
     LUT4:I1->O            1   0.439   0.000  disp/dot_index_mux0000<0>87 (disp/dot_index_mux0000<0>87)
     FDRS:D                    0.370          disp/dot_index_9
    ----------------------------------------
    Total                     11.916ns (4.450ns logic, 7.466ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 115 / 115
-------------------------------------------------------------------------
Offset:              3.540ns (Levels of Logic = 2)
  Source:            button_enter (PAD)
  Destination:       db_E/count_0 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: button_enter to db_E/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.825   0.955  button_enter_IBUF (button_enter_IBUF)
     LUT3:I1->O           20   0.439   1.041  db_E/count_or00001 (db_E/count_or0000)
     FDRE:R                    0.280          db_E/count_0
    ----------------------------------------
    Total                      3.540ns (1.544ns logic, 1.996ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'disp/clock1'
  Total number of paths / destination ports: 28 / 1
-------------------------------------------------------------------------
Offset:              10.465ns (Levels of Logic = 13)
  Source:            user3<20> (PAD)
  Destination:       disp/disp_data_out (FF)
  Destination Clock: disp/clock1 rising

  Data Path: user3<20> to disp/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.825   0.552  user3_20_IBUF (user3_20_IBUF)
     LUT4:I2->O            1   0.439   0.000  disp/Mmux_nibble1_G (N90)
     MUXF5:I1->O          14   0.436   1.263  disp/Mmux_nibble1 (disp/nibble<0>)
     LUT2:I0->O            1   0.439   0.000  disp/Mrom_dots351 (disp/Mrom_dots34)
     MUXF5:I1->O           1   0.436   0.000  disp/Mmux__varindex0000_11_f5_0 (disp/Mmux__varindex0000_11_f51)
     MUXF6:I1->O           1   0.447   0.000  disp/Mmux__varindex0000_10_f6 (disp/Mmux__varindex0000_10_f6)
     MUXF7:I0->O           1   0.447   0.726  disp/Mmux__varindex0000_8_f7 (disp/Mmux__varindex0000_8_f7)
     LUT2:I1->O            1   0.439   0.000  disp/disp_data_out_mux0000782 (disp/disp_data_out_mux0000782)
     MUXF5:I0->O           1   0.436   0.552  disp/disp_data_out_mux000078_f5 (disp/disp_data_out_mux000078)
     LUT3:I2->O            1   0.439   0.000  disp/disp_data_out_mux0000131_G (N94)
     MUXF5:I1->O           2   0.436   0.910  disp/disp_data_out_mux0000131 (disp/disp_data_out_mux0000131)
     LUT2:I1->O            1   0.439   0.000  disp/disp_data_out_mux00001692 (disp/disp_data_out_mux00001691)
     MUXF5:I0->O           1   0.436   0.000  disp/disp_data_out_mux0000169_f5 (disp/disp_data_out_mux0000)
     FDE:D                     0.370          disp/disp_data_out
    ----------------------------------------
    Total                     10.465ns (6.464ns logic, 4.001ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              6.771ns (Levels of Logic = 2)
  Source:            disp/clock (FF)
  Destination:       disp_clock (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: disp/clock to disp_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.568   0.701  disp/clock (disp/clock1)
     INV:I->O              2   0.439   0.701  disp/disp_clock1_INV_0 (disp_clock_OBUF)
     OBUF:I->O                 4.361          disp_clock_OBUF (disp_clock)
    ----------------------------------------
    Total                      6.771ns (5.368ns logic, 1.403ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            disp/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      disp/clock1 rising

  Data Path: disp/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  disp/disp_rs (disp/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 20.83 secs
 
--> 


Total memory usage is 507188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  593 (   0 filtered)
Number of infos    :   44 (   0 filtered)

