{
	"cts__timing__setup__tns__pre_repair": -0.0551641,
	"cts__timing__setup__ws__pre_repair": -0.0353049,
	"cts__clock__skew__setup__pre_repair": 0.256838,
	"cts__clock__skew__hold__pre_repair": 0.256838,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.348001,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.00141398,
	"cts__timing__drv__max_cap__pre_repair": 1,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 2,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.0742388,
	"cts__power__switching__total__pre_repair": 0.061858,
	"cts__power__leakage__total__pre_repair": 0.000684207,
	"cts__power__total__pre_repair": 0.136781,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 57554.4,
	"cts__design__core__area__pre_repair": 56237.5,
	"cts__design__instance__count__pre_repair": 15480,
	"cts__design__instance__area__pre_repair": 31335.6,
	"cts__design__instance__count__stdcell__pre_repair": 15480,
	"cts__design__instance__area__stdcell__pre_repair": 31335.6,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.557202,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.557202,
	"cts__timing__setup__tns__post_repair": -0.0551641,
	"cts__timing__setup__ws__post_repair": -0.0353049,
	"cts__clock__skew__setup__post_repair": 0.256838,
	"cts__clock__skew__hold__post_repair": 0.256838,
	"cts__timing__drv__max_slew_limit__post_repair": 0.348001,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.00141398,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 2,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.0742388,
	"cts__power__switching__total__post_repair": 0.061858,
	"cts__power__leakage__total__post_repair": 0.000684207,
	"cts__power__total__post_repair": 0.136781,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 57554.4,
	"cts__design__core__area__post_repair": 56237.5,
	"cts__design__instance__count__post_repair": 15480,
	"cts__design__instance__area__post_repair": 31335.6,
	"cts__design__instance__count__stdcell__post_repair": 15480,
	"cts__design__instance__area__stdcell__post_repair": 31335.6,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.557202,
	"cts__design__instance__utilization__stdcell__post_repair": 0.557202,
	"cts__design__instance__displacement__total": 815.066,
	"cts__design__instance__displacement__mean": 0.0525,
	"cts__design__instance__displacement__max": 9.07,
	"cts__route__wirelength__estimated": 195312,
	"cts__design__instance__count__setup_buffer": 5,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 11.9425,
	"cts__design__instance__displacement__mean": 0.0005,
	"cts__design__instance__displacement__max": 3.0125,
	"cts__route__wirelength__estimated": 195419,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.00826739,
	"cts__clock__skew__setup": 0.258586,
	"cts__clock__skew__hold": 0.258586,
	"cts__timing__drv__max_slew_limit": 0.348435,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.00180111,
	"cts__timing__drv__max_cap": 1,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0742475,
	"cts__power__switching__total": 0.062119,
	"cts__power__leakage__total": 0.000684338,
	"cts__power__total": 0.137051,
	"cts__design__io": 264,
	"cts__design__die__area": 57554.4,
	"cts__design__core__area": 56237.5,
	"cts__design__instance__count": 15485,
	"cts__design__instance__area": 31340.7,
	"cts__design__instance__count__stdcell": 15485,
	"cts__design__instance__area__stdcell": 31340.7,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.557291,
	"cts__design__instance__utilization__stdcell": 0.557291
}