hmLoadTopic({
hmKeywords:"",
hmTitle:"10.10 MMIO and Serialization",
hmDescription:"10.10.1 Implicit Ordering  MMIO accesses are implicitly serialized relative to each other. No explicit barrier is required to ensure ordering between two MMIO accesses or...",
hmPrevLink:"10_9-interrupt-signaling.html",
hmNextLink:"10_11-pal-and-device-control.html",
hmParentLink:"chapter-10---devices-and-mmio.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-10---devices-and-mmio.html\">Chapter 10 – Devices and Memory-Mapped I\/O (MMIO)<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 10 – Devices and Memory-Mapped I\/O (MMIO) > 10.10 MMIO and Serialization",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">10.10 MMIO and Serialization<\/span><\/h1>\n\r",
hmBody:"<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">10.10.1 Implicit Ordering<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">MMIO accesses are implicitly serialized relative to each other. No explicit barrier is required to ensure ordering between two MMIO accesses or visibility of an MMIO write to the device. However, ordering relative to normal memory operations may require barriers.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">10.10.2 Required Barrier Patterns<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Common patterns that mirror real Alpha programming requirements:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">MB before MMIO write — ensures prior memory writes (e.g., DMA descriptor setup in RAM) are visible before the device sees the command via MMIO.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">MB after MMIO read — ensures device results (e.g., status register) are visible to the CPU before proceeding with dependent operations.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The IDeviceEmulator::onFence() callback allows devices to respond to barrier instructions — a device may need to drain internal posted write buffers or complete pending DMA when the CPU executes MB.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-6---serialization-and-.html\" class=\"topiclink\">Chapter 6 - Serialization and Stall Model<\/a>.<\/span><\/p>\n\r"
})
