********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-03.13:24:53
COMMAND: -cd verilog/src/unisims IDELAYE2_FINEDELAY.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l IDELAYE2_FINEDELAY.v.log

[ERR:UH0700] IDELAYE2_FINEDELAY.v:32: Unsupported expression "<n<> u<0> t<Null_rule> p<5790> s<5789> l<32>> `timescale  1 ps / 1 ps
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:492: Unsupported expression "<n<> u<4206> t<Ps_identifier> p<4207> l<492>> //*** DELAY IDATA signal
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:493: Unsupported expression "<n<> u<4226> t<Ps_identifier> p<4227> l<493>> //*********************************************************
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:494: Unsupported expression "<n<> u<4246> t<Ps_identifier> p<4247> l<494>>     assign #(DELAY_D)     delay_chain_0  = data_mux;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:495: Unsupported expression "<n<> u<4266> t<Ps_identifier> p<4267> l<495>>     assign #CALC_TAPDELAY_RD delay_chain_1  = delay_chain_0;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:496: Unsupported expression "<n<> u<4286> t<Ps_identifier> p<4287> l<496>>     assign #CALC_TAPDELAY_RD delay_chain_2  = delay_chain_1;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:497: Unsupported expression "<n<> u<4306> t<Ps_identifier> p<4307> l<497>>     assign #CALC_TAPDELAY_RD delay_chain_3  = delay_chain_2;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:498: Unsupported expression "<n<> u<4326> t<Ps_identifier> p<4327> l<498>>     assign #CALC_TAPDELAY_RD delay_chain_4  = delay_chain_3;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:499: Unsupported expression "<n<> u<4346> t<Ps_identifier> p<4347> l<499>>     assign #CALC_TAPDELAY_RD delay_chain_5  = delay_chain_4;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:500: Unsupported expression "<n<> u<4366> t<Ps_identifier> p<4367> l<500>>     assign #CALC_TAPDELAY_RD delay_chain_6  = delay_chain_5;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:501: Unsupported expression "<n<> u<4386> t<Ps_identifier> p<4387> l<501>>     assign #CALC_TAPDELAY_RD delay_chain_7  = delay_chain_6;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:502: Unsupported expression "<n<> u<4406> t<Ps_identifier> p<4407> l<502>>     assign #CALC_TAPDELAY_RD delay_chain_8  = delay_chain_7;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:503: Unsupported expression "<n<> u<4426> t<Ps_identifier> p<4427> l<503>>     assign #CALC_TAPDELAY_RD delay_chain_9  = delay_chain_8;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:504: Unsupported expression "<n<> u<4446> t<Ps_identifier> p<4447> l<504>>     assign #CALC_TAPDELAY_RD delay_chain_10 = delay_chain_9;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:505: Unsupported expression "<n<> u<4466> t<Ps_identifier> p<4467> l<505>>     assign #CALC_TAPDELAY_RD delay_chain_11 = delay_chain_10;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:506: Unsupported expression "<n<> u<4486> t<Ps_identifier> p<4487> l<506>>     assign #CALC_TAPDELAY_RD delay_chain_12 = delay_chain_11;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:507: Unsupported expression "<n<> u<4506> t<Ps_identifier> p<4507> l<507>>     assign #CALC_TAPDELAY_RD delay_chain_13 = delay_chain_12;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:508: Unsupported expression "<n<> u<4526> t<Ps_identifier> p<4527> l<508>>     assign #CALC_TAPDELAY_RD delay_chain_14 = delay_chain_13;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:509: Unsupported expression "<n<> u<4546> t<Ps_identifier> p<4547> l<509>>     assign #CALC_TAPDELAY_RD delay_chain_15 = delay_chain_14;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:510: Unsupported expression "<n<> u<4566> t<Ps_identifier> p<4567> l<510>>     assign #CALC_TAPDELAY_RD delay_chain_16 = delay_chain_15;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:511: Unsupported expression "<n<> u<4586> t<Ps_identifier> p<4587> l<511>>     assign #CALC_TAPDELAY_RD delay_chain_17 = delay_chain_16;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:512: Unsupported expression "<n<> u<4606> t<Ps_identifier> p<4607> l<512>>     assign #CALC_TAPDELAY_RD delay_chain_18 = delay_chain_17;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:513: Unsupported expression "<n<> u<4626> t<Ps_identifier> p<4627> l<513>>     assign #CALC_TAPDELAY_RD delay_chain_19 = delay_chain_18;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:514: Unsupported expression "<n<> u<4646> t<Ps_identifier> p<4647> l<514>>     assign #CALC_TAPDELAY_RD delay_chain_20 = delay_chain_19;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:515: Unsupported expression "<n<> u<4666> t<Ps_identifier> p<4667> l<515>>     assign #CALC_TAPDELAY_RD delay_chain_21 = delay_chain_20;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:516: Unsupported expression "<n<> u<4686> t<Ps_identifier> p<4687> l<516>>     assign #CALC_TAPDELAY_RD delay_chain_22 = delay_chain_21;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:517: Unsupported expression "<n<> u<4706> t<Ps_identifier> p<4707> l<517>>     assign #CALC_TAPDELAY_RD delay_chain_23 = delay_chain_22;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:518: Unsupported expression "<n<> u<4726> t<Ps_identifier> p<4727> l<518>>     assign #CALC_TAPDELAY_RD delay_chain_24 = delay_chain_23;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:519: Unsupported expression "<n<> u<4746> t<Ps_identifier> p<4747> l<519>>     assign #CALC_TAPDELAY_RD delay_chain_25 = delay_chain_24;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:520: Unsupported expression "<n<> u<4766> t<Ps_identifier> p<4767> l<520>>     assign #CALC_TAPDELAY_RD delay_chain_26 = delay_chain_25;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:521: Unsupported expression "<n<> u<4786> t<Ps_identifier> p<4787> l<521>>     assign #CALC_TAPDELAY_RD delay_chain_27 = delay_chain_26;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:522: Unsupported expression "<n<> u<4806> t<Ps_identifier> p<4807> l<522>>     assign #CALC_TAPDELAY_RD delay_chain_28 = delay_chain_27;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:570: Unsupported expression "<n<> u<5536> t<Ps_identifier> p<5537> l<570>> //*** FINE DELAY signal
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:571: Unsupported expression "<n<> u<5556> t<Ps_identifier> p<5557> l<571>> //*********************************************************
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:572: Unsupported expression "<n<> u<5576> t<Ps_identifier> p<5577> l<572>>     assign #(INIT_DELAY_FD)    fine_delay_0  = tap_out_rd;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:573: Unsupported expression "<n<> u<5596> t<Ps_identifier> p<5597> l<573>>     assign #CALC_TAPDELAY_FD   fine_delay_1  = fine_delay_0;
".

[ERR:UH0700] IDELAYE2_FINEDELAY.v:574: Unsupported expression "<n<> u<5616> t<Ps_identifier> p<5617> l<574>>     assign #CALC_TAPDELAY_FD   fine_delay_2  = fine_delay_1;
".

[NTE:CP0309] IDELAYE2_FINEDELAY.v:37: Implicit port type (wire) for "CNTVALUEOUT",
there are 1 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 37
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

