Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"69 mcc_generated_files/mcc.h
[v _SYSTEM_Initialize `(v ~T0 @X0 0 ef ]
"38 mcp7941x.h
[v _RTC_Init `(v ~T0 @X0 0 ef1`c ]
"6 TextLCD.h
[v _TextLCD_Init `(v ~T0 @X0 0 ef ]
"355 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic16f1507.h
[s S26 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S26 . IOCIF INTF TMR0IF IOCIE INTE TMR0IE PEIE GIE ]
"365
[s S27 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S27 . . T0IF . T0IE ]
"354
[u S25 `S26 1 `S27 1 ]
[n S25 . . . ]
"372
[v _INTCONbits `VS25 ~T0 @X0 0 e@11 ]
"36 mcp7941x.h
[v _RTC_Get_Date `(v ~T0 @X0 0 ef ]
"37
[v _RTC_Get_Time `(v ~T0 @X0 0 ef ]
"194 C:\Program Files (x86)\Microchip\xc8\v1.44\include\stdio.h
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"8 TextLCD.h
[v _TextLCD_Puts `(v ~T0 @X0 0 ef4`uc`uc`*uc`uc ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1507.h: 50: extern volatile unsigned char INDF0 @ 0x000;
"52 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic16f1507.h
[; ;pic16f1507.h: 52: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1507.h: 55: typedef union {
[; ;pic16f1507.h: 56: struct {
[; ;pic16f1507.h: 57: unsigned INDF0 :8;
[; ;pic16f1507.h: 58: };
[; ;pic16f1507.h: 59: } INDF0bits_t;
[; ;pic16f1507.h: 60: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1507.h: 70: extern volatile unsigned char INDF1 @ 0x001;
"72
[; ;pic16f1507.h: 72: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1507.h: 75: typedef union {
[; ;pic16f1507.h: 76: struct {
[; ;pic16f1507.h: 77: unsigned INDF1 :8;
[; ;pic16f1507.h: 78: };
[; ;pic16f1507.h: 79: } INDF1bits_t;
[; ;pic16f1507.h: 80: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1507.h: 90: extern volatile unsigned char PCL @ 0x002;
"92
[; ;pic16f1507.h: 92: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1507.h: 95: typedef union {
[; ;pic16f1507.h: 96: struct {
[; ;pic16f1507.h: 97: unsigned PCL :8;
[; ;pic16f1507.h: 98: };
[; ;pic16f1507.h: 99: } PCLbits_t;
[; ;pic16f1507.h: 100: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1507.h: 110: extern volatile unsigned char STATUS @ 0x003;
"112
[; ;pic16f1507.h: 112: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1507.h: 115: typedef union {
[; ;pic16f1507.h: 116: struct {
[; ;pic16f1507.h: 117: unsigned C :1;
[; ;pic16f1507.h: 118: unsigned DC :1;
[; ;pic16f1507.h: 119: unsigned Z :1;
[; ;pic16f1507.h: 120: unsigned nPD :1;
[; ;pic16f1507.h: 121: unsigned nTO :1;
[; ;pic16f1507.h: 122: };
[; ;pic16f1507.h: 123: struct {
[; ;pic16f1507.h: 124: unsigned CARRY :1;
[; ;pic16f1507.h: 125: unsigned :1;
[; ;pic16f1507.h: 126: unsigned ZERO :1;
[; ;pic16f1507.h: 127: };
[; ;pic16f1507.h: 128: } STATUSbits_t;
[; ;pic16f1507.h: 129: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1507.h: 169: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1507.h: 173: extern volatile unsigned char FSR0L @ 0x004;
"175
[; ;pic16f1507.h: 175: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1507.h: 178: typedef union {
[; ;pic16f1507.h: 179: struct {
[; ;pic16f1507.h: 180: unsigned FSR0L :8;
[; ;pic16f1507.h: 181: };
[; ;pic16f1507.h: 182: } FSR0Lbits_t;
[; ;pic16f1507.h: 183: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1507.h: 193: extern volatile unsigned char FSR0H @ 0x005;
"195
[; ;pic16f1507.h: 195: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1507.h: 198: typedef union {
[; ;pic16f1507.h: 199: struct {
[; ;pic16f1507.h: 200: unsigned FSR0H :8;
[; ;pic16f1507.h: 201: };
[; ;pic16f1507.h: 202: } FSR0Hbits_t;
[; ;pic16f1507.h: 203: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1507.h: 213: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1507.h: 217: extern volatile unsigned char FSR1L @ 0x006;
"219
[; ;pic16f1507.h: 219: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1507.h: 222: typedef union {
[; ;pic16f1507.h: 223: struct {
[; ;pic16f1507.h: 224: unsigned FSR1L :8;
[; ;pic16f1507.h: 225: };
[; ;pic16f1507.h: 226: } FSR1Lbits_t;
[; ;pic16f1507.h: 227: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1507.h: 237: extern volatile unsigned char FSR1H @ 0x007;
"239
[; ;pic16f1507.h: 239: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1507.h: 242: typedef union {
[; ;pic16f1507.h: 243: struct {
[; ;pic16f1507.h: 244: unsigned FSR1H :8;
[; ;pic16f1507.h: 245: };
[; ;pic16f1507.h: 246: } FSR1Hbits_t;
[; ;pic16f1507.h: 247: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1507.h: 257: extern volatile unsigned char BSR @ 0x008;
"259
[; ;pic16f1507.h: 259: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1507.h: 262: typedef union {
[; ;pic16f1507.h: 263: struct {
[; ;pic16f1507.h: 264: unsigned BSR :5;
[; ;pic16f1507.h: 265: };
[; ;pic16f1507.h: 266: struct {
[; ;pic16f1507.h: 267: unsigned BSR0 :1;
[; ;pic16f1507.h: 268: unsigned BSR1 :1;
[; ;pic16f1507.h: 269: unsigned BSR2 :1;
[; ;pic16f1507.h: 270: unsigned BSR3 :1;
[; ;pic16f1507.h: 271: unsigned BSR4 :1;
[; ;pic16f1507.h: 272: };
[; ;pic16f1507.h: 273: } BSRbits_t;
[; ;pic16f1507.h: 274: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1507.h: 309: extern volatile unsigned char WREG @ 0x009;
"311
[; ;pic16f1507.h: 311: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1507.h: 314: typedef union {
[; ;pic16f1507.h: 315: struct {
[; ;pic16f1507.h: 316: unsigned WREG0 :8;
[; ;pic16f1507.h: 317: };
[; ;pic16f1507.h: 318: } WREGbits_t;
[; ;pic16f1507.h: 319: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1507.h: 329: extern volatile unsigned char PCLATH @ 0x00A;
"331
[; ;pic16f1507.h: 331: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1507.h: 334: typedef union {
[; ;pic16f1507.h: 335: struct {
[; ;pic16f1507.h: 336: unsigned PCLATH :7;
[; ;pic16f1507.h: 337: };
[; ;pic16f1507.h: 338: } PCLATHbits_t;
[; ;pic16f1507.h: 339: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1507.h: 349: extern volatile unsigned char INTCON @ 0x00B;
"351
[; ;pic16f1507.h: 351: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1507.h: 354: typedef union {
[; ;pic16f1507.h: 355: struct {
[; ;pic16f1507.h: 356: unsigned IOCIF :1;
[; ;pic16f1507.h: 357: unsigned INTF :1;
[; ;pic16f1507.h: 358: unsigned TMR0IF :1;
[; ;pic16f1507.h: 359: unsigned IOCIE :1;
[; ;pic16f1507.h: 360: unsigned INTE :1;
[; ;pic16f1507.h: 361: unsigned TMR0IE :1;
[; ;pic16f1507.h: 362: unsigned PEIE :1;
[; ;pic16f1507.h: 363: unsigned GIE :1;
[; ;pic16f1507.h: 364: };
[; ;pic16f1507.h: 365: struct {
[; ;pic16f1507.h: 366: unsigned :2;
[; ;pic16f1507.h: 367: unsigned T0IF :1;
[; ;pic16f1507.h: 368: unsigned :2;
[; ;pic16f1507.h: 369: unsigned T0IE :1;
[; ;pic16f1507.h: 370: };
[; ;pic16f1507.h: 371: } INTCONbits_t;
[; ;pic16f1507.h: 372: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1507.h: 427: extern volatile unsigned char PORTA @ 0x00C;
"429
[; ;pic16f1507.h: 429: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1507.h: 432: typedef union {
[; ;pic16f1507.h: 433: struct {
[; ;pic16f1507.h: 434: unsigned RA0 :1;
[; ;pic16f1507.h: 435: unsigned RA1 :1;
[; ;pic16f1507.h: 436: unsigned RA2 :1;
[; ;pic16f1507.h: 437: unsigned RA3 :1;
[; ;pic16f1507.h: 438: unsigned RA4 :1;
[; ;pic16f1507.h: 439: unsigned RA5 :1;
[; ;pic16f1507.h: 440: };
[; ;pic16f1507.h: 441: } PORTAbits_t;
[; ;pic16f1507.h: 442: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1507.h: 477: extern volatile unsigned char PORTB @ 0x00D;
"479
[; ;pic16f1507.h: 479: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1507.h: 482: typedef union {
[; ;pic16f1507.h: 483: struct {
[; ;pic16f1507.h: 484: unsigned :4;
[; ;pic16f1507.h: 485: unsigned RB4 :1;
[; ;pic16f1507.h: 486: unsigned RB5 :1;
[; ;pic16f1507.h: 487: unsigned RB6 :1;
[; ;pic16f1507.h: 488: unsigned RB7 :1;
[; ;pic16f1507.h: 489: };
[; ;pic16f1507.h: 490: } PORTBbits_t;
[; ;pic16f1507.h: 491: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1507.h: 516: extern volatile unsigned char PORTC @ 0x00E;
"518
[; ;pic16f1507.h: 518: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1507.h: 521: typedef union {
[; ;pic16f1507.h: 522: struct {
[; ;pic16f1507.h: 523: unsigned RC0 :1;
[; ;pic16f1507.h: 524: unsigned RC1 :1;
[; ;pic16f1507.h: 525: unsigned RC2 :1;
[; ;pic16f1507.h: 526: unsigned RC3 :1;
[; ;pic16f1507.h: 527: unsigned RC4 :1;
[; ;pic16f1507.h: 528: unsigned RC5 :1;
[; ;pic16f1507.h: 529: unsigned RC6 :1;
[; ;pic16f1507.h: 530: unsigned RC7 :1;
[; ;pic16f1507.h: 531: };
[; ;pic16f1507.h: 532: } PORTCbits_t;
[; ;pic16f1507.h: 533: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1507.h: 578: extern volatile unsigned char PIR1 @ 0x011;
"580
[; ;pic16f1507.h: 580: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1507.h: 583: typedef union {
[; ;pic16f1507.h: 584: struct {
[; ;pic16f1507.h: 585: unsigned TMR1IF :1;
[; ;pic16f1507.h: 586: unsigned TMR2IF :1;
[; ;pic16f1507.h: 587: unsigned :4;
[; ;pic16f1507.h: 588: unsigned ADIF :1;
[; ;pic16f1507.h: 589: unsigned TMR1GIF :1;
[; ;pic16f1507.h: 590: };
[; ;pic16f1507.h: 591: } PIR1bits_t;
[; ;pic16f1507.h: 592: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1507.h: 617: extern volatile unsigned char PIR2 @ 0x012;
"619
[; ;pic16f1507.h: 619: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1507.h: 622: typedef union {
[; ;pic16f1507.h: 623: struct {
[; ;pic16f1507.h: 624: unsigned :2;
[; ;pic16f1507.h: 625: unsigned NCO1IF :1;
[; ;pic16f1507.h: 626: };
[; ;pic16f1507.h: 627: } PIR2bits_t;
[; ;pic16f1507.h: 628: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1507.h: 638: extern volatile unsigned char PIR3 @ 0x013;
"640
[; ;pic16f1507.h: 640: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1507.h: 643: typedef union {
[; ;pic16f1507.h: 644: struct {
[; ;pic16f1507.h: 645: unsigned CLC1IF :1;
[; ;pic16f1507.h: 646: unsigned CLC2IF :1;
[; ;pic16f1507.h: 647: };
[; ;pic16f1507.h: 648: } PIR3bits_t;
[; ;pic16f1507.h: 649: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1507.h: 664: extern volatile unsigned char TMR0 @ 0x015;
"666
[; ;pic16f1507.h: 666: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1507.h: 669: typedef union {
[; ;pic16f1507.h: 670: struct {
[; ;pic16f1507.h: 671: unsigned TMR0 :8;
[; ;pic16f1507.h: 672: };
[; ;pic16f1507.h: 673: } TMR0bits_t;
[; ;pic16f1507.h: 674: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1507.h: 684: extern volatile unsigned short TMR1 @ 0x016;
"686
[; ;pic16f1507.h: 686: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1507.h: 691: extern volatile unsigned char TMR1L @ 0x016;
"693
[; ;pic16f1507.h: 693: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1507.h: 696: typedef union {
[; ;pic16f1507.h: 697: struct {
[; ;pic16f1507.h: 698: unsigned TMR1L :8;
[; ;pic16f1507.h: 699: };
[; ;pic16f1507.h: 700: } TMR1Lbits_t;
[; ;pic16f1507.h: 701: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1507.h: 711: extern volatile unsigned char TMR1H @ 0x017;
"713
[; ;pic16f1507.h: 713: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1507.h: 716: typedef union {
[; ;pic16f1507.h: 717: struct {
[; ;pic16f1507.h: 718: unsigned TMR1H :8;
[; ;pic16f1507.h: 719: };
[; ;pic16f1507.h: 720: } TMR1Hbits_t;
[; ;pic16f1507.h: 721: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1507.h: 731: extern volatile unsigned char T1CON @ 0x018;
"733
[; ;pic16f1507.h: 733: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1507.h: 736: typedef union {
[; ;pic16f1507.h: 737: struct {
[; ;pic16f1507.h: 738: unsigned TMR1ON :1;
[; ;pic16f1507.h: 739: unsigned :1;
[; ;pic16f1507.h: 740: unsigned nT1SYNC :1;
[; ;pic16f1507.h: 741: unsigned T1OSCEN :1;
[; ;pic16f1507.h: 742: unsigned T1CKPS :2;
[; ;pic16f1507.h: 743: unsigned TMR1CS :2;
[; ;pic16f1507.h: 744: };
[; ;pic16f1507.h: 745: struct {
[; ;pic16f1507.h: 746: unsigned :4;
[; ;pic16f1507.h: 747: unsigned T1CKPS0 :1;
[; ;pic16f1507.h: 748: unsigned T1CKPS1 :1;
[; ;pic16f1507.h: 749: unsigned TMR1CS0 :1;
[; ;pic16f1507.h: 750: unsigned TMR1CS1 :1;
[; ;pic16f1507.h: 751: };
[; ;pic16f1507.h: 752: } T1CONbits_t;
[; ;pic16f1507.h: 753: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1507.h: 803: extern volatile unsigned char T1GCON @ 0x019;
"805
[; ;pic16f1507.h: 805: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1507.h: 808: typedef union {
[; ;pic16f1507.h: 809: struct {
[; ;pic16f1507.h: 810: unsigned T1GSS :2;
[; ;pic16f1507.h: 811: unsigned T1GVAL :1;
[; ;pic16f1507.h: 812: unsigned T1GGO_nDONE :1;
[; ;pic16f1507.h: 813: unsigned T1GSPM :1;
[; ;pic16f1507.h: 814: unsigned T1GTM :1;
[; ;pic16f1507.h: 815: unsigned T1GPOL :1;
[; ;pic16f1507.h: 816: unsigned TMR1GE :1;
[; ;pic16f1507.h: 817: };
[; ;pic16f1507.h: 818: struct {
[; ;pic16f1507.h: 819: unsigned T1GSS0 :1;
[; ;pic16f1507.h: 820: unsigned T1GSS1 :1;
[; ;pic16f1507.h: 821: };
[; ;pic16f1507.h: 822: } T1GCONbits_t;
[; ;pic16f1507.h: 823: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1507.h: 873: extern volatile unsigned char TMR2 @ 0x01A;
"875
[; ;pic16f1507.h: 875: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1507.h: 878: typedef union {
[; ;pic16f1507.h: 879: struct {
[; ;pic16f1507.h: 880: unsigned TMR2 :8;
[; ;pic16f1507.h: 881: };
[; ;pic16f1507.h: 882: } TMR2bits_t;
[; ;pic16f1507.h: 883: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1507.h: 893: extern volatile unsigned char PR2 @ 0x01B;
"895
[; ;pic16f1507.h: 895: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1507.h: 898: typedef union {
[; ;pic16f1507.h: 899: struct {
[; ;pic16f1507.h: 900: unsigned PR2 :8;
[; ;pic16f1507.h: 901: };
[; ;pic16f1507.h: 902: } PR2bits_t;
[; ;pic16f1507.h: 903: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1507.h: 913: extern volatile unsigned char T2CON @ 0x01C;
"915
[; ;pic16f1507.h: 915: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1507.h: 918: typedef union {
[; ;pic16f1507.h: 919: struct {
[; ;pic16f1507.h: 920: unsigned T2CKPS :2;
[; ;pic16f1507.h: 921: unsigned TMR2ON :1;
[; ;pic16f1507.h: 922: unsigned T2OUTPS :4;
[; ;pic16f1507.h: 923: };
[; ;pic16f1507.h: 924: struct {
[; ;pic16f1507.h: 925: unsigned T2CKPS0 :1;
[; ;pic16f1507.h: 926: unsigned T2CKPS1 :1;
[; ;pic16f1507.h: 927: unsigned :1;
[; ;pic16f1507.h: 928: unsigned TOUTPS0 :1;
[; ;pic16f1507.h: 929: unsigned TOUTPS1 :1;
[; ;pic16f1507.h: 930: unsigned TOUTPS2 :1;
[; ;pic16f1507.h: 931: unsigned TOUTPS3 :1;
[; ;pic16f1507.h: 932: };
[; ;pic16f1507.h: 933: } T2CONbits_t;
[; ;pic16f1507.h: 934: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1507.h: 984: extern volatile unsigned char TRISA @ 0x08C;
"986
[; ;pic16f1507.h: 986: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1507.h: 989: typedef union {
[; ;pic16f1507.h: 990: struct {
[; ;pic16f1507.h: 991: unsigned TRISA0 :1;
[; ;pic16f1507.h: 992: unsigned TRISA1 :1;
[; ;pic16f1507.h: 993: unsigned TRISA2 :1;
[; ;pic16f1507.h: 994: unsigned TRISA3 :1;
[; ;pic16f1507.h: 995: unsigned TRISA4 :1;
[; ;pic16f1507.h: 996: unsigned TRISA5 :1;
[; ;pic16f1507.h: 997: };
[; ;pic16f1507.h: 998: } TRISAbits_t;
[; ;pic16f1507.h: 999: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1507.h: 1034: extern volatile unsigned char TRISB @ 0x08D;
"1036
[; ;pic16f1507.h: 1036: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1507.h: 1039: typedef union {
[; ;pic16f1507.h: 1040: struct {
[; ;pic16f1507.h: 1041: unsigned :4;
[; ;pic16f1507.h: 1042: unsigned TRISB4 :1;
[; ;pic16f1507.h: 1043: unsigned TRISB5 :1;
[; ;pic16f1507.h: 1044: unsigned TRISB6 :1;
[; ;pic16f1507.h: 1045: unsigned TRISB7 :1;
[; ;pic16f1507.h: 1046: };
[; ;pic16f1507.h: 1047: } TRISBbits_t;
[; ;pic16f1507.h: 1048: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1507.h: 1073: extern volatile unsigned char TRISC @ 0x08E;
"1075
[; ;pic16f1507.h: 1075: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1507.h: 1078: typedef union {
[; ;pic16f1507.h: 1079: struct {
[; ;pic16f1507.h: 1080: unsigned TRISC0 :1;
[; ;pic16f1507.h: 1081: unsigned TRISC1 :1;
[; ;pic16f1507.h: 1082: unsigned TRISC2 :1;
[; ;pic16f1507.h: 1083: unsigned TRISC3 :1;
[; ;pic16f1507.h: 1084: unsigned TRISC4 :1;
[; ;pic16f1507.h: 1085: unsigned TRISC5 :1;
[; ;pic16f1507.h: 1086: unsigned TRISC6 :1;
[; ;pic16f1507.h: 1087: unsigned TRISC7 :1;
[; ;pic16f1507.h: 1088: };
[; ;pic16f1507.h: 1089: } TRISCbits_t;
[; ;pic16f1507.h: 1090: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1507.h: 1135: extern volatile unsigned char PIE1 @ 0x091;
"1137
[; ;pic16f1507.h: 1137: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1507.h: 1140: typedef union {
[; ;pic16f1507.h: 1141: struct {
[; ;pic16f1507.h: 1142: unsigned TMR1IE :1;
[; ;pic16f1507.h: 1143: unsigned TMR2IE :1;
[; ;pic16f1507.h: 1144: unsigned :4;
[; ;pic16f1507.h: 1145: unsigned ADIE :1;
[; ;pic16f1507.h: 1146: unsigned TMR1GIE :1;
[; ;pic16f1507.h: 1147: };
[; ;pic16f1507.h: 1148: } PIE1bits_t;
[; ;pic16f1507.h: 1149: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1507.h: 1174: extern volatile unsigned char PIE2 @ 0x092;
"1176
[; ;pic16f1507.h: 1176: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1507.h: 1179: typedef union {
[; ;pic16f1507.h: 1180: struct {
[; ;pic16f1507.h: 1181: unsigned :2;
[; ;pic16f1507.h: 1182: unsigned NCO1IE :1;
[; ;pic16f1507.h: 1183: };
[; ;pic16f1507.h: 1184: } PIE2bits_t;
[; ;pic16f1507.h: 1185: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1507.h: 1195: extern volatile unsigned char PIE3 @ 0x093;
"1197
[; ;pic16f1507.h: 1197: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1507.h: 1200: typedef union {
[; ;pic16f1507.h: 1201: struct {
[; ;pic16f1507.h: 1202: unsigned CLC1IE :1;
[; ;pic16f1507.h: 1203: unsigned CLC2IE :1;
[; ;pic16f1507.h: 1204: };
[; ;pic16f1507.h: 1205: } PIE3bits_t;
[; ;pic16f1507.h: 1206: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1507.h: 1221: extern volatile unsigned char OPTION_REG @ 0x095;
"1223
[; ;pic16f1507.h: 1223: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1507.h: 1226: typedef union {
[; ;pic16f1507.h: 1227: struct {
[; ;pic16f1507.h: 1228: unsigned PS :3;
[; ;pic16f1507.h: 1229: unsigned PSA :1;
[; ;pic16f1507.h: 1230: unsigned TMR0SE :1;
[; ;pic16f1507.h: 1231: unsigned TMR0CS :1;
[; ;pic16f1507.h: 1232: unsigned INTEDG :1;
[; ;pic16f1507.h: 1233: unsigned nWPUEN :1;
[; ;pic16f1507.h: 1234: };
[; ;pic16f1507.h: 1235: struct {
[; ;pic16f1507.h: 1236: unsigned PS0 :1;
[; ;pic16f1507.h: 1237: unsigned PS1 :1;
[; ;pic16f1507.h: 1238: unsigned PS2 :1;
[; ;pic16f1507.h: 1239: unsigned :1;
[; ;pic16f1507.h: 1240: unsigned T0SE :1;
[; ;pic16f1507.h: 1241: unsigned T0CS :1;
[; ;pic16f1507.h: 1242: };
[; ;pic16f1507.h: 1243: } OPTION_REGbits_t;
[; ;pic16f1507.h: 1244: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1507.h: 1304: extern volatile unsigned char PCON @ 0x096;
"1306
[; ;pic16f1507.h: 1306: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1507.h: 1309: typedef union {
[; ;pic16f1507.h: 1310: struct {
[; ;pic16f1507.h: 1311: unsigned nBOR :1;
[; ;pic16f1507.h: 1312: unsigned nPOR :1;
[; ;pic16f1507.h: 1313: unsigned nRI :1;
[; ;pic16f1507.h: 1314: unsigned nRMCLR :1;
[; ;pic16f1507.h: 1315: unsigned nRWDT :1;
[; ;pic16f1507.h: 1316: unsigned :1;
[; ;pic16f1507.h: 1317: unsigned STKUNF :1;
[; ;pic16f1507.h: 1318: unsigned STKOVF :1;
[; ;pic16f1507.h: 1319: };
[; ;pic16f1507.h: 1320: } PCONbits_t;
[; ;pic16f1507.h: 1321: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1507.h: 1361: extern volatile unsigned char WDTCON @ 0x097;
"1363
[; ;pic16f1507.h: 1363: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1507.h: 1366: typedef union {
[; ;pic16f1507.h: 1367: struct {
[; ;pic16f1507.h: 1368: unsigned SWDTEN :1;
[; ;pic16f1507.h: 1369: unsigned WDTPS :5;
[; ;pic16f1507.h: 1370: };
[; ;pic16f1507.h: 1371: struct {
[; ;pic16f1507.h: 1372: unsigned :1;
[; ;pic16f1507.h: 1373: unsigned WDTPS0 :1;
[; ;pic16f1507.h: 1374: unsigned WDTPS1 :1;
[; ;pic16f1507.h: 1375: unsigned WDTPS2 :1;
[; ;pic16f1507.h: 1376: unsigned WDTPS3 :1;
[; ;pic16f1507.h: 1377: unsigned WDTPS4 :1;
[; ;pic16f1507.h: 1378: };
[; ;pic16f1507.h: 1379: } WDTCONbits_t;
[; ;pic16f1507.h: 1380: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1507.h: 1420: extern volatile unsigned char OSCCON @ 0x099;
"1422
[; ;pic16f1507.h: 1422: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1507.h: 1425: typedef union {
[; ;pic16f1507.h: 1426: struct {
[; ;pic16f1507.h: 1427: unsigned SCS :2;
[; ;pic16f1507.h: 1428: unsigned :1;
[; ;pic16f1507.h: 1429: unsigned IRCF :4;
[; ;pic16f1507.h: 1430: };
[; ;pic16f1507.h: 1431: struct {
[; ;pic16f1507.h: 1432: unsigned SCS0 :1;
[; ;pic16f1507.h: 1433: unsigned SCS1 :1;
[; ;pic16f1507.h: 1434: unsigned :1;
[; ;pic16f1507.h: 1435: unsigned IRCF0 :1;
[; ;pic16f1507.h: 1436: unsigned IRCF1 :1;
[; ;pic16f1507.h: 1437: unsigned IRCF2 :1;
[; ;pic16f1507.h: 1438: unsigned IRCF3 :1;
[; ;pic16f1507.h: 1439: };
[; ;pic16f1507.h: 1440: } OSCCONbits_t;
[; ;pic16f1507.h: 1441: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1507.h: 1486: extern volatile unsigned char OSCSTAT @ 0x09A;
"1488
[; ;pic16f1507.h: 1488: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1507.h: 1491: typedef union {
[; ;pic16f1507.h: 1492: struct {
[; ;pic16f1507.h: 1493: unsigned HFIOFS :1;
[; ;pic16f1507.h: 1494: unsigned LFIOFR :1;
[; ;pic16f1507.h: 1495: unsigned :2;
[; ;pic16f1507.h: 1496: unsigned HFIOFR :1;
[; ;pic16f1507.h: 1497: unsigned OSTS :1;
[; ;pic16f1507.h: 1498: unsigned :1;
[; ;pic16f1507.h: 1499: unsigned SOSCR :1;
[; ;pic16f1507.h: 1500: };
[; ;pic16f1507.h: 1501: } OSCSTATbits_t;
[; ;pic16f1507.h: 1502: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1507.h: 1532: extern volatile unsigned short ADRES @ 0x09B;
"1534
[; ;pic16f1507.h: 1534: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1507.h: 1539: extern volatile unsigned char ADRESL @ 0x09B;
"1541
[; ;pic16f1507.h: 1541: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1507.h: 1544: typedef union {
[; ;pic16f1507.h: 1545: struct {
[; ;pic16f1507.h: 1546: unsigned ADRESL :8;
[; ;pic16f1507.h: 1547: };
[; ;pic16f1507.h: 1548: } ADRESLbits_t;
[; ;pic16f1507.h: 1549: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1507.h: 1559: extern volatile unsigned char ADRESH @ 0x09C;
"1561
[; ;pic16f1507.h: 1561: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1507.h: 1564: typedef union {
[; ;pic16f1507.h: 1565: struct {
[; ;pic16f1507.h: 1566: unsigned ADRESH :8;
[; ;pic16f1507.h: 1567: };
[; ;pic16f1507.h: 1568: } ADRESHbits_t;
[; ;pic16f1507.h: 1569: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1507.h: 1579: extern volatile unsigned char ADCON0 @ 0x09D;
"1581
[; ;pic16f1507.h: 1581: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1507.h: 1584: typedef union {
[; ;pic16f1507.h: 1585: struct {
[; ;pic16f1507.h: 1586: unsigned ADON :1;
[; ;pic16f1507.h: 1587: unsigned GO_nDONE :1;
[; ;pic16f1507.h: 1588: unsigned CHS :5;
[; ;pic16f1507.h: 1589: };
[; ;pic16f1507.h: 1590: struct {
[; ;pic16f1507.h: 1591: unsigned :1;
[; ;pic16f1507.h: 1592: unsigned ADGO :1;
[; ;pic16f1507.h: 1593: unsigned CHS0 :1;
[; ;pic16f1507.h: 1594: unsigned CHS1 :1;
[; ;pic16f1507.h: 1595: unsigned CHS2 :1;
[; ;pic16f1507.h: 1596: unsigned CHS3 :1;
[; ;pic16f1507.h: 1597: unsigned CHS4 :1;
[; ;pic16f1507.h: 1598: };
[; ;pic16f1507.h: 1599: struct {
[; ;pic16f1507.h: 1600: unsigned :1;
[; ;pic16f1507.h: 1601: unsigned GO :1;
[; ;pic16f1507.h: 1602: };
[; ;pic16f1507.h: 1603: } ADCON0bits_t;
[; ;pic16f1507.h: 1604: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1507.h: 1659: extern volatile unsigned char ADCON1 @ 0x09E;
"1661
[; ;pic16f1507.h: 1661: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1507.h: 1664: typedef union {
[; ;pic16f1507.h: 1665: struct {
[; ;pic16f1507.h: 1666: unsigned ADPREF :2;
[; ;pic16f1507.h: 1667: unsigned :2;
[; ;pic16f1507.h: 1668: unsigned ADCS :3;
[; ;pic16f1507.h: 1669: unsigned ADFM :1;
[; ;pic16f1507.h: 1670: };
[; ;pic16f1507.h: 1671: struct {
[; ;pic16f1507.h: 1672: unsigned ADPREF0 :1;
[; ;pic16f1507.h: 1673: unsigned ADPREF1 :1;
[; ;pic16f1507.h: 1674: unsigned :2;
[; ;pic16f1507.h: 1675: unsigned ADCS0 :1;
[; ;pic16f1507.h: 1676: unsigned ADCS1 :1;
[; ;pic16f1507.h: 1677: unsigned ADCS2 :1;
[; ;pic16f1507.h: 1678: };
[; ;pic16f1507.h: 1679: } ADCON1bits_t;
[; ;pic16f1507.h: 1680: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1507.h: 1725: extern volatile unsigned char ADCON2 @ 0x09F;
"1727
[; ;pic16f1507.h: 1727: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1507.h: 1730: typedef union {
[; ;pic16f1507.h: 1731: struct {
[; ;pic16f1507.h: 1732: unsigned :4;
[; ;pic16f1507.h: 1733: unsigned TRIGSEL :4;
[; ;pic16f1507.h: 1734: };
[; ;pic16f1507.h: 1735: struct {
[; ;pic16f1507.h: 1736: unsigned :4;
[; ;pic16f1507.h: 1737: unsigned TRIGSEL0 :1;
[; ;pic16f1507.h: 1738: unsigned TRIGSEL1 :1;
[; ;pic16f1507.h: 1739: unsigned TRIGSEL2 :1;
[; ;pic16f1507.h: 1740: unsigned TRIGSEL3 :1;
[; ;pic16f1507.h: 1741: };
[; ;pic16f1507.h: 1742: } ADCON2bits_t;
[; ;pic16f1507.h: 1743: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1507.h: 1773: extern volatile unsigned char LATA @ 0x10C;
"1775
[; ;pic16f1507.h: 1775: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1507.h: 1778: typedef union {
[; ;pic16f1507.h: 1779: struct {
[; ;pic16f1507.h: 1780: unsigned LATA0 :1;
[; ;pic16f1507.h: 1781: unsigned LATA1 :1;
[; ;pic16f1507.h: 1782: unsigned LATA2 :1;
[; ;pic16f1507.h: 1783: unsigned :1;
[; ;pic16f1507.h: 1784: unsigned LATA4 :1;
[; ;pic16f1507.h: 1785: unsigned LATA5 :1;
[; ;pic16f1507.h: 1786: };
[; ;pic16f1507.h: 1787: } LATAbits_t;
[; ;pic16f1507.h: 1788: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1507.h: 1818: extern volatile unsigned char LATB @ 0x10D;
"1820
[; ;pic16f1507.h: 1820: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1507.h: 1823: typedef union {
[; ;pic16f1507.h: 1824: struct {
[; ;pic16f1507.h: 1825: unsigned :4;
[; ;pic16f1507.h: 1826: unsigned LATB4 :1;
[; ;pic16f1507.h: 1827: unsigned LATB5 :1;
[; ;pic16f1507.h: 1828: unsigned LATB6 :1;
[; ;pic16f1507.h: 1829: unsigned LATB7 :1;
[; ;pic16f1507.h: 1830: };
[; ;pic16f1507.h: 1831: } LATBbits_t;
[; ;pic16f1507.h: 1832: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1507.h: 1857: extern volatile unsigned char LATC @ 0x10E;
"1859
[; ;pic16f1507.h: 1859: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1507.h: 1862: typedef union {
[; ;pic16f1507.h: 1863: struct {
[; ;pic16f1507.h: 1864: unsigned LATC0 :1;
[; ;pic16f1507.h: 1865: unsigned LATC1 :1;
[; ;pic16f1507.h: 1866: unsigned LATC2 :1;
[; ;pic16f1507.h: 1867: unsigned LATC3 :1;
[; ;pic16f1507.h: 1868: unsigned LATC4 :1;
[; ;pic16f1507.h: 1869: unsigned LATC5 :1;
[; ;pic16f1507.h: 1870: unsigned LATC6 :1;
[; ;pic16f1507.h: 1871: unsigned LATC7 :1;
[; ;pic16f1507.h: 1872: };
[; ;pic16f1507.h: 1873: } LATCbits_t;
[; ;pic16f1507.h: 1874: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1507.h: 1919: extern volatile unsigned char BORCON @ 0x116;
"1921
[; ;pic16f1507.h: 1921: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1507.h: 1924: typedef union {
[; ;pic16f1507.h: 1925: struct {
[; ;pic16f1507.h: 1926: unsigned BORRDY :1;
[; ;pic16f1507.h: 1927: unsigned :5;
[; ;pic16f1507.h: 1928: unsigned BORFS :1;
[; ;pic16f1507.h: 1929: unsigned SBOREN :1;
[; ;pic16f1507.h: 1930: };
[; ;pic16f1507.h: 1931: } BORCONbits_t;
[; ;pic16f1507.h: 1932: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1507.h: 1952: extern volatile unsigned char FVRCON @ 0x117;
"1954
[; ;pic16f1507.h: 1954: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1507.h: 1957: typedef union {
[; ;pic16f1507.h: 1958: struct {
[; ;pic16f1507.h: 1959: unsigned ADFVR :2;
[; ;pic16f1507.h: 1960: unsigned :2;
[; ;pic16f1507.h: 1961: unsigned TSRNG :1;
[; ;pic16f1507.h: 1962: unsigned TSEN :1;
[; ;pic16f1507.h: 1963: unsigned FVRRDY :1;
[; ;pic16f1507.h: 1964: unsigned FVREN :1;
[; ;pic16f1507.h: 1965: };
[; ;pic16f1507.h: 1966: struct {
[; ;pic16f1507.h: 1967: unsigned ADFVR0 :1;
[; ;pic16f1507.h: 1968: unsigned ADFVR1 :1;
[; ;pic16f1507.h: 1969: };
[; ;pic16f1507.h: 1970: } FVRCONbits_t;
[; ;pic16f1507.h: 1971: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1507.h: 2011: extern volatile unsigned char APFCON @ 0x11D;
"2013
[; ;pic16f1507.h: 2013: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1507.h: 2016: typedef union {
[; ;pic16f1507.h: 2017: struct {
[; ;pic16f1507.h: 2018: unsigned NCO1SEL :1;
[; ;pic16f1507.h: 2019: unsigned CLC1SEL :1;
[; ;pic16f1507.h: 2020: };
[; ;pic16f1507.h: 2021: } APFCONbits_t;
[; ;pic16f1507.h: 2022: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1507.h: 2037: extern volatile unsigned char ANSELA @ 0x18C;
"2039
[; ;pic16f1507.h: 2039: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1507.h: 2042: typedef union {
[; ;pic16f1507.h: 2043: struct {
[; ;pic16f1507.h: 2044: unsigned ANSA0 :1;
[; ;pic16f1507.h: 2045: unsigned ANSA1 :1;
[; ;pic16f1507.h: 2046: unsigned ANSA2 :1;
[; ;pic16f1507.h: 2047: unsigned :1;
[; ;pic16f1507.h: 2048: unsigned ANSA4 :1;
[; ;pic16f1507.h: 2049: };
[; ;pic16f1507.h: 2050: struct {
[; ;pic16f1507.h: 2051: unsigned ANSELA :6;
[; ;pic16f1507.h: 2052: };
[; ;pic16f1507.h: 2053: } ANSELAbits_t;
[; ;pic16f1507.h: 2054: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1507.h: 2084: extern volatile unsigned char ANSELB @ 0x18D;
"2086
[; ;pic16f1507.h: 2086: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1507.h: 2089: typedef union {
[; ;pic16f1507.h: 2090: struct {
[; ;pic16f1507.h: 2091: unsigned :4;
[; ;pic16f1507.h: 2092: unsigned ANSB4 :1;
[; ;pic16f1507.h: 2093: unsigned ANSB5 :1;
[; ;pic16f1507.h: 2094: };
[; ;pic16f1507.h: 2095: struct {
[; ;pic16f1507.h: 2096: unsigned ANSELB :6;
[; ;pic16f1507.h: 2097: };
[; ;pic16f1507.h: 2098: } ANSELBbits_t;
[; ;pic16f1507.h: 2099: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1507.h: 2119: extern volatile unsigned char ANSELC @ 0x18E;
"2121
[; ;pic16f1507.h: 2121: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1507.h: 2124: typedef union {
[; ;pic16f1507.h: 2125: struct {
[; ;pic16f1507.h: 2126: unsigned ANSC0 :1;
[; ;pic16f1507.h: 2127: unsigned ANSC1 :1;
[; ;pic16f1507.h: 2128: unsigned ANSC2 :1;
[; ;pic16f1507.h: 2129: unsigned ANSC3 :1;
[; ;pic16f1507.h: 2130: unsigned :2;
[; ;pic16f1507.h: 2131: unsigned ANSC6 :1;
[; ;pic16f1507.h: 2132: unsigned ANSC7 :1;
[; ;pic16f1507.h: 2133: };
[; ;pic16f1507.h: 2134: struct {
[; ;pic16f1507.h: 2135: unsigned ANSELC :8;
[; ;pic16f1507.h: 2136: };
[; ;pic16f1507.h: 2137: } ANSELCbits_t;
[; ;pic16f1507.h: 2138: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1507.h: 2178: extern volatile unsigned short PMADR @ 0x191;
"2180
[; ;pic16f1507.h: 2180: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1507.h: 2185: extern volatile unsigned char PMADRL @ 0x191;
"2187
[; ;pic16f1507.h: 2187: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1507.h: 2190: typedef union {
[; ;pic16f1507.h: 2191: struct {
[; ;pic16f1507.h: 2192: unsigned PMADRL :8;
[; ;pic16f1507.h: 2193: };
[; ;pic16f1507.h: 2194: } PMADRLbits_t;
[; ;pic16f1507.h: 2195: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1507.h: 2205: extern volatile unsigned char PMADRH @ 0x192;
"2207
[; ;pic16f1507.h: 2207: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1507.h: 2210: typedef union {
[; ;pic16f1507.h: 2211: struct {
[; ;pic16f1507.h: 2212: unsigned PMADRH :7;
[; ;pic16f1507.h: 2213: };
[; ;pic16f1507.h: 2214: } PMADRHbits_t;
[; ;pic16f1507.h: 2215: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1507.h: 2225: extern volatile unsigned short PMDAT @ 0x193;
"2227
[; ;pic16f1507.h: 2227: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1507.h: 2232: extern volatile unsigned char PMDATL @ 0x193;
"2234
[; ;pic16f1507.h: 2234: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1507.h: 2237: typedef union {
[; ;pic16f1507.h: 2238: struct {
[; ;pic16f1507.h: 2239: unsigned PMDATL :8;
[; ;pic16f1507.h: 2240: };
[; ;pic16f1507.h: 2241: } PMDATLbits_t;
[; ;pic16f1507.h: 2242: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1507.h: 2252: extern volatile unsigned char PMDATH @ 0x194;
"2254
[; ;pic16f1507.h: 2254: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1507.h: 2257: typedef union {
[; ;pic16f1507.h: 2258: struct {
[; ;pic16f1507.h: 2259: unsigned PMDATH :6;
[; ;pic16f1507.h: 2260: };
[; ;pic16f1507.h: 2261: } PMDATHbits_t;
[; ;pic16f1507.h: 2262: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1507.h: 2272: extern volatile unsigned char PMCON1 @ 0x195;
"2274
[; ;pic16f1507.h: 2274: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1507.h: 2277: typedef union {
[; ;pic16f1507.h: 2278: struct {
[; ;pic16f1507.h: 2279: unsigned RD :1;
[; ;pic16f1507.h: 2280: unsigned WR :1;
[; ;pic16f1507.h: 2281: unsigned WREN :1;
[; ;pic16f1507.h: 2282: unsigned WRERR :1;
[; ;pic16f1507.h: 2283: unsigned FREE :1;
[; ;pic16f1507.h: 2284: unsigned LWLO :1;
[; ;pic16f1507.h: 2285: unsigned CFGS :1;
[; ;pic16f1507.h: 2286: };
[; ;pic16f1507.h: 2287: } PMCON1bits_t;
[; ;pic16f1507.h: 2288: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1507.h: 2328: extern volatile unsigned char PMCON2 @ 0x196;
"2330
[; ;pic16f1507.h: 2330: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1507.h: 2333: typedef union {
[; ;pic16f1507.h: 2334: struct {
[; ;pic16f1507.h: 2335: unsigned PMCON2 :8;
[; ;pic16f1507.h: 2336: };
[; ;pic16f1507.h: 2337: } PMCON2bits_t;
[; ;pic16f1507.h: 2338: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1507.h: 2348: extern volatile unsigned char VREGCON @ 0x197;
"2350
[; ;pic16f1507.h: 2350: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1507.h: 2353: typedef union {
[; ;pic16f1507.h: 2354: struct {
[; ;pic16f1507.h: 2355: unsigned VREGPM :2;
[; ;pic16f1507.h: 2356: };
[; ;pic16f1507.h: 2357: struct {
[; ;pic16f1507.h: 2358: unsigned VREGPM0 :1;
[; ;pic16f1507.h: 2359: unsigned VREGPM1 :1;
[; ;pic16f1507.h: 2360: };
[; ;pic16f1507.h: 2361: } VREGCONbits_t;
[; ;pic16f1507.h: 2362: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1507.h: 2382: extern volatile unsigned char WPUA @ 0x20C;
"2384
[; ;pic16f1507.h: 2384: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1507.h: 2387: typedef union {
[; ;pic16f1507.h: 2388: struct {
[; ;pic16f1507.h: 2389: unsigned WPUA0 :1;
[; ;pic16f1507.h: 2390: unsigned WPUA1 :1;
[; ;pic16f1507.h: 2391: unsigned WPUA2 :1;
[; ;pic16f1507.h: 2392: unsigned WPUA3 :1;
[; ;pic16f1507.h: 2393: unsigned WPUA4 :1;
[; ;pic16f1507.h: 2394: unsigned WPUA5 :1;
[; ;pic16f1507.h: 2395: };
[; ;pic16f1507.h: 2396: struct {
[; ;pic16f1507.h: 2397: unsigned WPUA :6;
[; ;pic16f1507.h: 2398: };
[; ;pic16f1507.h: 2399: } WPUAbits_t;
[; ;pic16f1507.h: 2400: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1507.h: 2440: extern volatile unsigned char WPUB @ 0x20D;
"2442
[; ;pic16f1507.h: 2442: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1507.h: 2445: typedef union {
[; ;pic16f1507.h: 2446: struct {
[; ;pic16f1507.h: 2447: unsigned :4;
[; ;pic16f1507.h: 2448: unsigned WPUB4 :1;
[; ;pic16f1507.h: 2449: unsigned WPUB5 :1;
[; ;pic16f1507.h: 2450: unsigned WPUB6 :1;
[; ;pic16f1507.h: 2451: unsigned WPUB7 :1;
[; ;pic16f1507.h: 2452: };
[; ;pic16f1507.h: 2453: struct {
[; ;pic16f1507.h: 2454: unsigned :4;
[; ;pic16f1507.h: 2455: unsigned WPUB :4;
[; ;pic16f1507.h: 2456: };
[; ;pic16f1507.h: 2457: } WPUBbits_t;
[; ;pic16f1507.h: 2458: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1507.h: 2488: extern volatile unsigned char IOCAP @ 0x391;
"2490
[; ;pic16f1507.h: 2490: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1507.h: 2493: typedef union {
[; ;pic16f1507.h: 2494: struct {
[; ;pic16f1507.h: 2495: unsigned IOCAP0 :1;
[; ;pic16f1507.h: 2496: unsigned IOCAP1 :1;
[; ;pic16f1507.h: 2497: unsigned IOCAP2 :1;
[; ;pic16f1507.h: 2498: unsigned IOCAP3 :1;
[; ;pic16f1507.h: 2499: unsigned IOCAP4 :1;
[; ;pic16f1507.h: 2500: unsigned IOCAP5 :1;
[; ;pic16f1507.h: 2501: };
[; ;pic16f1507.h: 2502: struct {
[; ;pic16f1507.h: 2503: unsigned IOCAP :6;
[; ;pic16f1507.h: 2504: };
[; ;pic16f1507.h: 2505: } IOCAPbits_t;
[; ;pic16f1507.h: 2506: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1507.h: 2546: extern volatile unsigned char IOCAN @ 0x392;
"2548
[; ;pic16f1507.h: 2548: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1507.h: 2551: typedef union {
[; ;pic16f1507.h: 2552: struct {
[; ;pic16f1507.h: 2553: unsigned IOCAN0 :1;
[; ;pic16f1507.h: 2554: unsigned IOCAN1 :1;
[; ;pic16f1507.h: 2555: unsigned IOCAN2 :1;
[; ;pic16f1507.h: 2556: unsigned IOCAN3 :1;
[; ;pic16f1507.h: 2557: unsigned IOCAN4 :1;
[; ;pic16f1507.h: 2558: unsigned IOCAN5 :1;
[; ;pic16f1507.h: 2559: };
[; ;pic16f1507.h: 2560: struct {
[; ;pic16f1507.h: 2561: unsigned IOCAN :6;
[; ;pic16f1507.h: 2562: };
[; ;pic16f1507.h: 2563: } IOCANbits_t;
[; ;pic16f1507.h: 2564: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1507.h: 2604: extern volatile unsigned char IOCAF @ 0x393;
"2606
[; ;pic16f1507.h: 2606: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1507.h: 2609: typedef union {
[; ;pic16f1507.h: 2610: struct {
[; ;pic16f1507.h: 2611: unsigned IOCAF0 :1;
[; ;pic16f1507.h: 2612: unsigned IOCAF1 :1;
[; ;pic16f1507.h: 2613: unsigned IOCAF2 :1;
[; ;pic16f1507.h: 2614: unsigned IOCAF3 :1;
[; ;pic16f1507.h: 2615: unsigned IOCAF4 :1;
[; ;pic16f1507.h: 2616: unsigned IOCAF5 :1;
[; ;pic16f1507.h: 2617: };
[; ;pic16f1507.h: 2618: struct {
[; ;pic16f1507.h: 2619: unsigned IOCAF :6;
[; ;pic16f1507.h: 2620: };
[; ;pic16f1507.h: 2621: } IOCAFbits_t;
[; ;pic16f1507.h: 2622: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1507.h: 2662: extern volatile unsigned char IOCBP @ 0x394;
"2664
[; ;pic16f1507.h: 2664: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1507.h: 2667: typedef union {
[; ;pic16f1507.h: 2668: struct {
[; ;pic16f1507.h: 2669: unsigned :4;
[; ;pic16f1507.h: 2670: unsigned IOCBP4 :1;
[; ;pic16f1507.h: 2671: unsigned IOCBP5 :1;
[; ;pic16f1507.h: 2672: unsigned IOCBP6 :1;
[; ;pic16f1507.h: 2673: unsigned IOCBP7 :1;
[; ;pic16f1507.h: 2674: };
[; ;pic16f1507.h: 2675: struct {
[; ;pic16f1507.h: 2676: unsigned :4;
[; ;pic16f1507.h: 2677: unsigned IOCBP :4;
[; ;pic16f1507.h: 2678: };
[; ;pic16f1507.h: 2679: } IOCBPbits_t;
[; ;pic16f1507.h: 2680: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1507.h: 2710: extern volatile unsigned char IOCBN @ 0x395;
"2712
[; ;pic16f1507.h: 2712: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1507.h: 2715: typedef union {
[; ;pic16f1507.h: 2716: struct {
[; ;pic16f1507.h: 2717: unsigned :4;
[; ;pic16f1507.h: 2718: unsigned IOCBN4 :1;
[; ;pic16f1507.h: 2719: unsigned IOCBN5 :1;
[; ;pic16f1507.h: 2720: unsigned IOCBN6 :1;
[; ;pic16f1507.h: 2721: unsigned IOCBN7 :1;
[; ;pic16f1507.h: 2722: };
[; ;pic16f1507.h: 2723: struct {
[; ;pic16f1507.h: 2724: unsigned :4;
[; ;pic16f1507.h: 2725: unsigned IOCBN :4;
[; ;pic16f1507.h: 2726: };
[; ;pic16f1507.h: 2727: } IOCBNbits_t;
[; ;pic16f1507.h: 2728: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1507.h: 2758: extern volatile unsigned char IOCBF @ 0x396;
"2760
[; ;pic16f1507.h: 2760: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1507.h: 2763: typedef union {
[; ;pic16f1507.h: 2764: struct {
[; ;pic16f1507.h: 2765: unsigned :4;
[; ;pic16f1507.h: 2766: unsigned IOCBF4 :1;
[; ;pic16f1507.h: 2767: unsigned IOCBF5 :1;
[; ;pic16f1507.h: 2768: unsigned IOCBF6 :1;
[; ;pic16f1507.h: 2769: unsigned IOCBF7 :1;
[; ;pic16f1507.h: 2770: };
[; ;pic16f1507.h: 2771: struct {
[; ;pic16f1507.h: 2772: unsigned :4;
[; ;pic16f1507.h: 2773: unsigned IOCBF :4;
[; ;pic16f1507.h: 2774: };
[; ;pic16f1507.h: 2775: } IOCBFbits_t;
[; ;pic16f1507.h: 2776: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1507.h: 2807: extern volatile unsigned short long NCO1ACC @ 0x498;
"2810
[; ;pic16f1507.h: 2810: asm("NCO1ACC equ 0498h");
[; <" NCO1ACC equ 0498h ;# ">
[; ;pic16f1507.h: 2815: extern volatile unsigned char NCO1ACCL @ 0x498;
"2817
[; ;pic16f1507.h: 2817: asm("NCO1ACCL equ 0498h");
[; <" NCO1ACCL equ 0498h ;# ">
[; ;pic16f1507.h: 2820: typedef union {
[; ;pic16f1507.h: 2821: struct {
[; ;pic16f1507.h: 2822: unsigned NCO1ACC0 :1;
[; ;pic16f1507.h: 2823: unsigned NCO1ACC1 :1;
[; ;pic16f1507.h: 2824: unsigned NCO1ACC2 :1;
[; ;pic16f1507.h: 2825: unsigned NCO1ACC3 :1;
[; ;pic16f1507.h: 2826: unsigned NCO1ACC4 :1;
[; ;pic16f1507.h: 2827: unsigned NCO1ACC5 :1;
[; ;pic16f1507.h: 2828: unsigned NCO1ACC6 :1;
[; ;pic16f1507.h: 2829: unsigned NCO1ACC7 :1;
[; ;pic16f1507.h: 2830: };
[; ;pic16f1507.h: 2831: } NCO1ACCLbits_t;
[; ;pic16f1507.h: 2832: extern volatile NCO1ACCLbits_t NCO1ACCLbits @ 0x498;
[; ;pic16f1507.h: 2877: extern volatile unsigned char NCO1ACCH @ 0x499;
"2879
[; ;pic16f1507.h: 2879: asm("NCO1ACCH equ 0499h");
[; <" NCO1ACCH equ 0499h ;# ">
[; ;pic16f1507.h: 2882: typedef union {
[; ;pic16f1507.h: 2883: struct {
[; ;pic16f1507.h: 2884: unsigned NCO1ACC8 :1;
[; ;pic16f1507.h: 2885: unsigned NCO1ACC9 :1;
[; ;pic16f1507.h: 2886: unsigned NCO1ACC10 :1;
[; ;pic16f1507.h: 2887: unsigned NCO1ACC11 :1;
[; ;pic16f1507.h: 2888: unsigned NCO1ACC12 :1;
[; ;pic16f1507.h: 2889: unsigned NCO1ACC13 :1;
[; ;pic16f1507.h: 2890: unsigned NCO1ACC14 :1;
[; ;pic16f1507.h: 2891: unsigned NCO1ACC15 :1;
[; ;pic16f1507.h: 2892: };
[; ;pic16f1507.h: 2893: } NCO1ACCHbits_t;
[; ;pic16f1507.h: 2894: extern volatile NCO1ACCHbits_t NCO1ACCHbits @ 0x499;
[; ;pic16f1507.h: 2939: extern volatile unsigned char NCO1ACCU @ 0x49A;
"2941
[; ;pic16f1507.h: 2941: asm("NCO1ACCU equ 049Ah");
[; <" NCO1ACCU equ 049Ah ;# ">
[; ;pic16f1507.h: 2944: typedef union {
[; ;pic16f1507.h: 2945: struct {
[; ;pic16f1507.h: 2946: unsigned NCO1ACC16 :1;
[; ;pic16f1507.h: 2947: unsigned NCO1ACC17 :1;
[; ;pic16f1507.h: 2948: unsigned NCO1ACC18 :1;
[; ;pic16f1507.h: 2949: unsigned NCO1ACC19 :1;
[; ;pic16f1507.h: 2950: };
[; ;pic16f1507.h: 2951: } NCO1ACCUbits_t;
[; ;pic16f1507.h: 2952: extern volatile NCO1ACCUbits_t NCO1ACCUbits @ 0x49A;
[; ;pic16f1507.h: 2978: extern volatile unsigned short long NCO1INC @ 0x49B;
"2981
[; ;pic16f1507.h: 2981: asm("NCO1INC equ 049Bh");
[; <" NCO1INC equ 049Bh ;# ">
[; ;pic16f1507.h: 2986: extern volatile unsigned char NCO1INCL @ 0x49B;
"2988
[; ;pic16f1507.h: 2988: asm("NCO1INCL equ 049Bh");
[; <" NCO1INCL equ 049Bh ;# ">
[; ;pic16f1507.h: 2991: typedef union {
[; ;pic16f1507.h: 2992: struct {
[; ;pic16f1507.h: 2993: unsigned NCO1INC0 :1;
[; ;pic16f1507.h: 2994: unsigned NCO1INC1 :1;
[; ;pic16f1507.h: 2995: unsigned NCO1INC2 :1;
[; ;pic16f1507.h: 2996: unsigned NCO1INC3 :1;
[; ;pic16f1507.h: 2997: unsigned NCO1INC4 :1;
[; ;pic16f1507.h: 2998: unsigned NCO1INC5 :1;
[; ;pic16f1507.h: 2999: unsigned NCO1INC6 :1;
[; ;pic16f1507.h: 3000: unsigned NCO1INC7 :1;
[; ;pic16f1507.h: 3001: };
[; ;pic16f1507.h: 3002: } NCO1INCLbits_t;
[; ;pic16f1507.h: 3003: extern volatile NCO1INCLbits_t NCO1INCLbits @ 0x49B;
[; ;pic16f1507.h: 3048: extern volatile unsigned char NCO1INCH @ 0x49C;
"3050
[; ;pic16f1507.h: 3050: asm("NCO1INCH equ 049Ch");
[; <" NCO1INCH equ 049Ch ;# ">
[; ;pic16f1507.h: 3053: typedef union {
[; ;pic16f1507.h: 3054: struct {
[; ;pic16f1507.h: 3055: unsigned NCO1INC8 :1;
[; ;pic16f1507.h: 3056: unsigned NCO1INC9 :1;
[; ;pic16f1507.h: 3057: unsigned NCO1INC10 :1;
[; ;pic16f1507.h: 3058: unsigned NCO1INC11 :1;
[; ;pic16f1507.h: 3059: unsigned NCO1INC12 :1;
[; ;pic16f1507.h: 3060: unsigned NCO1INC13 :1;
[; ;pic16f1507.h: 3061: unsigned NCO1INC14 :1;
[; ;pic16f1507.h: 3062: unsigned NCO1INC15 :1;
[; ;pic16f1507.h: 3063: };
[; ;pic16f1507.h: 3064: } NCO1INCHbits_t;
[; ;pic16f1507.h: 3065: extern volatile NCO1INCHbits_t NCO1INCHbits @ 0x49C;
[; ;pic16f1507.h: 3110: extern volatile unsigned char NCO1INCU @ 0x49D;
"3112
[; ;pic16f1507.h: 3112: asm("NCO1INCU equ 049Dh");
[; <" NCO1INCU equ 049Dh ;# ">
[; ;pic16f1507.h: 3117: extern volatile unsigned char NCO1CON @ 0x49E;
"3119
[; ;pic16f1507.h: 3119: asm("NCO1CON equ 049Eh");
[; <" NCO1CON equ 049Eh ;# ">
[; ;pic16f1507.h: 3122: typedef union {
[; ;pic16f1507.h: 3123: struct {
[; ;pic16f1507.h: 3124: unsigned N1PFM :1;
[; ;pic16f1507.h: 3125: unsigned :3;
[; ;pic16f1507.h: 3126: unsigned N1POL :1;
[; ;pic16f1507.h: 3127: unsigned N1OUT :1;
[; ;pic16f1507.h: 3128: unsigned N1OE :1;
[; ;pic16f1507.h: 3129: unsigned N1EN :1;
[; ;pic16f1507.h: 3130: };
[; ;pic16f1507.h: 3131: } NCO1CONbits_t;
[; ;pic16f1507.h: 3132: extern volatile NCO1CONbits_t NCO1CONbits @ 0x49E;
[; ;pic16f1507.h: 3162: extern volatile unsigned char NCO1CLK @ 0x49F;
"3164
[; ;pic16f1507.h: 3164: asm("NCO1CLK equ 049Fh");
[; <" NCO1CLK equ 049Fh ;# ">
[; ;pic16f1507.h: 3167: typedef union {
[; ;pic16f1507.h: 3168: struct {
[; ;pic16f1507.h: 3169: unsigned N1CKS :4;
[; ;pic16f1507.h: 3170: unsigned :1;
[; ;pic16f1507.h: 3171: unsigned N1PWS :3;
[; ;pic16f1507.h: 3172: };
[; ;pic16f1507.h: 3173: struct {
[; ;pic16f1507.h: 3174: unsigned N1CKS0 :1;
[; ;pic16f1507.h: 3175: unsigned N1CKS1 :1;
[; ;pic16f1507.h: 3176: unsigned :3;
[; ;pic16f1507.h: 3177: unsigned N1PWS0 :1;
[; ;pic16f1507.h: 3178: unsigned N1PWS1 :1;
[; ;pic16f1507.h: 3179: unsigned N1PWS2 :1;
[; ;pic16f1507.h: 3180: };
[; ;pic16f1507.h: 3181: } NCO1CLKbits_t;
[; ;pic16f1507.h: 3182: extern volatile NCO1CLKbits_t NCO1CLKbits @ 0x49F;
[; ;pic16f1507.h: 3222: extern volatile unsigned char PWM1DCL @ 0x611;
"3224
[; ;pic16f1507.h: 3224: asm("PWM1DCL equ 0611h");
[; <" PWM1DCL equ 0611h ;# ">
[; ;pic16f1507.h: 3227: typedef union {
[; ;pic16f1507.h: 3228: struct {
[; ;pic16f1507.h: 3229: unsigned :6;
[; ;pic16f1507.h: 3230: unsigned PWM1DCL :2;
[; ;pic16f1507.h: 3231: };
[; ;pic16f1507.h: 3232: struct {
[; ;pic16f1507.h: 3233: unsigned :6;
[; ;pic16f1507.h: 3234: unsigned PWM1DCL0 :1;
[; ;pic16f1507.h: 3235: unsigned PWM1DCL1 :1;
[; ;pic16f1507.h: 3236: };
[; ;pic16f1507.h: 3237: } PWM1DCLbits_t;
[; ;pic16f1507.h: 3238: extern volatile PWM1DCLbits_t PWM1DCLbits @ 0x611;
[; ;pic16f1507.h: 3258: extern volatile unsigned char PWM1DCH @ 0x612;
"3260
[; ;pic16f1507.h: 3260: asm("PWM1DCH equ 0612h");
[; <" PWM1DCH equ 0612h ;# ">
[; ;pic16f1507.h: 3263: typedef union {
[; ;pic16f1507.h: 3264: struct {
[; ;pic16f1507.h: 3265: unsigned PWM1DCH :8;
[; ;pic16f1507.h: 3266: };
[; ;pic16f1507.h: 3267: struct {
[; ;pic16f1507.h: 3268: unsigned PWM1DCH0 :1;
[; ;pic16f1507.h: 3269: unsigned PWM1DCH1 :1;
[; ;pic16f1507.h: 3270: unsigned PWM1DCH2 :1;
[; ;pic16f1507.h: 3271: unsigned PWM1DCH3 :1;
[; ;pic16f1507.h: 3272: unsigned PWM1DCH4 :1;
[; ;pic16f1507.h: 3273: unsigned PWM1DCH5 :1;
[; ;pic16f1507.h: 3274: unsigned PWM1DCH6 :1;
[; ;pic16f1507.h: 3275: unsigned PWM1DCH7 :1;
[; ;pic16f1507.h: 3276: };
[; ;pic16f1507.h: 3277: } PWM1DCHbits_t;
[; ;pic16f1507.h: 3278: extern volatile PWM1DCHbits_t PWM1DCHbits @ 0x612;
[; ;pic16f1507.h: 3328: extern volatile unsigned char PWM1CON @ 0x613;
"3330
[; ;pic16f1507.h: 3330: asm("PWM1CON equ 0613h");
[; <" PWM1CON equ 0613h ;# ">
[; ;pic16f1507.h: 3333: extern volatile unsigned char PWM1CON0 @ 0x613;
"3335
[; ;pic16f1507.h: 3335: asm("PWM1CON0 equ 0613h");
[; <" PWM1CON0 equ 0613h ;# ">
[; ;pic16f1507.h: 3338: typedef union {
[; ;pic16f1507.h: 3339: struct {
[; ;pic16f1507.h: 3340: unsigned :4;
[; ;pic16f1507.h: 3341: unsigned PWM1POL :1;
[; ;pic16f1507.h: 3342: unsigned PWM1OUT :1;
[; ;pic16f1507.h: 3343: unsigned PWM1OE :1;
[; ;pic16f1507.h: 3344: unsigned PWM1EN :1;
[; ;pic16f1507.h: 3345: };
[; ;pic16f1507.h: 3346: } PWM1CONbits_t;
[; ;pic16f1507.h: 3347: extern volatile PWM1CONbits_t PWM1CONbits @ 0x613;
[; ;pic16f1507.h: 3370: typedef union {
[; ;pic16f1507.h: 3371: struct {
[; ;pic16f1507.h: 3372: unsigned :4;
[; ;pic16f1507.h: 3373: unsigned PWM1POL :1;
[; ;pic16f1507.h: 3374: unsigned PWM1OUT :1;
[; ;pic16f1507.h: 3375: unsigned PWM1OE :1;
[; ;pic16f1507.h: 3376: unsigned PWM1EN :1;
[; ;pic16f1507.h: 3377: };
[; ;pic16f1507.h: 3378: } PWM1CON0bits_t;
[; ;pic16f1507.h: 3379: extern volatile PWM1CON0bits_t PWM1CON0bits @ 0x613;
[; ;pic16f1507.h: 3404: extern volatile unsigned char PWM2DCL @ 0x614;
"3406
[; ;pic16f1507.h: 3406: asm("PWM2DCL equ 0614h");
[; <" PWM2DCL equ 0614h ;# ">
[; ;pic16f1507.h: 3409: typedef union {
[; ;pic16f1507.h: 3410: struct {
[; ;pic16f1507.h: 3411: unsigned :6;
[; ;pic16f1507.h: 3412: unsigned PWM2DCL :2;
[; ;pic16f1507.h: 3413: };
[; ;pic16f1507.h: 3414: struct {
[; ;pic16f1507.h: 3415: unsigned :6;
[; ;pic16f1507.h: 3416: unsigned PWM2DCL0 :1;
[; ;pic16f1507.h: 3417: unsigned PWM2DCL1 :1;
[; ;pic16f1507.h: 3418: };
[; ;pic16f1507.h: 3419: } PWM2DCLbits_t;
[; ;pic16f1507.h: 3420: extern volatile PWM2DCLbits_t PWM2DCLbits @ 0x614;
[; ;pic16f1507.h: 3440: extern volatile unsigned char PWM2DCH @ 0x615;
"3442
[; ;pic16f1507.h: 3442: asm("PWM2DCH equ 0615h");
[; <" PWM2DCH equ 0615h ;# ">
[; ;pic16f1507.h: 3445: typedef union {
[; ;pic16f1507.h: 3446: struct {
[; ;pic16f1507.h: 3447: unsigned PWM2DCH :8;
[; ;pic16f1507.h: 3448: };
[; ;pic16f1507.h: 3449: struct {
[; ;pic16f1507.h: 3450: unsigned PWM2DCH0 :1;
[; ;pic16f1507.h: 3451: unsigned PWM2DCH1 :1;
[; ;pic16f1507.h: 3452: unsigned PWM2DCH2 :1;
[; ;pic16f1507.h: 3453: unsigned PWM2DCH3 :1;
[; ;pic16f1507.h: 3454: unsigned PWM2DCH4 :1;
[; ;pic16f1507.h: 3455: unsigned PWM2DCH5 :1;
[; ;pic16f1507.h: 3456: unsigned PWM2DCH6 :1;
[; ;pic16f1507.h: 3457: unsigned PWM2DCH7 :1;
[; ;pic16f1507.h: 3458: };
[; ;pic16f1507.h: 3459: } PWM2DCHbits_t;
[; ;pic16f1507.h: 3460: extern volatile PWM2DCHbits_t PWM2DCHbits @ 0x615;
[; ;pic16f1507.h: 3510: extern volatile unsigned char PWM2CON @ 0x616;
"3512
[; ;pic16f1507.h: 3512: asm("PWM2CON equ 0616h");
[; <" PWM2CON equ 0616h ;# ">
[; ;pic16f1507.h: 3515: extern volatile unsigned char PWM2CON0 @ 0x616;
"3517
[; ;pic16f1507.h: 3517: asm("PWM2CON0 equ 0616h");
[; <" PWM2CON0 equ 0616h ;# ">
[; ;pic16f1507.h: 3520: typedef union {
[; ;pic16f1507.h: 3521: struct {
[; ;pic16f1507.h: 3522: unsigned :4;
[; ;pic16f1507.h: 3523: unsigned PWM2POL :1;
[; ;pic16f1507.h: 3524: unsigned PWM2OUT :1;
[; ;pic16f1507.h: 3525: unsigned PWM2OE :1;
[; ;pic16f1507.h: 3526: unsigned PWM2EN :1;
[; ;pic16f1507.h: 3527: };
[; ;pic16f1507.h: 3528: } PWM2CONbits_t;
[; ;pic16f1507.h: 3529: extern volatile PWM2CONbits_t PWM2CONbits @ 0x616;
[; ;pic16f1507.h: 3552: typedef union {
[; ;pic16f1507.h: 3553: struct {
[; ;pic16f1507.h: 3554: unsigned :4;
[; ;pic16f1507.h: 3555: unsigned PWM2POL :1;
[; ;pic16f1507.h: 3556: unsigned PWM2OUT :1;
[; ;pic16f1507.h: 3557: unsigned PWM2OE :1;
[; ;pic16f1507.h: 3558: unsigned PWM2EN :1;
[; ;pic16f1507.h: 3559: };
[; ;pic16f1507.h: 3560: } PWM2CON0bits_t;
[; ;pic16f1507.h: 3561: extern volatile PWM2CON0bits_t PWM2CON0bits @ 0x616;
[; ;pic16f1507.h: 3586: extern volatile unsigned char PWM3DCL @ 0x617;
"3588
[; ;pic16f1507.h: 3588: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1507.h: 3591: typedef union {
[; ;pic16f1507.h: 3592: struct {
[; ;pic16f1507.h: 3593: unsigned :6;
[; ;pic16f1507.h: 3594: unsigned PWM3DCL :2;
[; ;pic16f1507.h: 3595: };
[; ;pic16f1507.h: 3596: struct {
[; ;pic16f1507.h: 3597: unsigned :6;
[; ;pic16f1507.h: 3598: unsigned PWM3DCL0 :1;
[; ;pic16f1507.h: 3599: unsigned PWM3DCL1 :1;
[; ;pic16f1507.h: 3600: };
[; ;pic16f1507.h: 3601: } PWM3DCLbits_t;
[; ;pic16f1507.h: 3602: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1507.h: 3622: extern volatile unsigned char PWM3DCH @ 0x618;
"3624
[; ;pic16f1507.h: 3624: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1507.h: 3627: typedef union {
[; ;pic16f1507.h: 3628: struct {
[; ;pic16f1507.h: 3629: unsigned PWM3DCH :8;
[; ;pic16f1507.h: 3630: };
[; ;pic16f1507.h: 3631: struct {
[; ;pic16f1507.h: 3632: unsigned PWM3DCH0 :1;
[; ;pic16f1507.h: 3633: unsigned PWM3DCH1 :1;
[; ;pic16f1507.h: 3634: unsigned PWM3DCH2 :1;
[; ;pic16f1507.h: 3635: unsigned PWM3DCH3 :1;
[; ;pic16f1507.h: 3636: unsigned PWM3DCH4 :1;
[; ;pic16f1507.h: 3637: unsigned PWM3DCH5 :1;
[; ;pic16f1507.h: 3638: unsigned PWM3DCH6 :1;
[; ;pic16f1507.h: 3639: unsigned PWM3DCH7 :1;
[; ;pic16f1507.h: 3640: };
[; ;pic16f1507.h: 3641: } PWM3DCHbits_t;
[; ;pic16f1507.h: 3642: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1507.h: 3692: extern volatile unsigned char PWM3CON @ 0x619;
"3694
[; ;pic16f1507.h: 3694: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1507.h: 3697: extern volatile unsigned char PWM3CON0 @ 0x619;
"3699
[; ;pic16f1507.h: 3699: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1507.h: 3702: typedef union {
[; ;pic16f1507.h: 3703: struct {
[; ;pic16f1507.h: 3704: unsigned :4;
[; ;pic16f1507.h: 3705: unsigned PWM3POL :1;
[; ;pic16f1507.h: 3706: unsigned PWM3OUT :1;
[; ;pic16f1507.h: 3707: unsigned PWM3OE :1;
[; ;pic16f1507.h: 3708: unsigned PWM3EN :1;
[; ;pic16f1507.h: 3709: };
[; ;pic16f1507.h: 3710: } PWM3CONbits_t;
[; ;pic16f1507.h: 3711: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1507.h: 3734: typedef union {
[; ;pic16f1507.h: 3735: struct {
[; ;pic16f1507.h: 3736: unsigned :4;
[; ;pic16f1507.h: 3737: unsigned PWM3POL :1;
[; ;pic16f1507.h: 3738: unsigned PWM3OUT :1;
[; ;pic16f1507.h: 3739: unsigned PWM3OE :1;
[; ;pic16f1507.h: 3740: unsigned PWM3EN :1;
[; ;pic16f1507.h: 3741: };
[; ;pic16f1507.h: 3742: } PWM3CON0bits_t;
[; ;pic16f1507.h: 3743: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1507.h: 3768: extern volatile unsigned char PWM4DCL @ 0x61A;
"3770
[; ;pic16f1507.h: 3770: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1507.h: 3773: typedef union {
[; ;pic16f1507.h: 3774: struct {
[; ;pic16f1507.h: 3775: unsigned :6;
[; ;pic16f1507.h: 3776: unsigned PWM4DCL :2;
[; ;pic16f1507.h: 3777: };
[; ;pic16f1507.h: 3778: struct {
[; ;pic16f1507.h: 3779: unsigned :6;
[; ;pic16f1507.h: 3780: unsigned PWM4DCL0 :1;
[; ;pic16f1507.h: 3781: unsigned PWM4DCL1 :1;
[; ;pic16f1507.h: 3782: };
[; ;pic16f1507.h: 3783: } PWM4DCLbits_t;
[; ;pic16f1507.h: 3784: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1507.h: 3804: extern volatile unsigned char PWM4DCH @ 0x61B;
"3806
[; ;pic16f1507.h: 3806: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1507.h: 3809: typedef union {
[; ;pic16f1507.h: 3810: struct {
[; ;pic16f1507.h: 3811: unsigned PWM4DCH :8;
[; ;pic16f1507.h: 3812: };
[; ;pic16f1507.h: 3813: struct {
[; ;pic16f1507.h: 3814: unsigned PWM4DCH0 :1;
[; ;pic16f1507.h: 3815: unsigned PWM4DCH1 :1;
[; ;pic16f1507.h: 3816: unsigned PWM4DCH2 :1;
[; ;pic16f1507.h: 3817: unsigned PWM4DCH3 :1;
[; ;pic16f1507.h: 3818: unsigned PWM4DCH4 :1;
[; ;pic16f1507.h: 3819: unsigned PWM4DCH5 :1;
[; ;pic16f1507.h: 3820: unsigned PWM4DCH6 :1;
[; ;pic16f1507.h: 3821: unsigned PWM4DCH7 :1;
[; ;pic16f1507.h: 3822: };
[; ;pic16f1507.h: 3823: } PWM4DCHbits_t;
[; ;pic16f1507.h: 3824: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1507.h: 3874: extern volatile unsigned char PWM4CON @ 0x61C;
"3876
[; ;pic16f1507.h: 3876: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1507.h: 3879: extern volatile unsigned char PWM4CON0 @ 0x61C;
"3881
[; ;pic16f1507.h: 3881: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1507.h: 3884: typedef union {
[; ;pic16f1507.h: 3885: struct {
[; ;pic16f1507.h: 3886: unsigned :4;
[; ;pic16f1507.h: 3887: unsigned PWM4POL :1;
[; ;pic16f1507.h: 3888: unsigned PWM4OUT :1;
[; ;pic16f1507.h: 3889: unsigned PWM4OE :1;
[; ;pic16f1507.h: 3890: unsigned PWM4EN :1;
[; ;pic16f1507.h: 3891: };
[; ;pic16f1507.h: 3892: } PWM4CONbits_t;
[; ;pic16f1507.h: 3893: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1507.h: 3916: typedef union {
[; ;pic16f1507.h: 3917: struct {
[; ;pic16f1507.h: 3918: unsigned :4;
[; ;pic16f1507.h: 3919: unsigned PWM4POL :1;
[; ;pic16f1507.h: 3920: unsigned PWM4OUT :1;
[; ;pic16f1507.h: 3921: unsigned PWM4OE :1;
[; ;pic16f1507.h: 3922: unsigned PWM4EN :1;
[; ;pic16f1507.h: 3923: };
[; ;pic16f1507.h: 3924: } PWM4CON0bits_t;
[; ;pic16f1507.h: 3925: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1507.h: 3950: extern volatile unsigned char CWG1DBR @ 0x691;
"3952
[; ;pic16f1507.h: 3952: asm("CWG1DBR equ 0691h");
[; <" CWG1DBR equ 0691h ;# ">
[; ;pic16f1507.h: 3955: typedef union {
[; ;pic16f1507.h: 3956: struct {
[; ;pic16f1507.h: 3957: unsigned CWG1DBR :6;
[; ;pic16f1507.h: 3958: };
[; ;pic16f1507.h: 3959: struct {
[; ;pic16f1507.h: 3960: unsigned CWG1DBR0 :1;
[; ;pic16f1507.h: 3961: unsigned CWG1DBR1 :1;
[; ;pic16f1507.h: 3962: unsigned CWG1DBR2 :1;
[; ;pic16f1507.h: 3963: unsigned CWG1DBR3 :1;
[; ;pic16f1507.h: 3964: unsigned CWG1DBR4 :1;
[; ;pic16f1507.h: 3965: unsigned CWG1DBR5 :1;
[; ;pic16f1507.h: 3966: };
[; ;pic16f1507.h: 3967: } CWG1DBRbits_t;
[; ;pic16f1507.h: 3968: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0x691;
[; ;pic16f1507.h: 4008: extern volatile unsigned char CWG1DBF @ 0x692;
"4010
[; ;pic16f1507.h: 4010: asm("CWG1DBF equ 0692h");
[; <" CWG1DBF equ 0692h ;# ">
[; ;pic16f1507.h: 4013: typedef union {
[; ;pic16f1507.h: 4014: struct {
[; ;pic16f1507.h: 4015: unsigned CWG1DBF :6;
[; ;pic16f1507.h: 4016: };
[; ;pic16f1507.h: 4017: struct {
[; ;pic16f1507.h: 4018: unsigned CWG1DBF0 :1;
[; ;pic16f1507.h: 4019: unsigned CWG1DBF1 :1;
[; ;pic16f1507.h: 4020: unsigned CWG1DBF2 :1;
[; ;pic16f1507.h: 4021: unsigned CWG1DBF3 :1;
[; ;pic16f1507.h: 4022: unsigned CWG1DBF4 :1;
[; ;pic16f1507.h: 4023: unsigned CWG1DBF5 :1;
[; ;pic16f1507.h: 4024: };
[; ;pic16f1507.h: 4025: } CWG1DBFbits_t;
[; ;pic16f1507.h: 4026: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0x692;
[; ;pic16f1507.h: 4066: extern volatile unsigned char CWG1CON0 @ 0x693;
"4068
[; ;pic16f1507.h: 4068: asm("CWG1CON0 equ 0693h");
[; <" CWG1CON0 equ 0693h ;# ">
[; ;pic16f1507.h: 4071: typedef union {
[; ;pic16f1507.h: 4072: struct {
[; ;pic16f1507.h: 4073: unsigned G1CS0 :1;
[; ;pic16f1507.h: 4074: unsigned :2;
[; ;pic16f1507.h: 4075: unsigned G1POLA :1;
[; ;pic16f1507.h: 4076: unsigned G1POLB :1;
[; ;pic16f1507.h: 4077: unsigned G1OEA :1;
[; ;pic16f1507.h: 4078: unsigned G1OEB :1;
[; ;pic16f1507.h: 4079: unsigned G1EN :1;
[; ;pic16f1507.h: 4080: };
[; ;pic16f1507.h: 4081: struct {
[; ;pic16f1507.h: 4082: unsigned G1CS :2;
[; ;pic16f1507.h: 4083: };
[; ;pic16f1507.h: 4084: } CWG1CON0bits_t;
[; ;pic16f1507.h: 4085: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0x693;
[; ;pic16f1507.h: 4125: extern volatile unsigned char CWG1CON1 @ 0x694;
"4127
[; ;pic16f1507.h: 4127: asm("CWG1CON1 equ 0694h");
[; <" CWG1CON1 equ 0694h ;# ">
[; ;pic16f1507.h: 4130: typedef union {
[; ;pic16f1507.h: 4131: struct {
[; ;pic16f1507.h: 4132: unsigned G1IS0 :1;
[; ;pic16f1507.h: 4133: unsigned G1IS1 :1;
[; ;pic16f1507.h: 4134: unsigned G1IS2 :1;
[; ;pic16f1507.h: 4135: unsigned :1;
[; ;pic16f1507.h: 4136: unsigned G1ASDLA :2;
[; ;pic16f1507.h: 4137: unsigned G1ASDLB :2;
[; ;pic16f1507.h: 4138: };
[; ;pic16f1507.h: 4139: struct {
[; ;pic16f1507.h: 4140: unsigned G1IS :4;
[; ;pic16f1507.h: 4141: unsigned G1ASDLA0 :1;
[; ;pic16f1507.h: 4142: unsigned G1ASDLA1 :1;
[; ;pic16f1507.h: 4143: unsigned G1ASDLB0 :1;
[; ;pic16f1507.h: 4144: unsigned G1ASDLB1 :1;
[; ;pic16f1507.h: 4145: };
[; ;pic16f1507.h: 4146: } CWG1CON1bits_t;
[; ;pic16f1507.h: 4147: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0x694;
[; ;pic16f1507.h: 4202: extern volatile unsigned char CWG1CON2 @ 0x695;
"4204
[; ;pic16f1507.h: 4204: asm("CWG1CON2 equ 0695h");
[; <" CWG1CON2 equ 0695h ;# ">
[; ;pic16f1507.h: 4207: typedef union {
[; ;pic16f1507.h: 4208: struct {
[; ;pic16f1507.h: 4209: unsigned G1ASDSCLC2 :1;
[; ;pic16f1507.h: 4210: unsigned G1ASDSFLT :1;
[; ;pic16f1507.h: 4211: unsigned :4;
[; ;pic16f1507.h: 4212: unsigned G1ARSEN :1;
[; ;pic16f1507.h: 4213: unsigned G1ASE :1;
[; ;pic16f1507.h: 4214: };
[; ;pic16f1507.h: 4215: } CWG1CON2bits_t;
[; ;pic16f1507.h: 4216: extern volatile CWG1CON2bits_t CWG1CON2bits @ 0x695;
[; ;pic16f1507.h: 4241: extern volatile unsigned char CLCDATA @ 0xF0F;
"4243
[; ;pic16f1507.h: 4243: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1507.h: 4246: typedef union {
[; ;pic16f1507.h: 4247: struct {
[; ;pic16f1507.h: 4248: unsigned MCLC1OUT :1;
[; ;pic16f1507.h: 4249: unsigned MCLC2OUT :1;
[; ;pic16f1507.h: 4250: };
[; ;pic16f1507.h: 4251: } CLCDATAbits_t;
[; ;pic16f1507.h: 4252: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1507.h: 4267: extern volatile unsigned char CLC1CON @ 0xF10;
"4269
[; ;pic16f1507.h: 4269: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1507.h: 4272: typedef union {
[; ;pic16f1507.h: 4273: struct {
[; ;pic16f1507.h: 4274: unsigned LC1MODE0 :1;
[; ;pic16f1507.h: 4275: unsigned LC1MODE1 :1;
[; ;pic16f1507.h: 4276: unsigned LC1MODE2 :1;
[; ;pic16f1507.h: 4277: unsigned LC1INTN :1;
[; ;pic16f1507.h: 4278: unsigned LC1INTP :1;
[; ;pic16f1507.h: 4279: unsigned LC1OUT :1;
[; ;pic16f1507.h: 4280: unsigned LC1OE :1;
[; ;pic16f1507.h: 4281: unsigned LC1EN :1;
[; ;pic16f1507.h: 4282: };
[; ;pic16f1507.h: 4283: struct {
[; ;pic16f1507.h: 4284: unsigned LCMODE0 :1;
[; ;pic16f1507.h: 4285: unsigned LCMODE1 :1;
[; ;pic16f1507.h: 4286: unsigned LCMODE2 :1;
[; ;pic16f1507.h: 4287: unsigned LCINTN :1;
[; ;pic16f1507.h: 4288: unsigned LCINTP :1;
[; ;pic16f1507.h: 4289: unsigned LCOUT :1;
[; ;pic16f1507.h: 4290: unsigned LCOE :1;
[; ;pic16f1507.h: 4291: unsigned LCEN :1;
[; ;pic16f1507.h: 4292: };
[; ;pic16f1507.h: 4293: struct {
[; ;pic16f1507.h: 4294: unsigned LC1MODE :3;
[; ;pic16f1507.h: 4295: };
[; ;pic16f1507.h: 4296: } CLC1CONbits_t;
[; ;pic16f1507.h: 4297: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1507.h: 4387: extern volatile unsigned char CLC1POL @ 0xF11;
"4389
[; ;pic16f1507.h: 4389: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1507.h: 4392: typedef union {
[; ;pic16f1507.h: 4393: struct {
[; ;pic16f1507.h: 4394: unsigned LC1G1POL :1;
[; ;pic16f1507.h: 4395: unsigned LC1G2POL :1;
[; ;pic16f1507.h: 4396: unsigned LC1G3POL :1;
[; ;pic16f1507.h: 4397: unsigned LC1G4POL :1;
[; ;pic16f1507.h: 4398: unsigned :3;
[; ;pic16f1507.h: 4399: unsigned LC1POL :1;
[; ;pic16f1507.h: 4400: };
[; ;pic16f1507.h: 4401: struct {
[; ;pic16f1507.h: 4402: unsigned G1POL :1;
[; ;pic16f1507.h: 4403: unsigned G2POL :1;
[; ;pic16f1507.h: 4404: unsigned G3POL :1;
[; ;pic16f1507.h: 4405: unsigned G4POL :1;
[; ;pic16f1507.h: 4406: unsigned :3;
[; ;pic16f1507.h: 4407: unsigned POL :1;
[; ;pic16f1507.h: 4408: };
[; ;pic16f1507.h: 4409: } CLC1POLbits_t;
[; ;pic16f1507.h: 4410: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1507.h: 4465: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"4467
[; ;pic16f1507.h: 4467: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1507.h: 4470: typedef union {
[; ;pic16f1507.h: 4471: struct {
[; ;pic16f1507.h: 4472: unsigned LC1D1S0 :1;
[; ;pic16f1507.h: 4473: unsigned LC1D1S1 :1;
[; ;pic16f1507.h: 4474: unsigned LC1D1S2 :1;
[; ;pic16f1507.h: 4475: unsigned :1;
[; ;pic16f1507.h: 4476: unsigned LC1D2S0 :1;
[; ;pic16f1507.h: 4477: unsigned LC1D2S1 :1;
[; ;pic16f1507.h: 4478: unsigned LC1D2S2 :1;
[; ;pic16f1507.h: 4479: };
[; ;pic16f1507.h: 4480: struct {
[; ;pic16f1507.h: 4481: unsigned D1S0 :1;
[; ;pic16f1507.h: 4482: unsigned D1S1 :1;
[; ;pic16f1507.h: 4483: unsigned D1S2 :1;
[; ;pic16f1507.h: 4484: unsigned :1;
[; ;pic16f1507.h: 4485: unsigned D2S0 :1;
[; ;pic16f1507.h: 4486: unsigned D2S1 :1;
[; ;pic16f1507.h: 4487: unsigned D2S2 :1;
[; ;pic16f1507.h: 4488: };
[; ;pic16f1507.h: 4489: struct {
[; ;pic16f1507.h: 4490: unsigned LC1D1S :3;
[; ;pic16f1507.h: 4491: unsigned :1;
[; ;pic16f1507.h: 4492: unsigned LC1D2S :3;
[; ;pic16f1507.h: 4493: };
[; ;pic16f1507.h: 4494: } CLC1SEL0bits_t;
[; ;pic16f1507.h: 4495: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1507.h: 4570: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"4572
[; ;pic16f1507.h: 4572: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1507.h: 4575: typedef union {
[; ;pic16f1507.h: 4576: struct {
[; ;pic16f1507.h: 4577: unsigned LC1D3S0 :1;
[; ;pic16f1507.h: 4578: unsigned LC1D3S1 :1;
[; ;pic16f1507.h: 4579: unsigned LC1D3S2 :1;
[; ;pic16f1507.h: 4580: unsigned :1;
[; ;pic16f1507.h: 4581: unsigned LC1D4S0 :1;
[; ;pic16f1507.h: 4582: unsigned LC1D4S1 :1;
[; ;pic16f1507.h: 4583: unsigned LC1D4S2 :1;
[; ;pic16f1507.h: 4584: };
[; ;pic16f1507.h: 4585: struct {
[; ;pic16f1507.h: 4586: unsigned D3S0 :1;
[; ;pic16f1507.h: 4587: unsigned D3S1 :1;
[; ;pic16f1507.h: 4588: unsigned D3S2 :1;
[; ;pic16f1507.h: 4589: unsigned :1;
[; ;pic16f1507.h: 4590: unsigned D4S0 :1;
[; ;pic16f1507.h: 4591: unsigned D4S1 :1;
[; ;pic16f1507.h: 4592: unsigned D4S2 :1;
[; ;pic16f1507.h: 4593: };
[; ;pic16f1507.h: 4594: struct {
[; ;pic16f1507.h: 4595: unsigned LC1D3S :3;
[; ;pic16f1507.h: 4596: unsigned :1;
[; ;pic16f1507.h: 4597: unsigned LC1D4S :3;
[; ;pic16f1507.h: 4598: };
[; ;pic16f1507.h: 4599: } CLC1SEL1bits_t;
[; ;pic16f1507.h: 4600: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1507.h: 4675: extern volatile unsigned char CLC1GLS0 @ 0xF14;
"4677
[; ;pic16f1507.h: 4677: asm("CLC1GLS0 equ 0F14h");
[; <" CLC1GLS0 equ 0F14h ;# ">
[; ;pic16f1507.h: 4680: typedef union {
[; ;pic16f1507.h: 4681: struct {
[; ;pic16f1507.h: 4682: unsigned LC1G1D1N :1;
[; ;pic16f1507.h: 4683: unsigned LC1G1D1T :1;
[; ;pic16f1507.h: 4684: unsigned LC1G1D2N :1;
[; ;pic16f1507.h: 4685: unsigned LC1G1D2T :1;
[; ;pic16f1507.h: 4686: unsigned LC1G1D3N :1;
[; ;pic16f1507.h: 4687: unsigned LC1G1D3T :1;
[; ;pic16f1507.h: 4688: unsigned LC1G1D4N :1;
[; ;pic16f1507.h: 4689: unsigned LC1G1D4T :1;
[; ;pic16f1507.h: 4690: };
[; ;pic16f1507.h: 4691: struct {
[; ;pic16f1507.h: 4692: unsigned D1N :1;
[; ;pic16f1507.h: 4693: unsigned D1T :1;
[; ;pic16f1507.h: 4694: unsigned D2N :1;
[; ;pic16f1507.h: 4695: unsigned D2T :1;
[; ;pic16f1507.h: 4696: unsigned D3N :1;
[; ;pic16f1507.h: 4697: unsigned D3T :1;
[; ;pic16f1507.h: 4698: unsigned D4N :1;
[; ;pic16f1507.h: 4699: unsigned D4T :1;
[; ;pic16f1507.h: 4700: };
[; ;pic16f1507.h: 4701: } CLC1GLS0bits_t;
[; ;pic16f1507.h: 4702: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF14;
[; ;pic16f1507.h: 4787: extern volatile unsigned char CLC1GLS1 @ 0xF15;
"4789
[; ;pic16f1507.h: 4789: asm("CLC1GLS1 equ 0F15h");
[; <" CLC1GLS1 equ 0F15h ;# ">
[; ;pic16f1507.h: 4792: typedef union {
[; ;pic16f1507.h: 4793: struct {
[; ;pic16f1507.h: 4794: unsigned LC1G2D1N :1;
[; ;pic16f1507.h: 4795: unsigned LC1G2D1T :1;
[; ;pic16f1507.h: 4796: unsigned LC1G2D2N :1;
[; ;pic16f1507.h: 4797: unsigned LC1G2D2T :1;
[; ;pic16f1507.h: 4798: unsigned LC1G2D3N :1;
[; ;pic16f1507.h: 4799: unsigned LC1G2D3T :1;
[; ;pic16f1507.h: 4800: unsigned LC1G2D4N :1;
[; ;pic16f1507.h: 4801: unsigned LC1G2D4T :1;
[; ;pic16f1507.h: 4802: };
[; ;pic16f1507.h: 4803: struct {
[; ;pic16f1507.h: 4804: unsigned D1N :1;
[; ;pic16f1507.h: 4805: unsigned D1T :1;
[; ;pic16f1507.h: 4806: unsigned D2N :1;
[; ;pic16f1507.h: 4807: unsigned D2T :1;
[; ;pic16f1507.h: 4808: unsigned D3N :1;
[; ;pic16f1507.h: 4809: unsigned D3T :1;
[; ;pic16f1507.h: 4810: unsigned D4N :1;
[; ;pic16f1507.h: 4811: unsigned D4T :1;
[; ;pic16f1507.h: 4812: };
[; ;pic16f1507.h: 4813: } CLC1GLS1bits_t;
[; ;pic16f1507.h: 4814: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF15;
[; ;pic16f1507.h: 4899: extern volatile unsigned char CLC1GLS2 @ 0xF16;
"4901
[; ;pic16f1507.h: 4901: asm("CLC1GLS2 equ 0F16h");
[; <" CLC1GLS2 equ 0F16h ;# ">
[; ;pic16f1507.h: 4904: typedef union {
[; ;pic16f1507.h: 4905: struct {
[; ;pic16f1507.h: 4906: unsigned LC1G3D1N :1;
[; ;pic16f1507.h: 4907: unsigned LC1G3D1T :1;
[; ;pic16f1507.h: 4908: unsigned LC1G3D2N :1;
[; ;pic16f1507.h: 4909: unsigned LC1G3D2T :1;
[; ;pic16f1507.h: 4910: unsigned LC1G3D3N :1;
[; ;pic16f1507.h: 4911: unsigned LC1G3D3T :1;
[; ;pic16f1507.h: 4912: unsigned LC1G3D4N :1;
[; ;pic16f1507.h: 4913: unsigned LC1G3D4T :1;
[; ;pic16f1507.h: 4914: };
[; ;pic16f1507.h: 4915: struct {
[; ;pic16f1507.h: 4916: unsigned D1N :1;
[; ;pic16f1507.h: 4917: unsigned D1T :1;
[; ;pic16f1507.h: 4918: unsigned D2N :1;
[; ;pic16f1507.h: 4919: unsigned D2T :1;
[; ;pic16f1507.h: 4920: unsigned D3N :1;
[; ;pic16f1507.h: 4921: unsigned D3T :1;
[; ;pic16f1507.h: 4922: unsigned D4N :1;
[; ;pic16f1507.h: 4923: unsigned D4T :1;
[; ;pic16f1507.h: 4924: };
[; ;pic16f1507.h: 4925: } CLC1GLS2bits_t;
[; ;pic16f1507.h: 4926: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF16;
[; ;pic16f1507.h: 5011: extern volatile unsigned char CLC1GLS3 @ 0xF17;
"5013
[; ;pic16f1507.h: 5013: asm("CLC1GLS3 equ 0F17h");
[; <" CLC1GLS3 equ 0F17h ;# ">
[; ;pic16f1507.h: 5016: typedef union {
[; ;pic16f1507.h: 5017: struct {
[; ;pic16f1507.h: 5018: unsigned LC1G4D1N :1;
[; ;pic16f1507.h: 5019: unsigned LC1G4D1T :1;
[; ;pic16f1507.h: 5020: unsigned LC1G4D2N :1;
[; ;pic16f1507.h: 5021: unsigned LC1G4D2T :1;
[; ;pic16f1507.h: 5022: unsigned LC1G4D3N :1;
[; ;pic16f1507.h: 5023: unsigned LC1G4D3T :1;
[; ;pic16f1507.h: 5024: unsigned LC1G4D4N :1;
[; ;pic16f1507.h: 5025: unsigned LC1G4D4T :1;
[; ;pic16f1507.h: 5026: };
[; ;pic16f1507.h: 5027: struct {
[; ;pic16f1507.h: 5028: unsigned G4D1N :1;
[; ;pic16f1507.h: 5029: unsigned G4D1T :1;
[; ;pic16f1507.h: 5030: unsigned G4D2N :1;
[; ;pic16f1507.h: 5031: unsigned G4D2T :1;
[; ;pic16f1507.h: 5032: unsigned G4D3N :1;
[; ;pic16f1507.h: 5033: unsigned G4D3T :1;
[; ;pic16f1507.h: 5034: unsigned G4D4N :1;
[; ;pic16f1507.h: 5035: unsigned G4D4T :1;
[; ;pic16f1507.h: 5036: };
[; ;pic16f1507.h: 5037: } CLC1GLS3bits_t;
[; ;pic16f1507.h: 5038: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF17;
[; ;pic16f1507.h: 5123: extern volatile unsigned char CLC2CON @ 0xF18;
"5125
[; ;pic16f1507.h: 5125: asm("CLC2CON equ 0F18h");
[; <" CLC2CON equ 0F18h ;# ">
[; ;pic16f1507.h: 5128: typedef union {
[; ;pic16f1507.h: 5129: struct {
[; ;pic16f1507.h: 5130: unsigned LC2MODE0 :1;
[; ;pic16f1507.h: 5131: unsigned LC2MODE1 :1;
[; ;pic16f1507.h: 5132: unsigned LC2MODE2 :1;
[; ;pic16f1507.h: 5133: unsigned LC2INTN :1;
[; ;pic16f1507.h: 5134: unsigned LC2INTP :1;
[; ;pic16f1507.h: 5135: unsigned LC2OUT :1;
[; ;pic16f1507.h: 5136: unsigned LC2OE :1;
[; ;pic16f1507.h: 5137: unsigned LC2EN :1;
[; ;pic16f1507.h: 5138: };
[; ;pic16f1507.h: 5139: struct {
[; ;pic16f1507.h: 5140: unsigned LCMODE0 :1;
[; ;pic16f1507.h: 5141: unsigned LCMODE1 :1;
[; ;pic16f1507.h: 5142: unsigned LCMODE2 :1;
[; ;pic16f1507.h: 5143: unsigned LCINTN :1;
[; ;pic16f1507.h: 5144: unsigned LCINTP :1;
[; ;pic16f1507.h: 5145: unsigned LCOUT :1;
[; ;pic16f1507.h: 5146: unsigned LCOE :1;
[; ;pic16f1507.h: 5147: unsigned LCEN :1;
[; ;pic16f1507.h: 5148: };
[; ;pic16f1507.h: 5149: struct {
[; ;pic16f1507.h: 5150: unsigned LC2MODE :3;
[; ;pic16f1507.h: 5151: };
[; ;pic16f1507.h: 5152: } CLC2CONbits_t;
[; ;pic16f1507.h: 5153: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF18;
[; ;pic16f1507.h: 5243: extern volatile unsigned char CLC2POL @ 0xF19;
"5245
[; ;pic16f1507.h: 5245: asm("CLC2POL equ 0F19h");
[; <" CLC2POL equ 0F19h ;# ">
[; ;pic16f1507.h: 5248: typedef union {
[; ;pic16f1507.h: 5249: struct {
[; ;pic16f1507.h: 5250: unsigned LC2G1POL :1;
[; ;pic16f1507.h: 5251: unsigned LC2G2POL :1;
[; ;pic16f1507.h: 5252: unsigned LC2G3POL :1;
[; ;pic16f1507.h: 5253: unsigned LC2G4POL :1;
[; ;pic16f1507.h: 5254: unsigned :3;
[; ;pic16f1507.h: 5255: unsigned LC2POL :1;
[; ;pic16f1507.h: 5256: };
[; ;pic16f1507.h: 5257: struct {
[; ;pic16f1507.h: 5258: unsigned G1POL :1;
[; ;pic16f1507.h: 5259: unsigned G2POL :1;
[; ;pic16f1507.h: 5260: unsigned G3POL :1;
[; ;pic16f1507.h: 5261: unsigned G4POL :1;
[; ;pic16f1507.h: 5262: unsigned :3;
[; ;pic16f1507.h: 5263: unsigned POL :1;
[; ;pic16f1507.h: 5264: };
[; ;pic16f1507.h: 5265: } CLC2POLbits_t;
[; ;pic16f1507.h: 5266: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF19;
[; ;pic16f1507.h: 5321: extern volatile unsigned char CLC2SEL0 @ 0xF1A;
"5323
[; ;pic16f1507.h: 5323: asm("CLC2SEL0 equ 0F1Ah");
[; <" CLC2SEL0 equ 0F1Ah ;# ">
[; ;pic16f1507.h: 5326: typedef union {
[; ;pic16f1507.h: 5327: struct {
[; ;pic16f1507.h: 5328: unsigned LC2D1S0 :1;
[; ;pic16f1507.h: 5329: unsigned LC2D1S1 :1;
[; ;pic16f1507.h: 5330: unsigned LC2D1S2 :1;
[; ;pic16f1507.h: 5331: unsigned :1;
[; ;pic16f1507.h: 5332: unsigned LC2D2S0 :1;
[; ;pic16f1507.h: 5333: unsigned LC2D2S1 :1;
[; ;pic16f1507.h: 5334: unsigned LC2D2S2 :1;
[; ;pic16f1507.h: 5335: };
[; ;pic16f1507.h: 5336: struct {
[; ;pic16f1507.h: 5337: unsigned D1S0 :1;
[; ;pic16f1507.h: 5338: unsigned D1S1 :1;
[; ;pic16f1507.h: 5339: unsigned D1S2 :1;
[; ;pic16f1507.h: 5340: unsigned :1;
[; ;pic16f1507.h: 5341: unsigned D2S0 :1;
[; ;pic16f1507.h: 5342: unsigned D2S1 :1;
[; ;pic16f1507.h: 5343: unsigned D2S2 :1;
[; ;pic16f1507.h: 5344: };
[; ;pic16f1507.h: 5345: struct {
[; ;pic16f1507.h: 5346: unsigned LC2D1S :3;
[; ;pic16f1507.h: 5347: unsigned :1;
[; ;pic16f1507.h: 5348: unsigned LC2D2S :3;
[; ;pic16f1507.h: 5349: };
[; ;pic16f1507.h: 5350: } CLC2SEL0bits_t;
[; ;pic16f1507.h: 5351: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1A;
[; ;pic16f1507.h: 5426: extern volatile unsigned char CLC2SEL1 @ 0xF1B;
"5428
[; ;pic16f1507.h: 5428: asm("CLC2SEL1 equ 0F1Bh");
[; <" CLC2SEL1 equ 0F1Bh ;# ">
[; ;pic16f1507.h: 5431: typedef union {
[; ;pic16f1507.h: 5432: struct {
[; ;pic16f1507.h: 5433: unsigned LC2D3S0 :1;
[; ;pic16f1507.h: 5434: unsigned LC2D3S1 :1;
[; ;pic16f1507.h: 5435: unsigned LC2D3S2 :1;
[; ;pic16f1507.h: 5436: unsigned :1;
[; ;pic16f1507.h: 5437: unsigned LC2D4S0 :1;
[; ;pic16f1507.h: 5438: unsigned LC2D4S1 :1;
[; ;pic16f1507.h: 5439: unsigned LC2D4S2 :1;
[; ;pic16f1507.h: 5440: };
[; ;pic16f1507.h: 5441: struct {
[; ;pic16f1507.h: 5442: unsigned D3S0 :1;
[; ;pic16f1507.h: 5443: unsigned D3S1 :1;
[; ;pic16f1507.h: 5444: unsigned D3S2 :1;
[; ;pic16f1507.h: 5445: unsigned :1;
[; ;pic16f1507.h: 5446: unsigned D4S0 :1;
[; ;pic16f1507.h: 5447: unsigned D4S1 :1;
[; ;pic16f1507.h: 5448: unsigned D4S2 :1;
[; ;pic16f1507.h: 5449: };
[; ;pic16f1507.h: 5450: struct {
[; ;pic16f1507.h: 5451: unsigned LC2D3S :3;
[; ;pic16f1507.h: 5452: unsigned :1;
[; ;pic16f1507.h: 5453: unsigned LC2D4S :3;
[; ;pic16f1507.h: 5454: };
[; ;pic16f1507.h: 5455: } CLC2SEL1bits_t;
[; ;pic16f1507.h: 5456: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1B;
[; ;pic16f1507.h: 5531: extern volatile unsigned char CLC2GLS0 @ 0xF1C;
"5533
[; ;pic16f1507.h: 5533: asm("CLC2GLS0 equ 0F1Ch");
[; <" CLC2GLS0 equ 0F1Ch ;# ">
[; ;pic16f1507.h: 5536: typedef union {
[; ;pic16f1507.h: 5537: struct {
[; ;pic16f1507.h: 5538: unsigned LC2G1D1N :1;
[; ;pic16f1507.h: 5539: unsigned LC2G1D1T :1;
[; ;pic16f1507.h: 5540: unsigned LC2G1D2N :1;
[; ;pic16f1507.h: 5541: unsigned LC2G1D2T :1;
[; ;pic16f1507.h: 5542: unsigned LC2G1D3N :1;
[; ;pic16f1507.h: 5543: unsigned LC2G1D3T :1;
[; ;pic16f1507.h: 5544: unsigned LC2G1D4N :1;
[; ;pic16f1507.h: 5545: unsigned LC2G1D4T :1;
[; ;pic16f1507.h: 5546: };
[; ;pic16f1507.h: 5547: struct {
[; ;pic16f1507.h: 5548: unsigned D1N :1;
[; ;pic16f1507.h: 5549: unsigned D1T :1;
[; ;pic16f1507.h: 5550: unsigned D2N :1;
[; ;pic16f1507.h: 5551: unsigned D2T :1;
[; ;pic16f1507.h: 5552: unsigned D3N :1;
[; ;pic16f1507.h: 5553: unsigned D3T :1;
[; ;pic16f1507.h: 5554: unsigned D4N :1;
[; ;pic16f1507.h: 5555: unsigned D4T :1;
[; ;pic16f1507.h: 5556: };
[; ;pic16f1507.h: 5557: } CLC2GLS0bits_t;
[; ;pic16f1507.h: 5558: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF1C;
[; ;pic16f1507.h: 5643: extern volatile unsigned char CLC2GLS1 @ 0xF1D;
"5645
[; ;pic16f1507.h: 5645: asm("CLC2GLS1 equ 0F1Dh");
[; <" CLC2GLS1 equ 0F1Dh ;# ">
[; ;pic16f1507.h: 5648: typedef union {
[; ;pic16f1507.h: 5649: struct {
[; ;pic16f1507.h: 5650: unsigned LC2G2D1N :1;
[; ;pic16f1507.h: 5651: unsigned LC2G2D1T :1;
[; ;pic16f1507.h: 5652: unsigned LC2G2D2N :1;
[; ;pic16f1507.h: 5653: unsigned LC2G2D2T :1;
[; ;pic16f1507.h: 5654: unsigned LC2G2D3N :1;
[; ;pic16f1507.h: 5655: unsigned LC2G2D3T :1;
[; ;pic16f1507.h: 5656: unsigned LC2G2D4N :1;
[; ;pic16f1507.h: 5657: unsigned LC2G2D4T :1;
[; ;pic16f1507.h: 5658: };
[; ;pic16f1507.h: 5659: struct {
[; ;pic16f1507.h: 5660: unsigned D1N :1;
[; ;pic16f1507.h: 5661: unsigned D1T :1;
[; ;pic16f1507.h: 5662: unsigned D2N :1;
[; ;pic16f1507.h: 5663: unsigned D2T :1;
[; ;pic16f1507.h: 5664: unsigned D3N :1;
[; ;pic16f1507.h: 5665: unsigned D3T :1;
[; ;pic16f1507.h: 5666: unsigned D4N :1;
[; ;pic16f1507.h: 5667: unsigned D4T :1;
[; ;pic16f1507.h: 5668: };
[; ;pic16f1507.h: 5669: } CLC2GLS1bits_t;
[; ;pic16f1507.h: 5670: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF1D;
[; ;pic16f1507.h: 5755: extern volatile unsigned char CLC2GLS2 @ 0xF1E;
"5757
[; ;pic16f1507.h: 5757: asm("CLC2GLS2 equ 0F1Eh");
[; <" CLC2GLS2 equ 0F1Eh ;# ">
[; ;pic16f1507.h: 5760: typedef union {
[; ;pic16f1507.h: 5761: struct {
[; ;pic16f1507.h: 5762: unsigned LC2G3D1N :1;
[; ;pic16f1507.h: 5763: unsigned LC2G3D1T :1;
[; ;pic16f1507.h: 5764: unsigned LC2G3D2N :1;
[; ;pic16f1507.h: 5765: unsigned LC2G3D2T :1;
[; ;pic16f1507.h: 5766: unsigned LC2G3D3N :1;
[; ;pic16f1507.h: 5767: unsigned LC2G3D3T :1;
[; ;pic16f1507.h: 5768: unsigned LC2G3D4N :1;
[; ;pic16f1507.h: 5769: unsigned LC2G3D4T :1;
[; ;pic16f1507.h: 5770: };
[; ;pic16f1507.h: 5771: struct {
[; ;pic16f1507.h: 5772: unsigned D1N :1;
[; ;pic16f1507.h: 5773: unsigned D1T :1;
[; ;pic16f1507.h: 5774: unsigned D2N :1;
[; ;pic16f1507.h: 5775: unsigned D2T :1;
[; ;pic16f1507.h: 5776: unsigned D3N :1;
[; ;pic16f1507.h: 5777: unsigned D3T :1;
[; ;pic16f1507.h: 5778: unsigned D4N :1;
[; ;pic16f1507.h: 5779: unsigned D4T :1;
[; ;pic16f1507.h: 5780: };
[; ;pic16f1507.h: 5781: } CLC2GLS2bits_t;
[; ;pic16f1507.h: 5782: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF1E;
[; ;pic16f1507.h: 5867: extern volatile unsigned char CLC2GLS3 @ 0xF1F;
"5869
[; ;pic16f1507.h: 5869: asm("CLC2GLS3 equ 0F1Fh");
[; <" CLC2GLS3 equ 0F1Fh ;# ">
[; ;pic16f1507.h: 5872: typedef union {
[; ;pic16f1507.h: 5873: struct {
[; ;pic16f1507.h: 5874: unsigned LC2G4D1N :1;
[; ;pic16f1507.h: 5875: unsigned LC2G4D1T :1;
[; ;pic16f1507.h: 5876: unsigned LC2G4D2N :1;
[; ;pic16f1507.h: 5877: unsigned LC2G4D2T :1;
[; ;pic16f1507.h: 5878: unsigned LC2G4D3N :1;
[; ;pic16f1507.h: 5879: unsigned LC2G4D3T :1;
[; ;pic16f1507.h: 5880: unsigned LC2G4D4N :1;
[; ;pic16f1507.h: 5881: unsigned LC2G4D4T :1;
[; ;pic16f1507.h: 5882: };
[; ;pic16f1507.h: 5883: struct {
[; ;pic16f1507.h: 5884: unsigned G4D1N :1;
[; ;pic16f1507.h: 5885: unsigned G4D1T :1;
[; ;pic16f1507.h: 5886: unsigned G4D2N :1;
[; ;pic16f1507.h: 5887: unsigned G4D2T :1;
[; ;pic16f1507.h: 5888: unsigned G4D3N :1;
[; ;pic16f1507.h: 5889: unsigned G4D3T :1;
[; ;pic16f1507.h: 5890: unsigned G4D4N :1;
[; ;pic16f1507.h: 5891: unsigned G4D4T :1;
[; ;pic16f1507.h: 5892: };
[; ;pic16f1507.h: 5893: } CLC2GLS3bits_t;
[; ;pic16f1507.h: 5894: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF1F;
[; ;pic16f1507.h: 5979: extern volatile unsigned char BSR_ICDSHAD @ 0xFE3;
"5981
[; ;pic16f1507.h: 5981: asm("BSR_ICDSHAD equ 0FE3h");
[; <" BSR_ICDSHAD equ 0FE3h ;# ">
[; ;pic16f1507.h: 5984: typedef union {
[; ;pic16f1507.h: 5985: struct {
[; ;pic16f1507.h: 5986: unsigned BSR_ICDSHAD :5;
[; ;pic16f1507.h: 5987: };
[; ;pic16f1507.h: 5988: } BSR_ICDSHADbits_t;
[; ;pic16f1507.h: 5989: extern volatile BSR_ICDSHADbits_t BSR_ICDSHADbits @ 0xFE3;
[; ;pic16f1507.h: 5999: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"6001
[; ;pic16f1507.h: 6001: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1507.h: 6004: typedef union {
[; ;pic16f1507.h: 6005: struct {
[; ;pic16f1507.h: 6006: unsigned C_SHAD :1;
[; ;pic16f1507.h: 6007: unsigned DC_SHAD :1;
[; ;pic16f1507.h: 6008: unsigned Z_SHAD :1;
[; ;pic16f1507.h: 6009: };
[; ;pic16f1507.h: 6010: } STATUS_SHADbits_t;
[; ;pic16f1507.h: 6011: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1507.h: 6031: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"6033
[; ;pic16f1507.h: 6033: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1507.h: 6036: typedef union {
[; ;pic16f1507.h: 6037: struct {
[; ;pic16f1507.h: 6038: unsigned WREG_SHAD :8;
[; ;pic16f1507.h: 6039: };
[; ;pic16f1507.h: 6040: } WREG_SHADbits_t;
[; ;pic16f1507.h: 6041: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1507.h: 6051: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"6053
[; ;pic16f1507.h: 6053: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1507.h: 6056: typedef union {
[; ;pic16f1507.h: 6057: struct {
[; ;pic16f1507.h: 6058: unsigned BSR_SHAD :5;
[; ;pic16f1507.h: 6059: };
[; ;pic16f1507.h: 6060: } BSR_SHADbits_t;
[; ;pic16f1507.h: 6061: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1507.h: 6071: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"6073
[; ;pic16f1507.h: 6073: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1507.h: 6076: typedef union {
[; ;pic16f1507.h: 6077: struct {
[; ;pic16f1507.h: 6078: unsigned PCLATH_SHAD :7;
[; ;pic16f1507.h: 6079: };
[; ;pic16f1507.h: 6080: } PCLATH_SHADbits_t;
[; ;pic16f1507.h: 6081: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1507.h: 6091: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"6093
[; ;pic16f1507.h: 6093: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1507.h: 6096: typedef union {
[; ;pic16f1507.h: 6097: struct {
[; ;pic16f1507.h: 6098: unsigned FSR0L_SHAD :8;
[; ;pic16f1507.h: 6099: };
[; ;pic16f1507.h: 6100: } FSR0L_SHADbits_t;
[; ;pic16f1507.h: 6101: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1507.h: 6111: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"6113
[; ;pic16f1507.h: 6113: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1507.h: 6116: typedef union {
[; ;pic16f1507.h: 6117: struct {
[; ;pic16f1507.h: 6118: unsigned FSR0H_SHAD :8;
[; ;pic16f1507.h: 6119: };
[; ;pic16f1507.h: 6120: } FSR0H_SHADbits_t;
[; ;pic16f1507.h: 6121: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1507.h: 6131: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6133
[; ;pic16f1507.h: 6133: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1507.h: 6136: typedef union {
[; ;pic16f1507.h: 6137: struct {
[; ;pic16f1507.h: 6138: unsigned FSR1L_SHAD :8;
[; ;pic16f1507.h: 6139: };
[; ;pic16f1507.h: 6140: } FSR1L_SHADbits_t;
[; ;pic16f1507.h: 6141: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1507.h: 6151: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6153
[; ;pic16f1507.h: 6153: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1507.h: 6156: typedef union {
[; ;pic16f1507.h: 6157: struct {
[; ;pic16f1507.h: 6158: unsigned FSR1H_SHAD :8;
[; ;pic16f1507.h: 6159: };
[; ;pic16f1507.h: 6160: } FSR1H_SHADbits_t;
[; ;pic16f1507.h: 6161: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1507.h: 6171: extern volatile unsigned char STKPTR @ 0xFED;
"6173
[; ;pic16f1507.h: 6173: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1507.h: 6176: typedef union {
[; ;pic16f1507.h: 6177: struct {
[; ;pic16f1507.h: 6178: unsigned STKPTR :5;
[; ;pic16f1507.h: 6179: };
[; ;pic16f1507.h: 6180: } STKPTRbits_t;
[; ;pic16f1507.h: 6181: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1507.h: 6191: extern volatile unsigned char TOSL @ 0xFEE;
"6193
[; ;pic16f1507.h: 6193: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1507.h: 6196: typedef union {
[; ;pic16f1507.h: 6197: struct {
[; ;pic16f1507.h: 6198: unsigned TOSL :8;
[; ;pic16f1507.h: 6199: };
[; ;pic16f1507.h: 6200: } TOSLbits_t;
[; ;pic16f1507.h: 6201: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1507.h: 6211: extern volatile unsigned char TOSH @ 0xFEF;
"6213
[; ;pic16f1507.h: 6213: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1507.h: 6216: typedef union {
[; ;pic16f1507.h: 6217: struct {
[; ;pic16f1507.h: 6218: unsigned TOSH :7;
[; ;pic16f1507.h: 6219: };
[; ;pic16f1507.h: 6220: } TOSHbits_t;
[; ;pic16f1507.h: 6221: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1507.h: 6236: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1507.h: 6238: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1507.h: 6240: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1507.h: 6242: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1507.h: 6244: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1507.h: 6246: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1507.h: 6248: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1507.h: 6250: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1507.h: 6252: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1507.h: 6254: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1507.h: 6256: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1507.h: 6258: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1507.h: 6260: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1507.h: 6262: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1507.h: 6264: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1507.h: 6266: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1507.h: 6268: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1507.h: 6270: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1507.h: 6272: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1507.h: 6274: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1507.h: 6276: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1507.h: 6278: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1507.h: 6280: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16f1507.h: 6282: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16f1507.h: 6284: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1507.h: 6286: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1507.h: 6288: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1507.h: 6290: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1507.h: 6292: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1507.h: 6294: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1507.h: 6296: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1507.h: 6298: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1507.h: 6300: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1507.h: 6302: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1507.h: 6304: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1507.h: 6306: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1507.h: 6308: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1507.h: 6310: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1507.h: 6312: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1507.h: 6314: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1507.h: 6316: extern volatile __bit CLC1SEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1507.h: 6318: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1507.h: 6320: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1507.h: 6322: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic16f1507.h: 6324: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic16f1507.h: 6326: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic16f1507.h: 6328: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic16f1507.h: 6330: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic16f1507.h: 6332: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic16f1507.h: 6334: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic16f1507.h: 6336: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic16f1507.h: 6338: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic16f1507.h: 6340: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic16f1507.h: 6342: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic16f1507.h: 6344: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic16f1507.h: 6346: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1507.h: 6348: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1507.h: 6350: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1507.h: 6352: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1507.h: 6354: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1507.h: 6356: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1507.h: 6358: extern volatile __bit G1ARSEN @ (((unsigned) &CWG1CON2)*8) + 6;
[; ;pic16f1507.h: 6360: extern volatile __bit G1ASDLA0 @ (((unsigned) &CWG1CON1)*8) + 4;
[; ;pic16f1507.h: 6362: extern volatile __bit G1ASDLA1 @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic16f1507.h: 6364: extern volatile __bit G1ASDLB0 @ (((unsigned) &CWG1CON1)*8) + 6;
[; ;pic16f1507.h: 6366: extern volatile __bit G1ASDLB1 @ (((unsigned) &CWG1CON1)*8) + 7;
[; ;pic16f1507.h: 6368: extern volatile __bit G1ASDSCLC2 @ (((unsigned) &CWG1CON2)*8) + 0;
[; ;pic16f1507.h: 6370: extern volatile __bit G1ASDSFLT @ (((unsigned) &CWG1CON2)*8) + 1;
[; ;pic16f1507.h: 6372: extern volatile __bit G1ASE @ (((unsigned) &CWG1CON2)*8) + 7;
[; ;pic16f1507.h: 6374: extern volatile __bit G1CS0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic16f1507.h: 6376: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16f1507.h: 6378: extern volatile __bit G1IS0 @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic16f1507.h: 6380: extern volatile __bit G1IS1 @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic16f1507.h: 6382: extern volatile __bit G1IS2 @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic16f1507.h: 6384: extern volatile __bit G1OEA @ (((unsigned) &CWG1CON0)*8) + 5;
[; ;pic16f1507.h: 6386: extern volatile __bit G1OEB @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic16f1507.h: 6388: extern volatile __bit G1POLA @ (((unsigned) &CWG1CON0)*8) + 3;
[; ;pic16f1507.h: 6390: extern volatile __bit G1POLB @ (((unsigned) &CWG1CON0)*8) + 4;
[; ;pic16f1507.h: 6392: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1507.h: 6394: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1507.h: 6396: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1507.h: 6398: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1507.h: 6400: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1507.h: 6402: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1507.h: 6404: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1507.h: 6406: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1507.h: 6408: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1507.h: 6410: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1507.h: 6412: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1507.h: 6414: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1507.h: 6416: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1507.h: 6418: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1507.h: 6420: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1507.h: 6422: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1507.h: 6424: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1507.h: 6426: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1507.h: 6428: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1507.h: 6430: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1507.h: 6432: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1507.h: 6434: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1507.h: 6436: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1507.h: 6438: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1507.h: 6440: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1507.h: 6442: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1507.h: 6444: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1507.h: 6446: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1507.h: 6448: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1507.h: 6450: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1507.h: 6452: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1507.h: 6454: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1507.h: 6456: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1507.h: 6458: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1507.h: 6460: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1507.h: 6462: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1507.h: 6464: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1507.h: 6466: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1507.h: 6468: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1507.h: 6470: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1507.h: 6472: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1507.h: 6474: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1507.h: 6476: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1507.h: 6478: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1507.h: 6480: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1507.h: 6482: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1507.h: 6484: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1507.h: 6486: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1507.h: 6488: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1507.h: 6490: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1507.h: 6492: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1507.h: 6494: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1507.h: 6496: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1507.h: 6498: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1507.h: 6500: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1507.h: 6502: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1507.h: 6504: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1507.h: 6506: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1507.h: 6508: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1507.h: 6510: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1507.h: 6512: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1507.h: 6514: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1507.h: 6516: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1507.h: 6518: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1507.h: 6520: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1507.h: 6522: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic16f1507.h: 6524: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL0)*8) + 6;
[; ;pic16f1507.h: 6526: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1507.h: 6528: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1507.h: 6530: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1507.h: 6532: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1507.h: 6534: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic16f1507.h: 6536: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL1)*8) + 6;
[; ;pic16f1507.h: 6538: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1507.h: 6540: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1507.h: 6542: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1507.h: 6544: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1507.h: 6546: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1507.h: 6548: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1507.h: 6550: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1507.h: 6552: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1507.h: 6554: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1507.h: 6556: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1507.h: 6558: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1507.h: 6560: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1507.h: 6562: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1507.h: 6564: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1507.h: 6566: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1507.h: 6568: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1507.h: 6570: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1507.h: 6572: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1507.h: 6574: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1507.h: 6576: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1507.h: 6578: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1507.h: 6580: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1507.h: 6582: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1507.h: 6584: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1507.h: 6586: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1507.h: 6588: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1507.h: 6590: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1507.h: 6592: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1507.h: 6594: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1507.h: 6596: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1507.h: 6598: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1507.h: 6600: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1507.h: 6602: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1507.h: 6604: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1507.h: 6606: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1507.h: 6608: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1507.h: 6610: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1507.h: 6612: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1507.h: 6614: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1507.h: 6616: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1507.h: 6618: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1507.h: 6620: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1507.h: 6622: extern volatile __bit LC1OE @ (((unsigned) &CLC1CON)*8) + 6;
[; ;pic16f1507.h: 6624: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1507.h: 6626: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1507.h: 6628: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1507.h: 6630: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1507.h: 6632: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1507.h: 6634: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1507.h: 6636: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic16f1507.h: 6638: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL0)*8) + 6;
[; ;pic16f1507.h: 6640: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1507.h: 6642: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1507.h: 6644: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1507.h: 6646: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1507.h: 6648: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic16f1507.h: 6650: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL1)*8) + 6;
[; ;pic16f1507.h: 6652: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1507.h: 6654: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1507.h: 6656: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1507.h: 6658: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1507.h: 6660: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1507.h: 6662: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1507.h: 6664: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1507.h: 6666: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1507.h: 6668: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1507.h: 6670: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1507.h: 6672: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1507.h: 6674: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1507.h: 6676: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1507.h: 6678: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1507.h: 6680: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1507.h: 6682: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1507.h: 6684: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1507.h: 6686: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1507.h: 6688: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1507.h: 6690: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1507.h: 6692: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1507.h: 6694: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1507.h: 6696: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1507.h: 6698: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1507.h: 6700: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1507.h: 6702: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1507.h: 6704: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1507.h: 6706: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1507.h: 6708: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1507.h: 6710: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1507.h: 6712: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1507.h: 6714: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1507.h: 6716: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1507.h: 6718: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1507.h: 6720: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1507.h: 6722: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1507.h: 6724: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1507.h: 6726: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1507.h: 6728: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1507.h: 6730: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1507.h: 6732: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1507.h: 6734: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1507.h: 6736: extern volatile __bit LC2OE @ (((unsigned) &CLC2CON)*8) + 6;
[; ;pic16f1507.h: 6738: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1507.h: 6740: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1507.h: 6742: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1507.h: 6744: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1507.h: 6746: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1507.h: 6748: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1507.h: 6750: extern volatile __bit N1CKS0 @ (((unsigned) &NCO1CLK)*8) + 0;
[; ;pic16f1507.h: 6752: extern volatile __bit N1CKS1 @ (((unsigned) &NCO1CLK)*8) + 1;
[; ;pic16f1507.h: 6754: extern volatile __bit N1EN @ (((unsigned) &NCO1CON)*8) + 7;
[; ;pic16f1507.h: 6756: extern volatile __bit N1OE @ (((unsigned) &NCO1CON)*8) + 6;
[; ;pic16f1507.h: 6758: extern volatile __bit N1OUT @ (((unsigned) &NCO1CON)*8) + 5;
[; ;pic16f1507.h: 6760: extern volatile __bit N1PFM @ (((unsigned) &NCO1CON)*8) + 0;
[; ;pic16f1507.h: 6762: extern volatile __bit N1POL @ (((unsigned) &NCO1CON)*8) + 4;
[; ;pic16f1507.h: 6764: extern volatile __bit N1PWS0 @ (((unsigned) &NCO1CLK)*8) + 5;
[; ;pic16f1507.h: 6766: extern volatile __bit N1PWS1 @ (((unsigned) &NCO1CLK)*8) + 6;
[; ;pic16f1507.h: 6768: extern volatile __bit N1PWS2 @ (((unsigned) &NCO1CLK)*8) + 7;
[; ;pic16f1507.h: 6770: extern volatile __bit NCO1ACC0 @ (((unsigned) &NCO1ACCL)*8) + 0;
[; ;pic16f1507.h: 6772: extern volatile __bit NCO1ACC1 @ (((unsigned) &NCO1ACCL)*8) + 1;
[; ;pic16f1507.h: 6774: extern volatile __bit NCO1ACC10 @ (((unsigned) &NCO1ACCH)*8) + 2;
[; ;pic16f1507.h: 6776: extern volatile __bit NCO1ACC11 @ (((unsigned) &NCO1ACCH)*8) + 3;
[; ;pic16f1507.h: 6778: extern volatile __bit NCO1ACC12 @ (((unsigned) &NCO1ACCH)*8) + 4;
[; ;pic16f1507.h: 6780: extern volatile __bit NCO1ACC13 @ (((unsigned) &NCO1ACCH)*8) + 5;
[; ;pic16f1507.h: 6782: extern volatile __bit NCO1ACC14 @ (((unsigned) &NCO1ACCH)*8) + 6;
[; ;pic16f1507.h: 6784: extern volatile __bit NCO1ACC15 @ (((unsigned) &NCO1ACCH)*8) + 7;
[; ;pic16f1507.h: 6786: extern volatile __bit NCO1ACC16 @ (((unsigned) &NCO1ACCU)*8) + 0;
[; ;pic16f1507.h: 6788: extern volatile __bit NCO1ACC17 @ (((unsigned) &NCO1ACCU)*8) + 1;
[; ;pic16f1507.h: 6790: extern volatile __bit NCO1ACC18 @ (((unsigned) &NCO1ACCU)*8) + 2;
[; ;pic16f1507.h: 6792: extern volatile __bit NCO1ACC19 @ (((unsigned) &NCO1ACCU)*8) + 3;
[; ;pic16f1507.h: 6794: extern volatile __bit NCO1ACC2 @ (((unsigned) &NCO1ACCL)*8) + 2;
[; ;pic16f1507.h: 6796: extern volatile __bit NCO1ACC3 @ (((unsigned) &NCO1ACCL)*8) + 3;
[; ;pic16f1507.h: 6798: extern volatile __bit NCO1ACC4 @ (((unsigned) &NCO1ACCL)*8) + 4;
[; ;pic16f1507.h: 6800: extern volatile __bit NCO1ACC5 @ (((unsigned) &NCO1ACCL)*8) + 5;
[; ;pic16f1507.h: 6802: extern volatile __bit NCO1ACC6 @ (((unsigned) &NCO1ACCL)*8) + 6;
[; ;pic16f1507.h: 6804: extern volatile __bit NCO1ACC7 @ (((unsigned) &NCO1ACCL)*8) + 7;
[; ;pic16f1507.h: 6806: extern volatile __bit NCO1ACC8 @ (((unsigned) &NCO1ACCH)*8) + 0;
[; ;pic16f1507.h: 6808: extern volatile __bit NCO1ACC9 @ (((unsigned) &NCO1ACCH)*8) + 1;
[; ;pic16f1507.h: 6810: extern volatile __bit NCO1IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1507.h: 6812: extern volatile __bit NCO1IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1507.h: 6814: extern volatile __bit NCO1INC0 @ (((unsigned) &NCO1INCL)*8) + 0;
[; ;pic16f1507.h: 6816: extern volatile __bit NCO1INC1 @ (((unsigned) &NCO1INCL)*8) + 1;
[; ;pic16f1507.h: 6818: extern volatile __bit NCO1INC10 @ (((unsigned) &NCO1INCH)*8) + 2;
[; ;pic16f1507.h: 6820: extern volatile __bit NCO1INC11 @ (((unsigned) &NCO1INCH)*8) + 3;
[; ;pic16f1507.h: 6822: extern volatile __bit NCO1INC12 @ (((unsigned) &NCO1INCH)*8) + 4;
[; ;pic16f1507.h: 6824: extern volatile __bit NCO1INC13 @ (((unsigned) &NCO1INCH)*8) + 5;
[; ;pic16f1507.h: 6826: extern volatile __bit NCO1INC14 @ (((unsigned) &NCO1INCH)*8) + 6;
[; ;pic16f1507.h: 6828: extern volatile __bit NCO1INC15 @ (((unsigned) &NCO1INCH)*8) + 7;
[; ;pic16f1507.h: 6830: extern volatile __bit NCO1INC2 @ (((unsigned) &NCO1INCL)*8) + 2;
[; ;pic16f1507.h: 6832: extern volatile __bit NCO1INC3 @ (((unsigned) &NCO1INCL)*8) + 3;
[; ;pic16f1507.h: 6834: extern volatile __bit NCO1INC4 @ (((unsigned) &NCO1INCL)*8) + 4;
[; ;pic16f1507.h: 6836: extern volatile __bit NCO1INC5 @ (((unsigned) &NCO1INCL)*8) + 5;
[; ;pic16f1507.h: 6838: extern volatile __bit NCO1INC6 @ (((unsigned) &NCO1INCL)*8) + 6;
[; ;pic16f1507.h: 6840: extern volatile __bit NCO1INC7 @ (((unsigned) &NCO1INCL)*8) + 7;
[; ;pic16f1507.h: 6842: extern volatile __bit NCO1INC8 @ (((unsigned) &NCO1INCH)*8) + 0;
[; ;pic16f1507.h: 6844: extern volatile __bit NCO1INC9 @ (((unsigned) &NCO1INCH)*8) + 1;
[; ;pic16f1507.h: 6846: extern volatile __bit NCO1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1507.h: 6848: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1507.h: 6850: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1507.h: 6852: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1507.h: 6854: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1507.h: 6856: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1507.h: 6858: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1507.h: 6860: extern volatile __bit PWM1DCH0 @ (((unsigned) &PWM1DCH)*8) + 0;
[; ;pic16f1507.h: 6862: extern volatile __bit PWM1DCH1 @ (((unsigned) &PWM1DCH)*8) + 1;
[; ;pic16f1507.h: 6864: extern volatile __bit PWM1DCH2 @ (((unsigned) &PWM1DCH)*8) + 2;
[; ;pic16f1507.h: 6866: extern volatile __bit PWM1DCH3 @ (((unsigned) &PWM1DCH)*8) + 3;
[; ;pic16f1507.h: 6868: extern volatile __bit PWM1DCH4 @ (((unsigned) &PWM1DCH)*8) + 4;
[; ;pic16f1507.h: 6870: extern volatile __bit PWM1DCH5 @ (((unsigned) &PWM1DCH)*8) + 5;
[; ;pic16f1507.h: 6872: extern volatile __bit PWM1DCH6 @ (((unsigned) &PWM1DCH)*8) + 6;
[; ;pic16f1507.h: 6874: extern volatile __bit PWM1DCH7 @ (((unsigned) &PWM1DCH)*8) + 7;
[; ;pic16f1507.h: 6876: extern volatile __bit PWM1DCL0 @ (((unsigned) &PWM1DCL)*8) + 6;
[; ;pic16f1507.h: 6878: extern volatile __bit PWM1DCL1 @ (((unsigned) &PWM1DCL)*8) + 7;
[; ;pic16f1507.h: 6880: extern volatile __bit PWM1EN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1507.h: 6882: extern volatile __bit PWM1OE @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1507.h: 6884: extern volatile __bit PWM1OUT @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1507.h: 6886: extern volatile __bit PWM1POL @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1507.h: 6888: extern volatile __bit PWM2DCH0 @ (((unsigned) &PWM2DCH)*8) + 0;
[; ;pic16f1507.h: 6890: extern volatile __bit PWM2DCH1 @ (((unsigned) &PWM2DCH)*8) + 1;
[; ;pic16f1507.h: 6892: extern volatile __bit PWM2DCH2 @ (((unsigned) &PWM2DCH)*8) + 2;
[; ;pic16f1507.h: 6894: extern volatile __bit PWM2DCH3 @ (((unsigned) &PWM2DCH)*8) + 3;
[; ;pic16f1507.h: 6896: extern volatile __bit PWM2DCH4 @ (((unsigned) &PWM2DCH)*8) + 4;
[; ;pic16f1507.h: 6898: extern volatile __bit PWM2DCH5 @ (((unsigned) &PWM2DCH)*8) + 5;
[; ;pic16f1507.h: 6900: extern volatile __bit PWM2DCH6 @ (((unsigned) &PWM2DCH)*8) + 6;
[; ;pic16f1507.h: 6902: extern volatile __bit PWM2DCH7 @ (((unsigned) &PWM2DCH)*8) + 7;
[; ;pic16f1507.h: 6904: extern volatile __bit PWM2DCL0 @ (((unsigned) &PWM2DCL)*8) + 6;
[; ;pic16f1507.h: 6906: extern volatile __bit PWM2DCL1 @ (((unsigned) &PWM2DCL)*8) + 7;
[; ;pic16f1507.h: 6908: extern volatile __bit PWM2EN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1507.h: 6910: extern volatile __bit PWM2OE @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1507.h: 6912: extern volatile __bit PWM2OUT @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1507.h: 6914: extern volatile __bit PWM2POL @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1507.h: 6916: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1507.h: 6918: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1507.h: 6920: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1507.h: 6922: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1507.h: 6924: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1507.h: 6926: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1507.h: 6928: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1507.h: 6930: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1507.h: 6932: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1507.h: 6934: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1507.h: 6936: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1507.h: 6938: extern volatile __bit PWM3OE @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic16f1507.h: 6940: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1507.h: 6942: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1507.h: 6944: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1507.h: 6946: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1507.h: 6948: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1507.h: 6950: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1507.h: 6952: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1507.h: 6954: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1507.h: 6956: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1507.h: 6958: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1507.h: 6960: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1507.h: 6962: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1507.h: 6964: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1507.h: 6966: extern volatile __bit PWM4OE @ (((unsigned) &PWM4CON)*8) + 6;
[; ;pic16f1507.h: 6968: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1507.h: 6970: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1507.h: 6972: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1507.h: 6974: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1507.h: 6976: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1507.h: 6978: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1507.h: 6980: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1507.h: 6982: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1507.h: 6984: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1507.h: 6986: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1507.h: 6988: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1507.h: 6990: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1507.h: 6992: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1507.h: 6994: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1507.h: 6996: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1507.h: 6998: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1507.h: 7000: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1507.h: 7002: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1507.h: 7004: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1507.h: 7006: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1507.h: 7008: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1507.h: 7010: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1507.h: 7012: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1507.h: 7014: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1507.h: 7016: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1507.h: 7018: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1507.h: 7020: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1507.h: 7022: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1507.h: 7024: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1507.h: 7026: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1507.h: 7028: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1507.h: 7030: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1507.h: 7032: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1507.h: 7034: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1507.h: 7036: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1507.h: 7038: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1507.h: 7040: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1507.h: 7042: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1507.h: 7044: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1507.h: 7046: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1507.h: 7048: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1507.h: 7050: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1507.h: 7052: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1507.h: 7054: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1507.h: 7056: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1507.h: 7058: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1507.h: 7060: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1507.h: 7062: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1507.h: 7064: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1507.h: 7066: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1507.h: 7068: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1507.h: 7070: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1507.h: 7072: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1507.h: 7074: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1507.h: 7076: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1507.h: 7078: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1507.h: 7080: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1507.h: 7082: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1507.h: 7084: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1507.h: 7086: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1507.h: 7088: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1507.h: 7090: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1507.h: 7092: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1507.h: 7094: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1507.h: 7096: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1507.h: 7098: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1507.h: 7100: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1507.h: 7102: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1507.h: 7104: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1507.h: 7106: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1507.h: 7108: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1507.h: 7110: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1507.h: 7112: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1507.h: 7114: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1507.h: 7116: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1507.h: 7118: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1507.h: 7120: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1507.h: 7122: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1507.h: 7124: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1507.h: 7126: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1507.h: 7128: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1507.h: 7130: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1507.h: 7132: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1507.h: 7134: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1507.h: 7136: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1507.h: 7138: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1507.h: 7140: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1507.h: 7142: extern volatile __bit VREGPM0 @ (((unsigned) &VREGCON)*8) + 0;
[; ;pic16f1507.h: 7144: extern volatile __bit VREGPM1 @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1507.h: 7146: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1507.h: 7148: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1507.h: 7150: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1507.h: 7152: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1507.h: 7154: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1507.h: 7156: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1507.h: 7158: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1507.h: 7160: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1507.h: 7162: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1507.h: 7164: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1507.h: 7166: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1507.h: 7168: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1507.h: 7170: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1507.h: 7172: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1507.h: 7174: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1507.h: 7176: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1507.h: 7178: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1507.h: 7180: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1507.h: 7182: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1507.h: 7184: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1507.h: 7186: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1507.h: 7188: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1507.h: 7190: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1507.h: 7192: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1507.h: 7194: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1507.h: 7196: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1507.h: 7198: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1507.h: 7200: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1507.h: 7202: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 29: extern void __nop(void);
[; ;pic.h: 78: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 153: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 155: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 158: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 193: extern __bank0 unsigned char __resetbits;
[; ;pic.h: 194: extern __bank0 __bit __powerdown;
[; ;pic.h: 195: extern __bank0 __bit __timeout;
[; ;pin_manager.h: 207: void PIN_MANAGER_Initialize (void);
[; ;pin_manager.h: 219: void PIN_MANAGER_IOC(void);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;interrupt_manager.h: 110: void interrupt INTERRUPT_InterruptManager(void);
[; ;ext_int.h: 250: void EXT_INT_Initialize(void);
[; ;ext_int.h: 272: void INT_ISR(void);
[; ;ext_int.h: 296: void INT_CallBack(void);
[; ;ext_int.h: 319: void INT_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;ext_int.h: 343: extern void (*INT_InterruptHandler)(void);
[; ;ext_int.h: 367: void INT_DefaultInterruptHandler(void);
[; ;mcc.h: 69: void SYSTEM_Initialize(void);
[; ;mcc.h: 82: void OSCILLATOR_Initialize(void);
[; ;mcc.h: 95: void WDT_Initialize(void);
"27 mcp7941x.h
[v _rtc_flag `Vuc ~T0 @X0 1 e ]
[; ;mcp7941x.h: 27: volatile bool rtc_flag;
"28
[v _date_time `Vuc ~T0 @X0 -> 8 `i e ]
[; ;mcp7941x.h: 28: volatile uint8_t date_time[8];
[; ;mcp7941x.h: 30: uint8_t bcd2int(uint8_t bcd);
[; ;mcp7941x.h: 31: uint8_t int2bcd(uint8_t i);
[; ;mcp7941x.h: 32: void RTC_Write(uint8_t time_var, uint8_t rtcc_reg);
[; ;mcp7941x.h: 33: uint8_t RTC_Read(uint8_t rtcc_reg) ;
[; ;mcp7941x.h: 34: void RTC_Set_DateTime(uint8_t day, uint8_t mth, uint8_t year, uint8_t dow,
[; ;mcp7941x.h: 35: uint8_t hour, uint8_t min, uint8_t sec, bool leap);
[; ;mcp7941x.h: 36: void RTC_Get_Date();
[; ;mcp7941x.h: 37: void RTC_Get_Time();
[; ;mcp7941x.h: 38: void RTC_Init(int8_t trim);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;TextLCD.h: 6: void TextLCD_Init();
[; ;TextLCD.h: 7: void TextLCD_Clear();
[; ;TextLCD.h: 8: void TextLCD_Puts(uint8_t line, uint8_t idx, uint8_t *data, uint8_t length_or_type);
[v $root$_main `(v ~T0 @X0 0 e ]
"5 main.c
[v _main `(v ~T0 @X0 1 ef ]
"6
{
[; ;main.c: 5: void main(void)
[; ;main.c: 6: {
[e :U _main ]
[f ]
[; ;main.c: 7: SYSTEM_Initialize();
"7
[e ( _SYSTEM_Initialize ..  ]
[; ;main.c: 8: RTC_Init(0);
"8
[e ( _RTC_Init (1 -> -> 0 `i `c ]
[; ;main.c: 9: TextLCD_Init();
"9
[e ( _TextLCD_Init ..  ]
[; ;main.c: 10: (INTCONbits.GIE = 1);
"10
[e = . . _INTCONbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 11: (INTCONbits.PEIE = 1);
"11
[e = . . _INTCONbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 12: rtc_flag=1;
"12
[e = _rtc_flag -> -> 1 `i `uc ]
[; ;main.c: 13: while(1)
"13
[e :U 311 ]
[; ;main.c: 14: {
"14
{
[; ;main.c: 15: asm("clrwdt");
"15
[; <" clrwdt ;# ">
[; ;main.c: 16: if(rtc_flag)
"16
[e $ ! != -> _rtc_flag `i -> -> -> 0 `i `Vuc `i 313  ]
[; ;main.c: 17: {
"17
{
"18
[v _string `uc ~T0 @X0 -> 32 `i a ]
[; ;main.c: 18: uint8_t string[32];
[; ;main.c: 19: RTC_Get_Date(); RTC_Get_Time();
"19
[e ( _RTC_Get_Date ..  ]
[e ( _RTC_Get_Time ..  ]
[; ;main.c: 20: sprintf(string, "%02d.%02d.20%02d", date_time[4], date_time[5], date_time[6]);
"20
[e ( _sprintf (1 , , , (. , &U _string :s 1C -> *U + &U _date_time * -> -> -> 4 `i `ui `ux -> -> # *U &U _date_time `ui `ux `i -> *U + &U _date_time * -> -> -> 5 `i `ui `ux -> -> # *U &U _date_time `ui `ux `i -> *U + &U _date_time * -> -> -> 6 `i `ui `ux -> -> # *U &U _date_time `ui `ux `i ]
[; ;main.c: 21: TextLCD_Puts(0, 3, string, 0);
"21
[e ( _TextLCD_Puts (4 , , , -> -> 0 `i `uc -> -> 3 `i `uc &U _string -> -> 0 `i `uc ]
[; ;main.c: 22: sprintf(string, "%02d:%02d:%02d", date_time[2], date_time[1], date_time[0]);
"22
[e ( _sprintf (1 , , , (. , &U _string :s 2C -> *U + &U _date_time * -> -> -> 2 `i `ui `ux -> -> # *U &U _date_time `ui `ux `i -> *U + &U _date_time * -> -> -> 1 `i `ui `ux -> -> # *U &U _date_time `ui `ux `i -> *U + &U _date_time * -> -> -> 0 `i `ui `ux -> -> # *U &U _date_time `ui `ux `i ]
[; ;main.c: 23: TextLCD_Puts(1, 4, string, 0);
"23
[e ( _TextLCD_Puts (4 , , , -> -> 1 `i `uc -> -> 4 `i `uc &U _string -> -> 0 `i `uc ]
[; ;main.c: 24: rtc_flag=0;
"24
[e = _rtc_flag -> -> 0 `i `uc ]
"25
}
[e :U 313 ]
"26
}
[e :U 310 ]
"13
[e $U 311  ]
[e :U 312 ]
[; ;main.c: 25: }
[; ;main.c: 26: }
[; ;main.c: 27: }
"27
[e :UE 309 ]
}
[p f _sprintf 8421508 ]
[a 2C 37 48 50 100 58 37 48 50 100 58 37 48 50 100 0 ]
[a 1C 37 48 50 100 46 37 48 50 100 46 50 48 37 48 50 100 0 ]
