{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.28987e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 7.48459e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.39097e-07,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 7.48459e-06,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 3.7536,
	"finish__design__instance__count__class:timing_repair_buffer": 8,
	"finish__design__instance__area__class:timing_repair_buffer": 56.304,
	"finish__design__instance__count__class:multi_input_combinational_cell": 3,
	"finish__design__instance__area__class:multi_input_combinational_cell": 26.2752,
	"finish__design__instance__count": 12,
	"finish__design__instance__area": 86.3328,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.06235,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.828039,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.857127,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 4.11223e-06,
	"finish__power__switching__total": 4.04598e-06,
	"finish__power__leakage__total": 5.90873e-11,
	"finish__power__total": 8.15828e-06,
	"finish__design__io": 8,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6277.27,
	"finish__design__instance__count": 89,
	"finish__design__instance__area": 182.675,
	"finish__design__instance__count__stdcell": 89,
	"finish__design__instance__area__stdcell": 182.675,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0291011,
	"finish__design__instance__utilization__stdcell": 0.0291011,
	"finish__design__rows": 29,
	"finish__design__rows:unithd": 29,
	"finish__design__sites": 5017,
	"finish__design__sites:unithd": 5017,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}