{
  "projects": [
    {
      "visible": true,
      "category": "Hardware Security for Embedded Systems",
      "title": "SecuPilot",
      "description": "SecuPilot is a security coprocessor-integrated platform for autonomous UAV security, providing end-to-end protection across the operational lifecycle. This research work has been accepted in ACM Transactions on Embedded Computing Systems (TECS) and will be presented at ESWEEK 2025.",
      "tags": [
        "Security",
        "System Design",
        "Research"
      ],
      "image": {
        "src": "../../images/SecuPilot.jpeg",
        "alt": "SecuPilot"
      },
      "links": [
        {
          "type": "external",
          "url": "https://dl.acm.org/doi/abs/10.1145/3762642"
        }
      ]
    },
    {
      "visible": true,
      "category": "Efficient Multimodal System for Edge AI",
      "title": "ECO",
      "description": "ECO is a novel approach for efficient multimodal AI on commercial Neural Processing Units (NPUs) through context-aware sensing and compute optimizations. This collaborative research work has been accepted in ISLPED 2025.",
      "tags": [
        "AI",
        "System Design",
        "Research"
      ],
      "image": {
        "src": "../../images/ECO.jpeg",
        "alt": "ECO"
      },
      "links": [
        {
          "type": "github",
          "url": "https://github.com/arghadippurdue/ECO_Demo"
        }
      ]
    },
    {
      "visible": false,
      "category": "Sensor & Memory Architecture for AIoT",
      "title": "PRISM",
      "description": "PRISM explores energy-efficient AIoT implementations using Processing-In-Sensor+Memory architectures for battery-free devices. This collaborative research was accepted in IEEE COINS 2025.",
      "tags": [
        "AI",
        "VLSI",
        "Research"
      ],
      "image": {
        "src": "../../images/PRISM.jpeg",
        "alt": "PRISM"
      },
      "links": [
        {
          "type": "external",
          "url": "https://ieeexplore.ieee.org/abstract/document/11125788"
        }
      ]
    },
    {
      "visible": false,
      "category": "Making education accessible ",
      "title": "VSDSquadron",
      "description": "VSDSquadron is a development board designed to make learning RISC V and VLSI accessible. Based on the openMPW shuttle, my goal has been to make VSDSquadron scalable and optimized for production without compromising ease of use. It also has a more popular sibling called VSDSquadronMini.",
      "tags": [
        "PCB Design",
        "RISC V"
      ],
      "image": {
        "src": "../../images/vsdsquadron.jpeg",
        "alt": "VSDSquadron"
      },
      "links": [
        {
          "type": "github",
          "url": "https://github.com/yathAg/VSDSquadron"
        },
        {
          "type": "external",
          "url": "https://www.vlsisystemdesign.com/vsdsquadronmini/"
        }
      ]
    },
    {
      "visible": false,
      "category": "Taking to the skies",
      "title": "Seraphim: Autonomous Hexrotor",
      "description": "Seraphim is an autonomous, six feet wide hexrotor designed at ProjectMANAS. Capable of autonomous navigation, image detection and payload delivery, it was our entry to the 2022 AUVSI SUAS Challenge held in Maryland USA. ",
      "tags": [
        "Robotics",
        "UAV"

      ],
      "image": {
        "src": "../../images/seraphim.jpeg",
        "alt": "Seraphim"
      },
      "links": [
        {
          "type": "youtube",
          "url": "https://youtu.be/CQ0x2UGOluc?si=EuDRl80gd3KZKKz1"
        },
        {
          "type": "external",
          "url": "https://projectmanas.in/#projects"
        }
      ]
    },
    {
      "visible": false,
      "category": "Open Source IC Design",
      "title": "AES Encryption: GF180",
      "description": "It's mindblowing how far open-source EDA has come. Within days, I was able to implement an AES accelerator for the open GF180m shuttle. Unfortunately, it wasn't accepted into the lottery, but I will have my own tapeout soon...",
      "tags": [
        "VLSI",
        "Security"
      ],
      "image": {
        "src": "../../images/AES.png",
        "alt": "AES"
      },
      "links": [
        {
          "type": "github",
          "url": "https://github.com/yathAg/AES_gf180"
        }
      ]
    },
    {
      "visible": false,
      "category": "ECE559 Mos VLSI Design ",
      "title": "8T SRAM Compute in Memory Macro",
      "description": "We designed a 4kb in-memory compute module to explore architectures capable of overcoming the Von Neumann bottleneck. Implemented in 45nm CMOS, the 8T SRAM cell can perform arithmetic operations without transferring data to the CPU.",
      "tags": [
        "VLSI",
        "Course Project"
      ],
      "image": {
        "src": "../../images/559.png",
        "alt": "Compute in memory"
      },
      "links": [
        {
          "type": "external",
          "url": "/559report.pdf"
        }
      ]
    },
    {
      "visible": false,
      "category": "ECE565 Computer Architecture",
      "title": "Adaptive Cache Compression in Gem5",
      "description": "To understand the performance improvement by compressing data in modern caches, we implemented a Variable Segment Cache in the GEM5 simulator and simulated it against the SPEC2k17 benchmarks.",
      "tags": [
        "Computer Architecture",
        "Course Project"
      ],
      "image": {
        "src": "../../images/gem5ColorLong.png",
        "alt": "Gem5"
      },
      "links": [
        {
          "type": "external",
          "url": "/565report.pdf"
        },
        {
          "type": "github",
          "url": "https://github.com/yathAg/gem5Project"
        }
      ]
    },
    {
      "visible": false,
      "category": "Future of computing",
      "title": "RISC-V CORE ",
      "description": "You can place a sure-shot bet that in a few years, RISC-V is going to be everywhere. This was my attempt at implementing a simple core to understand the basics of RISC-V. Implemented on an Artix7 FPGA, it can display the Mandelbrot set over UART. ",
      "tags": [
        "RISC V",
        "Computer Architecture"
      ],
      "image": {
        "src": "../../images/rv.png",
        "alt": "RISCV"
      },
      "links": [
        {
          "type": "github",
          "url": "https://github.com/yathAg/FemtoRV_RISCV"
        }
      ]
    },
    {
      "visible": false,
      "category": "Open Source Contribution",
      "title": "OpenROAD 7mm contest",
      "description": "Implemented DRC for ASAP7 PDK in the OpenROAD Physical design flow. Won the outstanding contribution award for the pull request amongst participants worldwide.",
      "tags": [
        "VLSI",
        "Open-Source"
      ],
      "image": {
        "src": "../../images/openroad.png",
        "alt": "OpenRoad"
      },
      "links": [
        {
          "type": "github",
          "url": "https://github.com/yathAg/openroad_vsd_7nmContest"
        },
        {
          "type": "external",
          "url": "https://openroaddesigncontest.org/result/"
        }
      ]
    },
    {
      "visible": false,
      "category": "Swadeshi Microprocessor Challenge",
      "title": "Shelfy: Automated ASRS",
      "description": "Developed with the most talented people I know, Shelfy was our entry to the Swadeshi Microprocessor challenge. Having made it to the top 100 teams across India, it was my first experience prototyping a system with RISCV and proposing a complete business plan for the automated storage and retrieval system for warehouses. ",
      "tags": [
        "RISC V",
        "Robotics"
      ],
      "image": {
        "src": "../../images/shelfy.JPG",
        "alt": "Shely"
      },
      "links": [
        {
          "type": "youtube",
          "url": "https://www.youtube.com/watch?v=PX6wxbi8uk8"
        },
        {
          "type": "github",
          "url": "https://github.com/yathAg/Swadeshi_Microprocessor_Challenge"
        }
      ]
    },
    {
      "visible": false,
      "category": "Bringing gates together",
      "title": "8Bit CPU",
      "description": "Built following the video series by BenEater, I spent every rupee I could save as a High school student buying the parts from SP Road. The experience of trimming meters of wire and combining a few dozen 7400ICs into this enormous CPU finally resulted in the joy of seven-segment LEDs displaying the Fibonacci series.  ",
      "tags": [
        "VLSI",
        "Computer Architecture"
      ],
      "image": {
        "src": "../../images/8_Bit_CPU.jpeg",
        "alt": "8 Bit CPU"
      },
      "links": [
        {
          "type": "external",
          "url": "https://eater.net/8bit/"
        }
      ]
    },
    {
      "visible": false,
      "category": "Whats the Time?",
      "title": "Binary Wrist watch",
      "description": "It has to be one of my most prized possessions. I made this watch in 2018, and it was my first time assembling a PCB. With 0603 components, I believe there still are some LEDs living like specs of dust in my house. Reading the time in binary is always fun, and it's a testament to the electronics engineer inside me!",
      "tags": [
        "PCB Design",
        "Embedded Systems"
      ],
      "image": {
        "src": "../../images/binaryWW.jpeg",
        "alt": "Binary Wrist Watch"
      },
      "links": [
        {
          "type": "github",
          "url": "https://github.com/yathAg/binary_watch"
        },
        {
          "type": "external",
          "url": "https://www.instructables.com/Binary-Wrist-Watch/"
        }
      ]
    }
  ],
  "button": {
    "visible": true,
    "label": "Explore all !",
    "url": "/projectsPage"
  }
}