{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[9588,10682,0,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":66}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_aLoader_uA_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":67}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_bLoader_uX_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":68}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:68 (_Out_unloader_channel)","type":"resource"}],"data":[33,3282,28,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[838,490,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[224,1152,0,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n32 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_23' (a.cl:206)\n - '_45' (a.cl:248)\n - '_uX_shreg' (a.cl:169)\n - '_67' (a.cl:292)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_k_temp' (a.cl:175)\n - '_76' (a.cl:311)","type":"resource"},{"data":[7,14,31,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"1 register of width 10 and depth 1","type":"text"},{"text":"31 registers of width 32 and depth 512","type":"text"},{"text":"Shift Register,\n1 reg, 10 width by 1 depth,\n31 regs, 32 width by 512 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_uY_shreg' (a.cl:167)\n - '_50' (a.cl:261)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_Out_unloader_channel_array' (a.cl:172)","type":"resource"},{"data":[14,50,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 10 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 10 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uA_s0_i' (a.cl:182)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 511","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 511 depth","type":"brief"}],"name":"Private Variable: \n - '_uY_shreg' (a.cl:167)","type":"resource"},{"children":[{"count":2,"data":[465,3484,0,0,69],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":2,"data":[8.66667,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[484.66667,3484,0,0,69],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":179}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":179}]],"name":"a.cl:179","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":216}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":216}]],"name":"a.cl:216","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":311}]],"name":"a.cl:311","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":167}]],"name":"10-bit Integer Subtract","type":"resource"}],"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":167}]],"name":"a.cl:167","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":169}]],"name":"32-bit Select","type":"resource"}],"data":[4.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":169}]],"name":"a.cl:169","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"10-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"10-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"32-bit Integer Add","type":"resource"}],"data":[49,0,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"a.cl:182","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":197}]],"name":"a.cl:197","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"32-bit Select","type":"resource"}],"data":[4.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"a.cl:206","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":207}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":207}]],"name":"a.cl:207","replace_name":"true","type":"resource"},{"children":[{"count":31,"data":[806,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"32-bit Select","type":"resource"}],"data":[806,0,0,0,0],"debug":[[{"filename":"a.cl","line":208}]],"name":"a.cl:208","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,16,0,0,0],"debug":[[{"filename":"a.cl","line":217}]],"name":"32-bit Select","type":"resource"}],"data":[16,16,0,0,0],"debug":[[{"filename":"a.cl","line":217}]],"name":"a.cl:217","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"a.cl","line":229}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,1,0],"debug":[[{"filename":"a.cl","line":229}]],"name":"a.cl:229","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[409,350,3,2.5,2],"debug":[[{"filename":"a.cl","line":231}]],"name":"Floating-point Divide","type":"resource"}],"data":[413.333,350,3,2.5,2],"debug":[[{"filename":"a.cl","line":231}]],"name":"a.cl:231","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":245}]],"name":"32-bit Select","type":"resource"}],"data":[4.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":245}]],"name":"a.cl:245","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":254}]],"name":"1-bit Or","type":"resource"},{"count":32,"data":[1008,1008,0,0,0],"debug":[[{"filename":"a.cl","line":254}]],"name":"32-bit Select","type":"resource"}],"data":[1009,1008,0,0,0],"debug":[[{"filename":"a.cl","line":254}]],"name":"a.cl:254","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"a.cl:266","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":293}]],"name":"a.cl:293","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"10-bit Integer Subtract","type":"resource"},{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[5,0,0,16,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"a.cl:294","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":300}]],"name":"a.cl:300","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"a.cl:308","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3993.99966,6640,35,35.5,77],"debug":[[{"filename":"a.cl","line":167}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\nMax global work dimension: 0","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[3994,6640,35,35.5,77],"total_percent":[0.972803,0.647706,0.388577,1.29008,2.37154],"type":"function"},{"children":[{"data":[60,49,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,28,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 24 and depth 1","type":"text"},{"text":"Register,\n1 reg, 24 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_k_i' (a.cl:87)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (a.cl:85)","type":"resource"},{"children":[{"count":1,"data":[114,219,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[114,219,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[24,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"24-bit Integer Add","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"24-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"4-bit Select","type":"resource"}],"data":[38,1,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":94}]],"name":"a.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":97}]],"name":"a.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":111}]],"name":"a.cl:111","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2984,7751,32,0,17],"debug":[[{"filename":"a.cl","line":85}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[2984,7751,32,0,17],"total_percent":[0.826528,0.389045,0.453593,1.17951,0],"type":"function"},{"children":[{"data":[100,136,0,0,10],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,50,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 10 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 10 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_s0_i' (a.cl:131)","type":"resource"},{"data":[31,120,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 15 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_s0_k' (a.cl:129)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_bLoader_uX_channel_array' (a.cl:126)","type":"resource"},{"children":[{"count":2,"data":[88,235,3,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[90,235,3,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"a.cl","line":129}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":129}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":129}]],"name":"32-bit Integer Add","type":"resource"}],"data":[52,0,0,0,0],"debug":[[{"filename":"a.cl","line":129}]],"name":"a.cl:129","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"32-bit Select","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":126}]],"name":"a.cl:126","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"10-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"10-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"32-bit Integer Add","type":"resource"}],"data":[49.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"a.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"a.cl:138","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"Load","type":"resource"}],"data":[3053.33,4299,42,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"a.cl:142","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":155}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":155}]],"name":"a.cl:155","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4762.9966,7289,45,0,20],"debug":[[{"filename":"a.cl","line":126}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_bLoader","total_kernel_resources":[4763,7289,45,0,20],"total_percent":[0.978019,0.604284,0.426557,1.65868,0],"type":"function"},{"children":[{"data":[66,53,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (a.cl:321)\n - '_unloader_s0_k' (a.cl:323)\n - '_78' (a.cl:328)\n - '_79' (a.cl:330)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (a.cl:321)\n - '_unloader_s0_k' (a.cl:323)\n - '_80' (a.cl:331)","type":"resource"},{"children":[{"count":1,"data":[12,50,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[12,50,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"4-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"a.cl:323","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":325}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":325}]],"name":"a.cl:325","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":329}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"a.cl","line":329}]],"name":"a.cl:329","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":331}]],"name":"a.cl:331","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1880,4697,0,0,46],"debug":[[{"filename":"a.cl","line":321}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[1880,4697,0,0,46],"total_percent":[0.578295,0.327715,0.274871,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[24579.99626,42819,142,35.5,170],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[159080,215271,539,36,170],"total_percent":[29.8698,19.0169,12.5978,19.8673,2.37154],"type":"module"}