{
  "design": {
    "design_info": {
      "boundary_crc": "0xCF159E59E18759D",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../i2s2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "axis_i2s2_0": "",
      "axis_volume_controll_0": ""
    },
    "ports": {
      "sw": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "tx_data": {
        "direction": "O"
      },
      "rx_data": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "axis_resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "tx_mclk": {
        "direction": "O"
      },
      "tx_lrck": {
        "direction": "O"
      },
      "tx_sclk": {
        "direction": "O"
      },
      "rx_mclk": {
        "direction": "O"
      },
      "rx_lrck": {
        "direction": "O"
      },
      "rx_sclk": {
        "direction": "O"
      },
      "clk_in1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "260.212"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "279.187"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "22.591"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "54.625"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "50.375"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "6"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "axis_i2s2_0": {
        "vlnv": "xilinx.com:module_ref:axis_i2s2:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_axis_i2s2_0_0",
        "xci_path": "ip\\design_1_axis_i2s2_0_0\\design_1_axis_i2s2_0_0.xci",
        "inst_hier_path": "axis_i2s2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_i2s2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "axis_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "axis_resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "22590984",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "axis_resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "tx_axis_s_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "tx_axis_s_valid": {
            "direction": "I"
          },
          "tx_axis_s_ready": {
            "direction": "O"
          },
          "tx_axis_s_last": {
            "direction": "I"
          },
          "rx_axis_m_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rx_axis_m_valid": {
            "direction": "O"
          },
          "rx_axis_m_ready": {
            "direction": "I"
          },
          "rx_axis_m_last": {
            "direction": "O"
          },
          "tx_mclk": {
            "direction": "O"
          },
          "tx_lrck": {
            "direction": "O"
          },
          "tx_sclk": {
            "direction": "O"
          },
          "tx_sdout": {
            "direction": "O"
          },
          "rx_mclk": {
            "direction": "O"
          },
          "rx_lrck": {
            "direction": "O"
          },
          "rx_sclk": {
            "direction": "O"
          },
          "rx_sdin": {
            "direction": "I",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "axis_volume_controll_0": {
        "vlnv": "xilinx.com:module_ref:axis_volume_controller:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_axis_volume_controll_0_0",
        "xci_path": "ip\\design_1_axis_volume_controll_0_0\\design_1_axis_volume_controll_0_0.xci",
        "inst_hier_path": "axis_volume_controll_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_volume_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "22590984",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "sw": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "s_axis_data": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "s_axis_valid": {
            "direction": "I"
          },
          "s_axis_ready": {
            "direction": "O"
          },
          "s_axis_last": {
            "direction": "I"
          },
          "m_axis_data": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "m_axis_valid": {
            "direction": "O"
          },
          "m_axis_ready": {
            "direction": "I"
          },
          "m_axis_last": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "axis_i2s2_0_rx_axis_m_data": {
        "ports": [
          "axis_i2s2_0/rx_axis_m_data",
          "axis_volume_controll_0/s_axis_data"
        ]
      },
      "axis_i2s2_0_rx_axis_m_last": {
        "ports": [
          "axis_i2s2_0/rx_axis_m_last",
          "axis_volume_controll_0/s_axis_last"
        ]
      },
      "axis_i2s2_0_rx_axis_m_valid": {
        "ports": [
          "axis_i2s2_0/rx_axis_m_valid",
          "axis_volume_controll_0/s_axis_valid"
        ]
      },
      "axis_i2s2_0_rx_lrck": {
        "ports": [
          "axis_i2s2_0/rx_lrck",
          "rx_lrck"
        ]
      },
      "axis_i2s2_0_rx_mclk": {
        "ports": [
          "axis_i2s2_0/rx_mclk",
          "rx_mclk"
        ]
      },
      "axis_i2s2_0_rx_sclk": {
        "ports": [
          "axis_i2s2_0/rx_sclk",
          "rx_sclk"
        ]
      },
      "axis_i2s2_0_tx_axis_s_ready": {
        "ports": [
          "axis_i2s2_0/tx_axis_s_ready",
          "axis_volume_controll_0/m_axis_ready"
        ]
      },
      "axis_i2s2_0_tx_lrck": {
        "ports": [
          "axis_i2s2_0/tx_lrck",
          "tx_lrck"
        ]
      },
      "axis_i2s2_0_tx_mclk": {
        "ports": [
          "axis_i2s2_0/tx_mclk",
          "tx_mclk"
        ]
      },
      "axis_i2s2_0_tx_sclk": {
        "ports": [
          "axis_i2s2_0/tx_sclk",
          "tx_sclk"
        ]
      },
      "axis_i2s2_0_tx_sdout": {
        "ports": [
          "axis_i2s2_0/tx_sdout",
          "tx_data"
        ]
      },
      "axis_resetn_1": {
        "ports": [
          "axis_resetn",
          "axis_i2s2_0/axis_resetn"
        ]
      },
      "axis_volume_controll_0_m_axis_data": {
        "ports": [
          "axis_volume_controll_0/m_axis_data",
          "axis_i2s2_0/tx_axis_s_data"
        ]
      },
      "axis_volume_controll_0_m_axis_last": {
        "ports": [
          "axis_volume_controll_0/m_axis_last",
          "axis_i2s2_0/tx_axis_s_last"
        ]
      },
      "axis_volume_controll_0_m_axis_valid": {
        "ports": [
          "axis_volume_controll_0/m_axis_valid",
          "axis_i2s2_0/tx_axis_s_valid"
        ]
      },
      "axis_volume_controll_0_s_axis_ready": {
        "ports": [
          "axis_volume_controll_0/s_axis_ready",
          "axis_i2s2_0/rx_axis_m_ready"
        ]
      },
      "clk_in1_1": {
        "ports": [
          "clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axis_i2s2_0/axis_clk",
          "axis_volume_controll_0/clk"
        ]
      },
      "rx_sdin_1": {
        "ports": [
          "rx_data",
          "axis_i2s2_0/rx_sdin"
        ]
      },
      "sw_1": {
        "ports": [
          "sw",
          "axis_volume_controll_0/sw"
        ]
      }
    }
  }
}