aag 1 0 1 1 0
2 1
2
c
    l1 <= True
    output l1
