

================================================================
== Vivado HLS Report for 'duplicateMat_2_Loop_1'
================================================================
* Date:           Wed Mar 18 11:35:18 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max  |   Type  |
    +---------+---------+----------+-----------+-----+--------+---------+
    |        5|   923761| 0.250 us | 46.188 ms |    5|  923761|   none  |
    +---------+---------+----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |                           |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance         |  Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |call_ln113_write_r_fu_100  |write_r  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ln114_write_r_fu_108  |write_r  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------+---------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |        4|   923760| 4 ~ 1283 |          -|          -|  1 ~ 720 |    no    |
        | + Loop 1.1  |        1|     1280|         2|          1|          1| 1 ~ 1280 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    132|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|     22|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    141|    -|
|Register         |        -|      -|     129|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     131|    295|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------+---------+-------+---+----+-----+
    |          Instance         |  Module | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------+---------+---------+-------+---+----+-----+
    |call_ln113_write_r_fu_100  |write_r  |        0|      0|  1|  11|    0|
    |call_ln114_write_r_fu_108  |write_r  |        0|      0|  1|  11|    0|
    +---------------------------+---------+---------+-------+---+----+-----+
    |Total                      |         |        0|      0|  2|  22|    0|
    +---------------------------+---------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_125_p2                                    |     +    |      0|  0|  39|          32|           1|
    |j_fu_140_p2                                    |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp37       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp39       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln105_fu_119_p2                           |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln108_fu_134_p2                           |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call4  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call6  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                        |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0| 132|         138|          76|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |dst1_V_V_blk_n           |   9|          2|    1|          2|
    |dst_V_V_blk_n            |   9|          2|    1|          2|
    |i1_0_i_reg_78            |   9|          2|   32|         64|
    |j2_0_i_reg_89            |   9|          2|   32|         64|
    |p_dst1_cols_blk_n        |   9|          2|    1|          2|
    |p_dst1_data_V_blk_n      |   9|          2|    1|          2|
    |p_dst1_data_V_write      |   9|          2|    1|          2|
    |p_dst1_rows_blk_n        |   9|          2|    1|          2|
    |p_dst2_data_V_blk_n      |   9|          2|    1|          2|
    |p_dst2_data_V_write      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 141|         30|   75|        154|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   4|   0|    4|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |call_ln113_write_r_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |call_ln114_write_r_fu_108_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_78                           |  32|   0|   32|          0|
    |i_reg_160                               |  32|   0|   32|          0|
    |icmp_ln108_reg_165                      |   1|   0|    1|          0|
    |j2_0_i_reg_89                           |  32|   0|   32|          0|
    |p_dst1_cols_read_reg_151                |  12|   0|   12|          0|
    |p_dst1_rows_read_reg_146                |  11|   0|   11|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 129|   0|  129|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | duplicateMat_2_Loop_.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | duplicateMat_2_Loop_.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | duplicateMat_2_Loop_.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | duplicateMat_2_Loop_.1 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | duplicateMat_2_Loop_.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | duplicateMat_2_Loop_.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | duplicateMat_2_Loop_.1 | return value |
|p_dst1_rows_dout      |  in |   11|   ap_fifo  |       p_dst1_rows      |    pointer   |
|p_dst1_rows_empty_n   |  in |    1|   ap_fifo  |       p_dst1_rows      |    pointer   |
|p_dst1_rows_read      | out |    1|   ap_fifo  |       p_dst1_rows      |    pointer   |
|p_dst1_cols_dout      |  in |   12|   ap_fifo  |       p_dst1_cols      |    pointer   |
|p_dst1_cols_empty_n   |  in |    1|   ap_fifo  |       p_dst1_cols      |    pointer   |
|p_dst1_cols_read      | out |    1|   ap_fifo  |       p_dst1_cols      |    pointer   |
|dst_V_V_dout          |  in |   24|   ap_fifo  |         dst_V_V        |    pointer   |
|dst_V_V_empty_n       |  in |    1|   ap_fifo  |         dst_V_V        |    pointer   |
|dst_V_V_read          | out |    1|   ap_fifo  |         dst_V_V        |    pointer   |
|p_dst1_data_V_din     | out |   24|   ap_fifo  |      p_dst1_data_V     |    pointer   |
|p_dst1_data_V_full_n  |  in |    1|   ap_fifo  |      p_dst1_data_V     |    pointer   |
|p_dst1_data_V_write   | out |    1|   ap_fifo  |      p_dst1_data_V     |    pointer   |
|dst1_V_V_dout         |  in |   24|   ap_fifo  |        dst1_V_V        |    pointer   |
|dst1_V_V_empty_n      |  in |    1|   ap_fifo  |        dst1_V_V        |    pointer   |
|dst1_V_V_read         | out |    1|   ap_fifo  |        dst1_V_V        |    pointer   |
|p_dst2_data_V_din     | out |   24|   ap_fifo  |      p_dst2_data_V     |    pointer   |
|p_dst2_data_V_full_n  |  in |    1|   ap_fifo  |      p_dst2_data_V     |    pointer   |
|p_dst2_data_V_write   | out |    1|   ap_fifo  |      p_dst2_data_V     |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_dst1_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %p_dst1_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_dst1_rows_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %p_dst1_rows)" [./xf_duplicate_2.hpp:105]   --->   Operation 12 'read' 'p_dst1_rows_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_dst1_cols_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_dst1_cols)" [./xf_duplicate_2.hpp:108]   --->   Operation 13 'read' 'p_dst1_cols_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %0" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i1_0_i = phi i32 [ 0, %entry ], [ %i, %hls_label_50_end ]"   --->   Operation 19 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i11 %p_dst1_rows_read to i32" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 20 'sext' 'sext_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln105 = icmp slt i32 %i1_0_i, %sext_ln105" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 21 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%i = add nsw i32 %i1_0_i, 1" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %hls_label_50_begin, label %.exit" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str114)" [./xf_duplicate_2.hpp:106->./xf_duplicate_2.hpp:78]   --->   Operation 24 'specregionbegin' 'tmp_i' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 720, i32 0, [1 x i8]* @p_str) nounwind" [./xf_duplicate_2.hpp:107->./xf_duplicate_2.hpp:78]   --->   Operation 25 'speclooptripcount' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 26 'br' <Predicate = (icmp_ln105)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [./xf_duplicate_2.hpp:78]   --->   Operation 27 'ret' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j2_0_i = phi i32 [ 0, %hls_label_50_begin ], [ %j, %hls_label_51 ]"   --->   Operation 28 'phi' 'j2_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i12 %p_dst1_cols_read to i32" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 29 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln108 = icmp slt i32 %j2_0_i, %sext_ln108" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 30 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j2_0_i, 1" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %hls_label_51, label %hls_label_50_end" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str115)" [./xf_duplicate_2.hpp:109->./xf_duplicate_2.hpp:78]   --->   Operation 33 'specregionbegin' 'tmp_9_i' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1280, i32 0, [1 x i8]* @p_str) nounwind" [./xf_duplicate_2.hpp:110->./xf_duplicate_2.hpp:78]   --->   Operation 34 'speclooptripcount' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_duplicate_2.hpp:111->./xf_duplicate_2.hpp:78]   --->   Operation 35 'specpipeline' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.63ns)   --->   "%tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %dst_V_V)" [./xf_duplicate_2.hpp:113->./xf_duplicate_2.hpp:78]   --->   Operation 36 'read' 'tmp_V' <Predicate = (icmp_ln108)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_4 : Operation 37 [1/1] (3.63ns)   --->   "call fastcc void @write(i24 %tmp_V, i24* %p_dst1_data_V)" [./xf_duplicate_2.hpp:113->./xf_duplicate_2.hpp:78]   --->   Operation 37 'call' <Predicate = (icmp_ln108)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_V_15 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %dst1_V_V)" [./xf_duplicate_2.hpp:114->./xf_duplicate_2.hpp:78]   --->   Operation 38 'read' 'tmp_V_15' <Predicate = (icmp_ln108)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_4 : Operation 39 [1/1] (3.63ns)   --->   "call fastcc void @write(i24 %tmp_V_15, i24* %p_dst2_data_V)" [./xf_duplicate_2.hpp:114->./xf_duplicate_2.hpp:78]   --->   Operation 39 'call' <Predicate = (icmp_ln108)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str115, i32 %tmp_9_i)" [./xf_duplicate_2.hpp:116->./xf_duplicate_2.hpp:78]   --->   Operation 40 'specregionend' 'empty_179' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [./xf_duplicate_2.hpp:108->./xf_duplicate_2.hpp:78]   --->   Operation 41 'br' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str114, i32 %tmp_i)" [./xf_duplicate_2.hpp:117->./xf_duplicate_2.hpp:78]   --->   Operation 42 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br label %0" [./xf_duplicate_2.hpp:105->./xf_duplicate_2.hpp:78]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_dst1_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst1_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
p_dst1_rows_read        (read             ) [ 001111]
p_dst1_cols_read        (read             ) [ 001111]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
br_ln105                (br               ) [ 011111]
i1_0_i                  (phi              ) [ 001000]
sext_ln105              (sext             ) [ 000000]
icmp_ln105              (icmp             ) [ 001111]
i                       (add              ) [ 011111]
br_ln105                (br               ) [ 000000]
tmp_i                   (specregionbegin  ) [ 000111]
speclooptripcount_ln107 (speclooptripcount) [ 000000]
br_ln108                (br               ) [ 001111]
ret_ln78                (ret              ) [ 000000]
j2_0_i                  (phi              ) [ 000100]
sext_ln108              (sext             ) [ 000000]
icmp_ln108              (icmp             ) [ 001111]
j                       (add              ) [ 001111]
br_ln108                (br               ) [ 000000]
tmp_9_i                 (specregionbegin  ) [ 000000]
speclooptripcount_ln110 (speclooptripcount) [ 000000]
specpipeline_ln111      (specpipeline     ) [ 000000]
tmp_V                   (read             ) [ 000000]
call_ln113              (call             ) [ 000000]
tmp_V_15                (read             ) [ 000000]
call_ln114              (call             ) [ 000000]
empty_179               (specregionend    ) [ 000000]
br_ln108                (br               ) [ 001111]
empty                   (specregionend    ) [ 000000]
br_ln105                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_dst1_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst1_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst1_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst1_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dst1_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst1_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst2_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst2_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_dst1_rows_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="11" slack="0"/>
<pin id="56" dir="0" index="1" bw="11" slack="0"/>
<pin id="57" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst1_rows_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_dst1_cols_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="12" slack="0"/>
<pin id="62" dir="0" index="1" bw="12" slack="0"/>
<pin id="63" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst1_cols_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="0"/>
<pin id="68" dir="0" index="1" bw="24" slack="0"/>
<pin id="69" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_V_15_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="24" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="0"/>
<pin id="75" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_15/4 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i1_0_i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="i1_0_i_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="j2_0_i_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j2_0_i (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="j2_0_i_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="32" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0_i/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="call_ln113_write_r_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="0"/>
<pin id="103" dir="0" index="2" bw="24" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="call_ln114_write_r_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="0" index="2" bw="24" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln105_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln105/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln105_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sext_ln108_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="2"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln108_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="j_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_dst1_rows_read_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="1"/>
<pin id="148" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_dst1_rows_read "/>
</bind>
</comp>

<comp id="151" class="1005" name="p_dst1_cols_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="2"/>
<pin id="153" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_dst1_cols_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="icmp_ln105_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="165" class="1005" name="icmp_ln108_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="169" class="1005" name="j_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="66" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="72" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="123"><net_src comp="82" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="82" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="138"><net_src comp="93" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="93" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="54" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="154"><net_src comp="60" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="159"><net_src comp="119" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="125" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="168"><net_src comp="134" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="140" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="93" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst1_data_V | {4 }
	Port: p_dst2_data_V | {4 }
 - Input state : 
	Port: duplicateMat_2_Loop_.1 : p_dst1_rows | {1 }
	Port: duplicateMat_2_Loop_.1 : p_dst1_cols | {1 }
	Port: duplicateMat_2_Loop_.1 : dst_V_V | {4 }
	Port: duplicateMat_2_Loop_.1 : p_dst1_data_V | {}
	Port: duplicateMat_2_Loop_.1 : dst1_V_V | {4 }
	Port: duplicateMat_2_Loop_.1 : p_dst2_data_V | {}
  - Chain level:
	State 1
	State 2
		icmp_ln105 : 1
		i : 1
		br_ln105 : 2
	State 3
		icmp_ln108 : 1
		j : 1
		br_ln108 : 2
	State 4
		empty_179 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |           i_fu_125          |    0    |    39   |
|          |           j_fu_140          |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln105_fu_119      |    0    |    18   |
|          |      icmp_ln108_fu_134      |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          | p_dst1_rows_read_read_fu_54 |    0    |    0    |
|   read   | p_dst1_cols_read_read_fu_60 |    0    |    0    |
|          |       tmp_V_read_fu_66      |    0    |    0    |
|          |     tmp_V_15_read_fu_72     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   call   |  call_ln113_write_r_fu_100  |    0    |    0    |
|          |  call_ln114_write_r_fu_108  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln105_fu_116      |    0    |    0    |
|          |      sext_ln108_fu_131      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   114   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      i1_0_i_reg_78     |   32   |
|        i_reg_160       |   32   |
|   icmp_ln105_reg_156   |    1   |
|   icmp_ln108_reg_165   |    1   |
|      j2_0_i_reg_89     |   32   |
|        j_reg_169       |   32   |
|p_dst1_cols_read_reg_151|   12   |
|p_dst1_rows_read_reg_146|   11   |
+------------------------+--------+
|          Total         |   153  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   114  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   153  |    -   |
+-----------+--------+--------+
|   Total   |   153  |   114  |
+-----------+--------+--------+
