AArch64 2+2W+dmb.sypl+dmb.syll
"DMB.SYdWWPL WseLL DMB.SYdWWLL WseLP"
Cycle=WseLP DMB.SYdWWPL WseLL DMB.SYdWWLL
Relax=
Safe=DMB.SYdWW WseLP WseLL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Ws Ws
Orig=DMB.SYdWWPL WseLL DMB.SYdWWLL WseLP
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#2    | MOV W0,#2    ;
 STR W0,[X1]  | STLR W0,[X1] ;
 DMB SY       | DMB SY       ;
 MOV W2,#1    | MOV W2,#1    ;
 STLR W2,[X3] | STLR W2,[X3] ;
exists
(x=2 /\ y=2)
