# memory-game-vhdl

Jogo da mem√≥ria em VHDL desenvolvido e emulado para FPGA DE2 Altera/Intel Cyclone II.

### Datapath:
![Circuito datapath](https://raw.githubusercontent.com/rafaelbcastilhos/memory-game-vhdl/main/img/datapath.png)

### Finite State Machine:
![FSM](https://raw.githubusercontent.com/rafaelbcastilhos/memory-game-vhdl/main/img/controller_fsm.png)