// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state10 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond389_i_reg_2998;
reg   [0:0] exitcond389_i_reg_2998_pp0_iter1_reg;
reg   [0:0] or_cond_i_i_reg_3007;
reg   [0:0] or_cond_i_i_reg_3007_pp0_iter1_reg;
reg   [0:0] icmp_reg_2951;
reg   [0:0] tmp_34_reg_2942;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] or_cond_i_reg_3034;
reg   [0:0] or_cond_i_reg_3034_pp0_iter4_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [10:0] t_V_3_reg_610;
wire   [1:0] tmp_31_fu_621_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond390_i_fu_637_p2;
wire    ap_CS_fsm_state3;
wire   [10:0] i_V_fu_643_p2;
reg   [10:0] i_V_reg_2937;
wire   [0:0] tmp_34_fu_649_p2;
wire   [0:0] tmp_528_0_0_not_fu_655_p2;
reg   [0:0] tmp_528_0_0_not_reg_2946;
wire   [0:0] icmp_fu_671_p2;
wire   [0:0] tmp_35_fu_677_p2;
reg   [0:0] tmp_35_reg_2956;
wire   [0:0] tmp_572_0_1_fu_683_p2;
reg   [0:0] tmp_572_0_1_reg_2960;
wire   [0:0] tmp_36_fu_689_p2;
reg   [0:0] tmp_36_reg_2964;
wire   [1:0] row_assign_13_0_0_t_fu_843_p2;
reg   [1:0] row_assign_13_0_0_t_reg_2977;
wire   [1:0] row_assign_13_0_1_t_fu_881_p2;
reg   [1:0] row_assign_13_0_1_t_reg_2984;
wire   [1:0] row_assign_13_0_2_t_fu_919_p2;
reg   [1:0] row_assign_13_0_2_t_reg_2991;
wire   [0:0] exitcond389_i_fu_929_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
reg    ap_predicate_op213_read_state6;
reg    ap_predicate_op225_read_state6;
reg    ap_predicate_op258_read_state6;
reg    ap_predicate_op270_read_state6;
reg    ap_predicate_op300_read_state6;
reg    ap_predicate_op309_read_state6;
reg    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
reg    ap_block_state9_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond389_i_reg_2998_pp0_iter2_reg;
wire   [10:0] j_V_fu_935_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i_i_fu_983_p2;
wire  signed [11:0] x_fu_1031_p3;
reg  signed [11:0] x_reg_3011;
wire   [1:0] tmp_101_fu_1039_p1;
reg   [1:0] tmp_101_reg_3016;
reg   [1:0] tmp_101_reg_3016_pp0_iter1_reg;
wire   [0:0] brmerge_fu_1043_p2;
reg   [0:0] brmerge_reg_3021;
reg   [0:0] brmerge_reg_3021_pp0_iter1_reg;
wire   [0:0] or_cond_i_fu_1048_p2;
reg   [0:0] or_cond_i_reg_3034_pp0_iter1_reg;
reg   [0:0] or_cond_i_reg_3034_pp0_iter2_reg;
reg   [0:0] or_cond_i_reg_3034_pp0_iter3_reg;
reg   [10:0] k_buf_0_val_3_addr_reg_3038;
reg   [10:0] k_buf_0_val_4_addr_reg_3044;
reg   [10:0] k_buf_0_val_5_addr_reg_3050;
reg   [10:0] k_buf_1_val_3_addr_reg_3056;
reg   [10:0] k_buf_1_val_4_addr_reg_3062;
reg   [10:0] k_buf_1_val_5_addr_reg_3068;
reg   [10:0] k_buf_2_val_3_addr_reg_3074;
reg   [10:0] k_buf_2_val_4_addr_reg_3080;
reg   [10:0] k_buf_2_val_5_addr_reg_3086;
wire   [7:0] src_kernel_win_0_va_6_fu_1208_p3;
reg   [7:0] src_kernel_win_0_va_6_reg_3092;
reg   [7:0] src_kernel_win_0_va_6_reg_3092_pp0_iter3_reg;
wire   [7:0] src_kernel_win_0_va_7_fu_1226_p3;
reg   [7:0] src_kernel_win_0_va_7_reg_3098;
wire   [7:0] src_kernel_win_0_va_8_fu_1244_p3;
reg   [7:0] src_kernel_win_0_va_8_reg_3104;
wire   [20:0] r_V_10_0_1_1_fu_2595_p2;
reg   [20:0] r_V_10_0_1_1_reg_3110;
wire   [7:0] src_kernel_win_1_va_6_fu_1383_p3;
reg   [7:0] src_kernel_win_1_va_6_reg_3115;
reg   [7:0] src_kernel_win_1_va_6_reg_3115_pp0_iter3_reg;
wire   [7:0] src_kernel_win_1_va_7_fu_1401_p3;
reg   [7:0] src_kernel_win_1_va_7_reg_3121;
wire   [7:0] src_kernel_win_1_va_8_fu_1419_p3;
reg   [7:0] src_kernel_win_1_va_8_reg_3127;
wire   [20:0] r_V_10_1_1_1_fu_2601_p2;
reg   [20:0] r_V_10_1_1_1_reg_3133;
wire   [7:0] src_kernel_win_2_va_9_fu_1540_p3;
reg   [7:0] src_kernel_win_2_va_9_reg_3138;
reg   [7:0] src_kernel_win_2_va_9_reg_3138_pp0_iter3_reg;
wire   [7:0] src_kernel_win_2_va_10_fu_1558_p3;
reg   [7:0] src_kernel_win_2_va_10_reg_3144;
wire   [7:0] src_kernel_win_2_va_11_fu_1576_p3;
reg   [7:0] src_kernel_win_2_va_11_reg_3150;
wire   [20:0] r_V_10_2_1_1_fu_2607_p2;
reg   [20:0] r_V_10_2_1_1_reg_3156;
reg   [7:0] src_kernel_win_0_va_16_reg_3161;
reg   [7:0] src_kernel_win_1_va_16_reg_3166;
reg   [7:0] src_kernel_win_2_va_7_reg_3171;
reg   [7:0] src_kernel_win_0_va_9_reg_3176;
wire   [24:0] grp_fu_2613_p4;
reg   [24:0] p_Val2_91_0_0_2_reg_3182;
reg    ap_enable_reg_pp0_iter3;
wire   [19:0] r_V_10_0_1_fu_1698_p2;
reg   [19:0] r_V_10_0_1_reg_3187;
wire   [24:0] tmp26_fu_1747_p2;
reg   [24:0] tmp26_reg_3192;
reg   [7:0] src_kernel_win_1_va_9_reg_3197;
wire   [24:0] grp_fu_2631_p4;
reg   [24:0] p_Val2_91_1_0_2_reg_3203;
wire   [19:0] r_V_10_1_1_fu_1837_p2;
reg   [19:0] r_V_10_1_1_reg_3208;
wire   [24:0] tmp31_fu_1886_p2;
reg   [24:0] tmp31_reg_3213;
reg   [7:0] src_kernel_win_2_va_12_reg_3218;
wire   [24:0] grp_fu_2649_p4;
reg   [24:0] p_Val2_91_2_0_2_reg_3224;
wire   [19:0] r_V_10_2_1_fu_1976_p2;
reg   [19:0] r_V_10_2_1_reg_3229;
wire   [24:0] tmp36_fu_2025_p2;
reg   [24:0] tmp36_reg_3234;
wire   [26:0] p_Val2_6_fu_2186_p2;
reg   [26:0] p_Val2_6_reg_3239;
reg   [7:0] p_Val2_7_reg_3244;
reg   [0:0] tmp_104_reg_3249;
reg   [4:0] tmp_65_reg_3254;
wire   [26:0] p_Val2_s_fu_2291_p2;
reg   [26:0] p_Val2_s_reg_3259;
reg   [7:0] p_Val2_9_reg_3264;
reg   [0:0] tmp_110_reg_3269;
reg   [4:0] tmp_73_reg_3274;
wire   [26:0] p_Val2_17_fu_2396_p2;
reg   [26:0] p_Val2_17_reg_3279;
reg   [7:0] p_Val2_19_reg_3284;
reg   [0:0] tmp_116_reg_3289;
reg   [4:0] tmp_81_reg_3294;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_condition_pp0_exit_iter2_state6;
reg    ap_enable_reg_pp0_iter4;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [10:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [10:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [10:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [10:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
wire   [7:0] k_buf_2_val_3_q0;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [10:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
wire   [7:0] k_buf_2_val_4_q0;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [10:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_s_reg_588;
wire   [0:0] tmp_32_fu_627_p2;
reg   [10:0] t_V_reg_599;
wire    ap_CS_fsm_state10;
wire   [63:0] tmp_53_fu_1056_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_246;
reg   [7:0] src_kernel_win_0_va_1_fu_250;
reg   [7:0] src_kernel_win_0_va_2_fu_254;
reg   [7:0] src_kernel_win_0_va_3_fu_258;
reg   [7:0] src_kernel_win_0_va_4_fu_262;
reg   [7:0] src_kernel_win_0_va_5_fu_266;
reg   [7:0] src_kernel_win_1_va_fu_270;
reg   [7:0] src_kernel_win_1_va_1_fu_274;
reg   [7:0] src_kernel_win_1_va_2_fu_278;
reg   [7:0] src_kernel_win_1_va_3_fu_282;
reg   [7:0] src_kernel_win_1_va_4_fu_286;
reg   [7:0] src_kernel_win_1_va_5_fu_290;
reg   [7:0] src_kernel_win_2_va_fu_294;
reg   [7:0] src_kernel_win_2_va_1_fu_298;
reg   [7:0] src_kernel_win_2_va_2_fu_302;
reg   [7:0] src_kernel_win_2_va_3_fu_306;
reg   [7:0] src_kernel_win_2_va_4_fu_310;
reg   [7:0] src_kernel_win_2_va_5_fu_314;
reg   [7:0] right_border_buf_0_s_fu_318;
wire   [7:0] col_buf_0_val_0_0_fu_1113_p3;
reg   [7:0] right_border_buf_0_1_fu_322;
reg   [7:0] right_border_buf_2_s_fu_326;
reg   [7:0] right_border_buf_0_2_fu_330;
wire   [7:0] col_buf_0_val_1_0_fu_1132_p3;
reg   [7:0] right_border_buf_0_3_fu_334;
reg   [7:0] right_border_buf_2_1_fu_338;
wire   [7:0] col_buf_2_val_2_0_fu_1492_p3;
reg   [7:0] right_border_buf_0_4_fu_342;
wire   [7:0] col_buf_0_val_2_0_fu_1151_p3;
reg   [7:0] right_border_buf_0_5_fu_346;
reg   [7:0] right_border_buf_2_2_fu_350;
reg   [7:0] right_border_buf_1_s_fu_354;
wire   [7:0] col_buf_1_val_0_0_fu_1288_p3;
reg   [7:0] right_border_buf_1_1_fu_358;
reg   [7:0] right_border_buf_2_3_fu_362;
wire   [7:0] col_buf_2_val_1_0_fu_1473_p3;
reg   [7:0] right_border_buf_1_2_fu_366;
wire   [7:0] col_buf_1_val_1_0_fu_1307_p3;
reg   [7:0] right_border_buf_1_3_fu_370;
reg   [7:0] right_border_buf_2_4_fu_374;
reg   [7:0] right_border_buf_1_4_fu_378;
wire   [7:0] col_buf_1_val_2_0_fu_1326_p3;
reg   [7:0] right_border_buf_1_5_fu_382;
reg   [7:0] right_border_buf_2_5_fu_386;
wire   [7:0] col_buf_2_val_0_0_fu_1454_p3;
wire   [9:0] tmp_57_fu_661_p4;
wire   [11:0] t_V_cast_fu_633_p1;
wire   [11:0] tmp_38_fu_699_p2;
wire   [0:0] tmp_60_fu_705_p3;
wire   [0:0] tmp_39_fu_719_p2;
wire   [0:0] rev_fu_713_p2;
wire   [0:0] tmp_61_fu_731_p3;
wire   [11:0] p_assign_1_fu_739_p2;
wire   [11:0] p_p2_i426_i_fu_745_p3;
wire   [11:0] p_assign_14_0_1_fu_763_p2;
wire   [11:0] p_assign_14_0_2_fu_789_p2;
wire   [1:0] tmp_63_fu_759_p1;
wire   [0:0] tmp_40_fu_753_p2;
wire   [1:0] tmp_41_fu_815_p2;
wire   [1:0] tmp_58_fu_695_p1;
wire   [0:0] or_cond_i425_i_fu_725_p2;
wire   [1:0] tmp_43_fu_829_p2;
wire   [1:0] tmp_42_fu_821_p3;
wire   [1:0] tmp_44_fu_835_p3;
wire   [1:0] tmp_83_fu_785_p1;
wire   [0:0] tmp_75_fu_777_p3;
wire   [1:0] tmp_94_fu_855_p2;
wire   [1:0] tmp_95_fu_861_p1;
wire   [0:0] tmp_67_fu_769_p3;
wire   [1:0] tmp_46_fu_865_p3;
wire   [1:0] tmp_45_fu_849_p2;
wire   [1:0] tmp_47_fu_873_p3;
wire   [1:0] tmp_93_fu_811_p1;
wire   [0:0] tmp_92_fu_803_p3;
wire   [1:0] tmp_96_fu_893_p2;
wire   [1:0] tmp_97_fu_899_p1;
wire   [0:0] tmp_91_fu_795_p3;
wire   [1:0] tmp_49_fu_903_p3;
wire   [1:0] tmp_48_fu_887_p2;
wire   [1:0] tmp_50_fu_911_p3;
wire   [9:0] tmp_98_fu_941_p4;
wire   [11:0] t_V_4_cast_fu_925_p1;
wire   [11:0] ImagLoc_x_fu_957_p2;
wire   [0:0] tmp_99_fu_963_p3;
wire   [0:0] tmp_51_fu_977_p2;
wire   [0:0] rev1_fu_971_p2;
wire   [0:0] tmp_100_fu_989_p3;
wire   [11:0] p_assign_9_fu_997_p2;
wire   [11:0] p_p2_i_i_fu_1003_p3;
wire   [0:0] tmp_52_fu_1011_p2;
wire   [11:0] p_assign_s_fu_1017_p2;
wire   [11:0] p_p2_i_i_p_assign_s_fu_1023_p3;
wire   [0:0] icmp1_fu_951_p2;
wire  signed [31:0] x_cast_fu_1053_p1;
wire   [1:0] col_assign_6_0_t_fu_1096_p2;
wire   [7:0] tmp_54_fu_1101_p5;
wire   [7:0] tmp_55_fu_1120_p5;
wire   [7:0] tmp_56_fu_1139_p5;
wire   [7:0] tmp_59_fu_1197_p5;
wire   [7:0] tmp_62_fu_1215_p5;
wire   [7:0] tmp_64_fu_1233_p5;
wire   [7:0] tmp_66_fu_1276_p5;
wire   [7:0] tmp_68_fu_1295_p5;
wire   [7:0] tmp_69_fu_1314_p5;
wire   [7:0] tmp_70_fu_1372_p5;
wire   [7:0] tmp_71_fu_1390_p5;
wire   [7:0] tmp_72_fu_1408_p5;
wire   [7:0] tmp_74_fu_1442_p5;
wire   [7:0] tmp_76_fu_1461_p5;
wire   [7:0] tmp_77_fu_1480_p5;
wire   [7:0] tmp_78_fu_1529_p5;
wire   [7:0] tmp_79_fu_1547_p5;
wire   [7:0] tmp_80_fu_1565_p5;
wire   [18:0] p_shl1_fu_1633_p3;
wire   [9:0] p_shl2_fu_1645_p3;
wire   [19:0] p_shl1_cast_fu_1641_p1;
wire   [19:0] p_shl2_cast_fu_1653_p1;
wire   [19:0] r_V_10_0_0_1_fu_1657_p2;
wire  signed [23:0] r_V_10_0_0_1_cast_fu_1663_p1;
wire   [18:0] p_shl3_fu_1674_p3;
wire   [9:0] p_shl4_fu_1686_p3;
wire   [19:0] p_shl3_cast_fu_1682_p1;
wire   [19:0] p_shl4_cast_fu_1694_p1;
wire   [18:0] p_shl5_fu_1704_p3;
wire   [9:0] p_shl6_fu_1715_p3;
wire   [19:0] p_shl5_cast_fu_1711_p1;
wire   [19:0] p_shl6_cast_fu_1722_p1;
wire   [19:0] r_V_10_0_1_2_fu_1726_p2;
wire  signed [23:0] r_V_10_0_1_2_cast_fu_1732_p1;
wire   [20:0] grp_fu_2623_p3;
wire   [24:0] tmp27_cast_fu_1744_p1;
wire   [24:0] tmp_616_0_1_2_cast_c_fu_1736_p1;
wire   [18:0] p_shl8_fu_1772_p3;
wire   [9:0] p_shl9_fu_1784_p3;
wire   [19:0] p_shl8_cast_fu_1780_p1;
wire   [19:0] p_shl9_cast_fu_1792_p1;
wire   [19:0] r_V_10_1_0_1_fu_1796_p2;
wire  signed [23:0] r_V_10_1_0_1_cast_fu_1802_p1;
wire   [18:0] p_shl10_fu_1813_p3;
wire   [9:0] p_shl11_fu_1825_p3;
wire   [19:0] p_shl10_cast_fu_1821_p1;
wire   [19:0] p_shl11_cast_fu_1833_p1;
wire   [18:0] p_shl12_fu_1843_p3;
wire   [9:0] p_shl13_fu_1854_p3;
wire   [19:0] p_shl12_cast_fu_1850_p1;
wire   [19:0] p_shl13_cast_fu_1861_p1;
wire   [19:0] r_V_10_1_1_2_fu_1865_p2;
wire  signed [23:0] r_V_10_1_1_2_cast_fu_1871_p1;
wire   [20:0] grp_fu_2641_p3;
wire   [24:0] tmp32_cast_fu_1883_p1;
wire   [24:0] tmp_616_1_1_2_cast_c_fu_1875_p1;
wire   [18:0] p_shl16_fu_1911_p3;
wire   [9:0] p_shl17_fu_1923_p3;
wire   [19:0] p_shl16_cast_fu_1919_p1;
wire   [19:0] p_shl17_cast_fu_1931_p1;
wire   [19:0] r_V_10_2_0_1_fu_1935_p2;
wire  signed [23:0] r_V_10_2_0_1_cast_fu_1941_p1;
wire   [18:0] p_shl18_fu_1952_p3;
wire   [9:0] p_shl19_fu_1964_p3;
wire   [19:0] p_shl18_cast_fu_1960_p1;
wire   [19:0] p_shl19_cast_fu_1972_p1;
wire   [18:0] p_shl20_fu_1982_p3;
wire   [9:0] p_shl21_fu_1993_p3;
wire   [19:0] p_shl20_cast_fu_1989_p1;
wire   [19:0] p_shl21_cast_fu_2000_p1;
wire   [19:0] r_V_10_2_1_2_fu_2004_p2;
wire  signed [23:0] r_V_10_2_1_2_cast_fu_2010_p1;
wire   [20:0] grp_fu_2659_p3;
wire   [24:0] tmp37_cast_fu_2022_p1;
wire   [24:0] tmp_616_2_1_2_cast_c_fu_2014_p1;
wire  signed [23:0] r_V_10_0_1_cast_fu_2118_p1;
wire   [25:0] p_Val2_91_0_0_2_ca_fu_2115_p1;
wire   [25:0] tmp_616_0_1_cast_fu_2121_p1;
wire   [25:0] tmp26_cast_fu_2131_p1;
wire   [25:0] tmp25_fu_2125_p2;
wire   [25:0] p_Val2_91_0_2_fu_2134_p2;
wire   [18:0] p_shl_fu_2144_p3;
wire   [9:0] p_shl7_fu_2155_p3;
wire   [19:0] p_shl_cast_fu_2151_p1;
wire   [19:0] p_shl7_cast_fu_2162_p1;
wire   [19:0] r_V_10_0_2_1_fu_2166_p2;
wire  signed [23:0] r_V_10_0_2_1_cast_fu_2172_p1;
wire   [24:0] grp_fu_2667_p3;
wire   [26:0] tmp28_cast_fu_2183_p1;
wire   [26:0] p_Val2_91_0_2_cast_fu_2140_p1;
wire  signed [23:0] r_V_10_1_1_cast_fu_2223_p1;
wire   [25:0] p_Val2_91_1_0_2_ca_fu_2220_p1;
wire   [25:0] tmp_616_1_1_cast_fu_2226_p1;
wire   [25:0] tmp31_cast_fu_2236_p1;
wire   [25:0] tmp30_fu_2230_p2;
wire   [25:0] p_Val2_91_1_2_fu_2239_p2;
wire   [18:0] p_shl14_fu_2249_p3;
wire   [9:0] p_shl15_fu_2260_p3;
wire   [19:0] p_shl14_cast_fu_2256_p1;
wire   [19:0] p_shl15_cast_fu_2267_p1;
wire   [19:0] r_V_10_1_2_1_fu_2271_p2;
wire  signed [23:0] r_V_10_1_2_1_cast_fu_2277_p1;
wire   [24:0] grp_fu_2676_p3;
wire   [26:0] tmp33_cast_fu_2288_p1;
wire   [26:0] p_Val2_91_1_2_cast_fu_2245_p1;
wire  signed [23:0] r_V_10_2_1_cast_fu_2328_p1;
wire   [25:0] p_Val2_91_2_0_2_ca_fu_2325_p1;
wire   [25:0] tmp_616_2_1_cast_fu_2331_p1;
wire   [25:0] tmp36_cast_fu_2341_p1;
wire   [25:0] tmp35_fu_2335_p2;
wire   [25:0] p_Val2_91_2_2_fu_2344_p2;
wire   [18:0] p_shl22_fu_2354_p3;
wire   [9:0] p_shl23_fu_2365_p3;
wire   [19:0] p_shl22_cast_fu_2361_p1;
wire   [19:0] p_shl23_cast_fu_2372_p1;
wire   [19:0] r_V_10_2_2_1_fu_2376_p2;
wire  signed [23:0] r_V_10_2_2_1_cast_fu_2382_p1;
wire   [24:0] grp_fu_2685_p3;
wire   [26:0] tmp38_cast_fu_2393_p1;
wire   [26:0] p_Val2_91_2_2_cast_fu_2350_p1;
wire   [7:0] tmp_4_i_i_fu_2430_p1;
wire   [7:0] p_Val2_8_fu_2440_p2;
wire   [0:0] tmp_105_fu_2433_p3;
wire   [0:0] tmp_106_fu_2445_p3;
wire   [0:0] not_Result_4_i_i_fu_2453_p2;
wire   [0:0] Range1_all_zeros_fu_2465_p2;
wire   [0:0] carry_i_fu_2459_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_2470_p2;
wire   [7:0] tmp_4_i_i4_fu_2485_p1;
wire   [7:0] p_Val2_15_fu_2495_p2;
wire   [0:0] tmp_111_fu_2488_p3;
wire   [0:0] tmp_112_fu_2500_p3;
wire   [0:0] not_Result_4_i_i_1_fu_2508_p2;
wire   [0:0] Range1_all_zeros_2_fu_2520_p2;
wire   [0:0] carry_i9_fu_2514_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_2525_p2;
wire   [7:0] tmp_4_i_i1_fu_2540_p1;
wire   [7:0] p_Val2_20_fu_2550_p2;
wire   [0:0] tmp_117_fu_2543_p3;
wire   [0:0] tmp_118_fu_2555_p3;
wire   [0:0] not_Result_4_i_i_2_fu_2563_p2;
wire   [0:0] Range1_all_zeros_3_fu_2575_p2;
wire   [0:0] carry_i1_fu_2569_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_2580_p2;
wire   [7:0] r_V_10_0_1_1_fu_2595_p0;
wire   [13:0] r_V_10_0_1_1_fu_2595_p1;
wire   [7:0] r_V_10_1_1_1_fu_2601_p0;
wire   [13:0] r_V_10_1_1_1_fu_2601_p1;
wire   [7:0] r_V_10_2_1_1_fu_2607_p0;
wire   [13:0] r_V_10_2_1_1_fu_2607_p1;
wire   [7:0] grp_fu_2613_p0;
wire   [7:0] grp_fu_2613_p1;
wire   [10:0] grp_fu_2613_p2;
wire   [23:0] grp_fu_2613_p3;
wire   [7:0] grp_fu_2623_p0;
wire   [10:0] grp_fu_2623_p1;
wire   [7:0] grp_fu_2631_p0;
wire   [7:0] grp_fu_2631_p1;
wire   [10:0] grp_fu_2631_p2;
wire   [23:0] grp_fu_2631_p3;
wire   [7:0] grp_fu_2641_p0;
wire   [10:0] grp_fu_2641_p1;
wire   [7:0] grp_fu_2649_p0;
wire   [7:0] grp_fu_2649_p1;
wire   [10:0] grp_fu_2649_p2;
wire   [23:0] grp_fu_2649_p3;
wire   [7:0] grp_fu_2659_p0;
wire   [10:0] grp_fu_2659_p1;
wire   [7:0] grp_fu_2667_p0;
wire   [10:0] grp_fu_2667_p1;
wire   [23:0] grp_fu_2667_p2;
wire   [7:0] grp_fu_2676_p0;
wire   [10:0] grp_fu_2676_p1;
wire   [23:0] grp_fu_2676_p2;
wire   [7:0] grp_fu_2685_p0;
wire   [10:0] grp_fu_2685_p1;
wire   [23:0] grp_fu_2685_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [8:0] grp_fu_2613_p00;
wire   [8:0] grp_fu_2613_p10;
wire   [24:0] grp_fu_2613_p30;
wire   [18:0] grp_fu_2623_p00;
wire   [8:0] grp_fu_2631_p00;
wire   [8:0] grp_fu_2631_p10;
wire   [24:0] grp_fu_2631_p30;
wire   [18:0] grp_fu_2641_p00;
wire   [8:0] grp_fu_2649_p00;
wire   [8:0] grp_fu_2649_p10;
wire   [24:0] grp_fu_2649_p30;
wire   [18:0] grp_fu_2659_p00;
wire   [18:0] grp_fu_2667_p00;
wire   [24:0] grp_fu_2667_p20;
wire   [18:0] grp_fu_2676_p00;
wire   [24:0] grp_fu_2676_p20;
wire   [18:0] grp_fu_2685_p00;
wire   [24:0] grp_fu_2685_p20;
wire   [20:0] r_V_10_0_1_1_fu_2595_p00;
wire   [20:0] r_V_10_1_1_1_fu_2601_p00;
wire   [20:0] r_V_10_2_1_1_fu_2607_p00;
reg    ap_condition_647;
reg    ap_condition_641;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_3038),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_0_V_dout)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_3044),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_3050),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_3_address0),
    .ce0(k_buf_1_val_3_ce0),
    .q0(k_buf_1_val_3_q0),
    .address1(k_buf_1_val_3_addr_reg_3056),
    .ce1(k_buf_1_val_3_ce1),
    .we1(k_buf_1_val_3_we1),
    .d1(p_src_data_stream_1_V_dout)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_4_address0),
    .ce0(k_buf_1_val_4_ce0),
    .q0(k_buf_1_val_4_q0),
    .address1(k_buf_1_val_4_addr_reg_3062),
    .ce1(k_buf_1_val_4_ce1),
    .we1(k_buf_1_val_4_we1),
    .d1(k_buf_1_val_4_d1)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_5_address0),
    .ce0(k_buf_1_val_5_ce0),
    .q0(k_buf_1_val_5_q0),
    .address1(k_buf_1_val_5_addr_reg_3068),
    .ce1(k_buf_1_val_5_ce1),
    .we1(k_buf_1_val_5_we1),
    .d1(k_buf_1_val_5_d1)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_3_address0),
    .ce0(k_buf_2_val_3_ce0),
    .q0(k_buf_2_val_3_q0),
    .address1(k_buf_2_val_3_addr_reg_3074),
    .ce1(k_buf_2_val_3_ce1),
    .we1(k_buf_2_val_3_we1),
    .d1(p_src_data_stream_2_V_dout)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_4_address0),
    .ce0(k_buf_2_val_4_ce0),
    .q0(k_buf_2_val_4_q0),
    .address1(k_buf_2_val_4_addr_reg_3080),
    .ce1(k_buf_2_val_4_ce1),
    .we1(k_buf_2_val_4_we1),
    .d1(k_buf_2_val_4_d1)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_5_address0),
    .ce0(k_buf_2_val_5_ce0),
    .q0(k_buf_2_val_5_q0),
    .address1(k_buf_2_val_5_addr_reg_3086),
    .ce1(k_buf_2_val_5_ce1),
    .we1(k_buf_2_val_5_we1),
    .d1(k_buf_2_val_5_d1)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U31(
    .din0(right_border_buf_0_s_fu_318),
    .din1(right_border_buf_0_1_fu_322),
    .din2(8'd0),
    .din3(col_assign_6_0_t_fu_1096_p2),
    .dout(tmp_54_fu_1101_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U32(
    .din0(right_border_buf_0_2_fu_330),
    .din1(right_border_buf_0_3_fu_334),
    .din2(8'd0),
    .din3(col_assign_6_0_t_fu_1096_p2),
    .dout(tmp_55_fu_1120_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U33(
    .din0(right_border_buf_0_4_fu_342),
    .din1(right_border_buf_0_5_fu_346),
    .din2(8'd0),
    .din3(col_assign_6_0_t_fu_1096_p2),
    .dout(tmp_56_fu_1139_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U34(
    .din0(col_buf_0_val_0_0_fu_1113_p3),
    .din1(col_buf_0_val_1_0_fu_1132_p3),
    .din2(col_buf_0_val_2_0_fu_1151_p3),
    .din3(row_assign_13_0_0_t_reg_2977),
    .dout(tmp_59_fu_1197_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U35(
    .din0(col_buf_0_val_0_0_fu_1113_p3),
    .din1(col_buf_0_val_1_0_fu_1132_p3),
    .din2(col_buf_0_val_2_0_fu_1151_p3),
    .din3(row_assign_13_0_1_t_reg_2984),
    .dout(tmp_62_fu_1215_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U36(
    .din0(col_buf_0_val_0_0_fu_1113_p3),
    .din1(col_buf_0_val_1_0_fu_1132_p3),
    .din2(col_buf_0_val_2_0_fu_1151_p3),
    .din3(row_assign_13_0_2_t_reg_2991),
    .dout(tmp_64_fu_1233_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U37(
    .din0(right_border_buf_1_s_fu_354),
    .din1(right_border_buf_1_1_fu_358),
    .din2(8'd0),
    .din3(col_assign_6_0_t_fu_1096_p2),
    .dout(tmp_66_fu_1276_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U38(
    .din0(right_border_buf_1_2_fu_366),
    .din1(right_border_buf_1_3_fu_370),
    .din2(8'd0),
    .din3(col_assign_6_0_t_fu_1096_p2),
    .dout(tmp_68_fu_1295_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U39(
    .din0(right_border_buf_1_4_fu_378),
    .din1(right_border_buf_1_5_fu_382),
    .din2(8'd0),
    .din3(col_assign_6_0_t_fu_1096_p2),
    .dout(tmp_69_fu_1314_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U40(
    .din0(col_buf_1_val_0_0_fu_1288_p3),
    .din1(col_buf_1_val_1_0_fu_1307_p3),
    .din2(col_buf_1_val_2_0_fu_1326_p3),
    .din3(row_assign_13_0_0_t_reg_2977),
    .dout(tmp_70_fu_1372_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U41(
    .din0(col_buf_1_val_0_0_fu_1288_p3),
    .din1(col_buf_1_val_1_0_fu_1307_p3),
    .din2(col_buf_1_val_2_0_fu_1326_p3),
    .din3(row_assign_13_0_1_t_reg_2984),
    .dout(tmp_71_fu_1390_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U42(
    .din0(col_buf_1_val_0_0_fu_1288_p3),
    .din1(col_buf_1_val_1_0_fu_1307_p3),
    .din2(col_buf_1_val_2_0_fu_1326_p3),
    .din3(row_assign_13_0_2_t_reg_2991),
    .dout(tmp_72_fu_1408_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U43(
    .din0(right_border_buf_2_5_fu_386),
    .din1(right_border_buf_2_4_fu_374),
    .din2(8'd0),
    .din3(col_assign_6_0_t_fu_1096_p2),
    .dout(tmp_74_fu_1442_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U44(
    .din0(right_border_buf_2_3_fu_362),
    .din1(right_border_buf_2_2_fu_350),
    .din2(8'd0),
    .din3(col_assign_6_0_t_fu_1096_p2),
    .dout(tmp_76_fu_1461_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U45(
    .din0(right_border_buf_2_1_fu_338),
    .din1(right_border_buf_2_s_fu_326),
    .din2(8'd0),
    .din3(col_assign_6_0_t_fu_1096_p2),
    .dout(tmp_77_fu_1480_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U46(
    .din0(col_buf_2_val_0_0_fu_1454_p3),
    .din1(col_buf_2_val_1_0_fu_1473_p3),
    .din2(col_buf_2_val_2_0_fu_1492_p3),
    .din3(row_assign_13_0_0_t_reg_2977),
    .dout(tmp_78_fu_1529_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U47(
    .din0(col_buf_2_val_0_0_fu_1454_p3),
    .din1(col_buf_2_val_1_0_fu_1473_p3),
    .din2(col_buf_2_val_2_0_fu_1492_p3),
    .din3(row_assign_13_0_1_t_reg_2984),
    .dout(tmp_79_fu_1547_p5)
);

SobelFilter_mux_3ncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
SobelFilter_mux_3ncg_U48(
    .din0(col_buf_2_val_0_0_fu_1454_p3),
    .din1(col_buf_2_val_1_0_fu_1473_p3),
    .din2(col_buf_2_val_2_0_fu_1492_p3),
    .din3(row_assign_13_0_2_t_reg_2991),
    .dout(tmp_80_fu_1565_p5)
);

SobelFilter_mul_mocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
SobelFilter_mul_mocq_U49(
    .din0(r_V_10_0_1_1_fu_2595_p0),
    .din1(r_V_10_0_1_1_fu_2595_p1),
    .dout(r_V_10_0_1_1_fu_2595_p2)
);

SobelFilter_mul_mocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
SobelFilter_mul_mocq_U50(
    .din0(r_V_10_1_1_1_fu_2601_p0),
    .din1(r_V_10_1_1_1_fu_2601_p1),
    .dout(r_V_10_1_1_1_fu_2601_p2)
);

SobelFilter_mul_mocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
SobelFilter_mul_mocq_U51(
    .din0(r_V_10_2_1_1_fu_2607_p0),
    .din1(r_V_10_2_1_1_fu_2607_p1),
    .dout(r_V_10_2_1_1_fu_2607_p2)
);

SobelFilter_ama_apcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
SobelFilter_ama_apcA_U52(
    .din0(grp_fu_2613_p0),
    .din1(grp_fu_2613_p1),
    .din2(grp_fu_2613_p2),
    .din3(grp_fu_2613_p3),
    .dout(grp_fu_2613_p4)
);

SobelFilter_mac_mqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
SobelFilter_mac_mqcK_U53(
    .din0(grp_fu_2623_p0),
    .din1(grp_fu_2623_p1),
    .din2(r_V_10_0_1_1_reg_3110),
    .dout(grp_fu_2623_p3)
);

SobelFilter_ama_apcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
SobelFilter_ama_apcA_U54(
    .din0(grp_fu_2631_p0),
    .din1(grp_fu_2631_p1),
    .din2(grp_fu_2631_p2),
    .din3(grp_fu_2631_p3),
    .dout(grp_fu_2631_p4)
);

SobelFilter_mac_mqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
SobelFilter_mac_mqcK_U55(
    .din0(grp_fu_2641_p0),
    .din1(grp_fu_2641_p1),
    .din2(r_V_10_1_1_1_reg_3133),
    .dout(grp_fu_2641_p3)
);

SobelFilter_ama_apcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
SobelFilter_ama_apcA_U56(
    .din0(grp_fu_2649_p0),
    .din1(grp_fu_2649_p1),
    .din2(grp_fu_2649_p2),
    .din3(grp_fu_2649_p3),
    .dout(grp_fu_2649_p4)
);

SobelFilter_mac_mqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
SobelFilter_mac_mqcK_U57(
    .din0(grp_fu_2659_p0),
    .din1(grp_fu_2659_p1),
    .din2(r_V_10_2_1_1_reg_3156),
    .dout(grp_fu_2659_p3)
);

SobelFilter_mac_mrcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
SobelFilter_mac_mrcU_U58(
    .din0(grp_fu_2667_p0),
    .din1(grp_fu_2667_p1),
    .din2(grp_fu_2667_p2),
    .dout(grp_fu_2667_p3)
);

SobelFilter_mac_mrcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
SobelFilter_mac_mrcU_U59(
    .din0(grp_fu_2676_p0),
    .din1(grp_fu_2676_p1),
    .din2(grp_fu_2676_p2),
    .dout(grp_fu_2676_p3)
);

SobelFilter_mac_mrcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
SobelFilter_mac_mrcU_U60(
    .din0(grp_fu_2685_p0),
    .din1(grp_fu_2685_p1),
    .din2(grp_fu_2685_p2),
    .dout(grp_fu_2685_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond389_i_fu_929_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond390_i_fu_637_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter2_state6)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((exitcond390_i_fu_637_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_fu_929_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_3_reg_610 <= j_V_fu_935_p2;
    end else if (((exitcond390_i_fu_637_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_3_reg_610 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_32_fu_627_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_599 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        t_V_reg_599 <= i_V_reg_2937;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_s_reg_588 <= 2'd0;
    end else if (((tmp_32_fu_627_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_s_reg_588 <= tmp_31_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_fu_929_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_3021 <= brmerge_fu_1043_p2;
        or_cond_i_i_reg_3007 <= or_cond_i_i_fu_983_p2;
        or_cond_i_reg_3034 <= or_cond_i_fu_1048_p2;
        tmp_101_reg_3016 <= tmp_101_fu_1039_p1;
        x_reg_3011 <= x_fu_1031_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_3021_pp0_iter1_reg <= brmerge_reg_3021;
        exitcond389_i_reg_2998 <= exitcond389_i_fu_929_p2;
        exitcond389_i_reg_2998_pp0_iter1_reg <= exitcond389_i_reg_2998;
        or_cond_i_i_reg_3007_pp0_iter1_reg <= or_cond_i_i_reg_3007;
        or_cond_i_reg_3034_pp0_iter1_reg <= or_cond_i_reg_3034;
        tmp_101_reg_3016_pp0_iter1_reg <= tmp_101_reg_3016;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond389_i_reg_2998_pp0_iter2_reg <= exitcond389_i_reg_2998_pp0_iter1_reg;
        or_cond_i_reg_3034_pp0_iter2_reg <= or_cond_i_reg_3034_pp0_iter1_reg;
        or_cond_i_reg_3034_pp0_iter3_reg <= or_cond_i_reg_3034_pp0_iter2_reg;
        or_cond_i_reg_3034_pp0_iter4_reg <= or_cond_i_reg_3034_pp0_iter3_reg;
        src_kernel_win_0_va_6_reg_3092_pp0_iter3_reg <= src_kernel_win_0_va_6_reg_3092;
        src_kernel_win_1_va_6_reg_3115_pp0_iter3_reg <= src_kernel_win_1_va_6_reg_3115;
        src_kernel_win_2_va_9_reg_3138_pp0_iter3_reg <= src_kernel_win_2_va_9_reg_3138;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_V_reg_2937 <= i_V_fu_643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond390_i_fu_637_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_reg_2951 <= icmp_fu_671_p2;
        row_assign_13_0_0_t_reg_2977 <= row_assign_13_0_0_t_fu_843_p2;
        row_assign_13_0_1_t_reg_2984 <= row_assign_13_0_1_t_fu_881_p2;
        row_assign_13_0_2_t_reg_2991 <= row_assign_13_0_2_t_fu_919_p2;
        tmp_34_reg_2942 <= tmp_34_fu_649_p2;
        tmp_35_reg_2956 <= tmp_35_fu_677_p2;
        tmp_36_reg_2964 <= tmp_36_fu_689_p2;
        tmp_528_0_0_not_reg_2946 <= tmp_528_0_0_not_fu_655_p2;
        tmp_572_0_1_reg_2960 <= tmp_572_0_1_fu_683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_2998 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_addr_reg_3038 <= tmp_53_fu_1056_p1;
        k_buf_0_val_4_addr_reg_3044 <= tmp_53_fu_1056_p1;
        k_buf_0_val_5_addr_reg_3050 <= tmp_53_fu_1056_p1;
        k_buf_1_val_3_addr_reg_3056 <= tmp_53_fu_1056_p1;
        k_buf_1_val_4_addr_reg_3062 <= tmp_53_fu_1056_p1;
        k_buf_1_val_5_addr_reg_3068 <= tmp_53_fu_1056_p1;
        k_buf_2_val_3_addr_reg_3074 <= tmp_53_fu_1056_p1;
        k_buf_2_val_4_addr_reg_3080 <= tmp_53_fu_1056_p1;
        k_buf_2_val_5_addr_reg_3086 <= tmp_53_fu_1056_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3034_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_17_reg_3279 <= p_Val2_17_fu_2396_p2;
        p_Val2_19_reg_3284 <= {{p_Val2_17_fu_2396_p2[21:14]}};
        p_Val2_6_reg_3239 <= p_Val2_6_fu_2186_p2;
        p_Val2_7_reg_3244 <= {{p_Val2_6_fu_2186_p2[21:14]}};
        p_Val2_9_reg_3264 <= {{p_Val2_s_fu_2291_p2[21:14]}};
        p_Val2_s_reg_3259 <= p_Val2_s_fu_2291_p2;
        tmp_104_reg_3249 <= p_Val2_6_fu_2186_p2[32'd13];
        tmp_110_reg_3269 <= p_Val2_s_fu_2291_p2[32'd13];
        tmp_116_reg_3289 <= p_Val2_17_fu_2396_p2[32'd13];
        tmp_65_reg_3254 <= {{p_Val2_6_fu_2186_p2[26:22]}};
        tmp_73_reg_3274 <= {{p_Val2_s_fu_2291_p2[26:22]}};
        tmp_81_reg_3294 <= {{p_Val2_17_fu_2396_p2[26:22]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3034_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_91_0_0_2_reg_3182 <= grp_fu_2613_p4;
        p_Val2_91_1_0_2_reg_3203 <= grp_fu_2631_p4;
        p_Val2_91_2_0_2_reg_3224 <= grp_fu_2649_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3034_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_10_0_1_1_reg_3110 <= r_V_10_0_1_1_fu_2595_p2;
        r_V_10_1_1_1_reg_3133 <= r_V_10_1_1_1_fu_2601_p2;
        r_V_10_2_1_1_reg_3156 <= r_V_10_2_1_1_fu_2607_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3034_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_10_0_1_reg_3187[19 : 2] <= r_V_10_0_1_fu_1698_p2[19 : 2];
        r_V_10_1_1_reg_3208[19 : 2] <= r_V_10_1_1_fu_1837_p2[19 : 2];
        r_V_10_2_1_reg_3229[19 : 2] <= r_V_10_2_1_fu_1976_p2[19 : 2];
        src_kernel_win_0_va_9_reg_3176 <= src_kernel_win_0_va_fu_246;
        src_kernel_win_1_va_9_reg_3197 <= src_kernel_win_1_va_fu_270;
        src_kernel_win_2_va_12_reg_3218 <= src_kernel_win_2_va_fu_294;
        tmp26_reg_3192 <= tmp26_fu_1747_p2;
        tmp31_reg_3213 <= tmp31_fu_1886_p2;
        tmp36_reg_3234 <= tmp36_fu_2025_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state6 == 1'b1))) begin
        right_border_buf_0_1_fu_322 <= right_border_buf_0_s_fu_318;
        right_border_buf_0_2_fu_330 <= col_buf_0_val_1_0_fu_1132_p3;
        right_border_buf_0_3_fu_334 <= right_border_buf_0_2_fu_330;
        right_border_buf_0_4_fu_342 <= col_buf_0_val_2_0_fu_1151_p3;
        right_border_buf_0_5_fu_346 <= right_border_buf_0_4_fu_342;
        right_border_buf_0_s_fu_318 <= col_buf_0_val_0_0_fu_1113_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op270_read_state6 == 1'b1))) begin
        right_border_buf_1_1_fu_358 <= right_border_buf_1_s_fu_354;
        right_border_buf_1_2_fu_366 <= col_buf_1_val_1_0_fu_1307_p3;
        right_border_buf_1_3_fu_370 <= right_border_buf_1_2_fu_366;
        right_border_buf_1_4_fu_378 <= col_buf_1_val_2_0_fu_1326_p3;
        right_border_buf_1_5_fu_382 <= right_border_buf_1_4_fu_378;
        right_border_buf_1_s_fu_354 <= col_buf_1_val_0_0_fu_1288_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op309_read_state6 == 1'b1))) begin
        right_border_buf_2_1_fu_338 <= col_buf_2_val_2_0_fu_1492_p3;
        right_border_buf_2_2_fu_350 <= right_border_buf_2_3_fu_362;
        right_border_buf_2_3_fu_362 <= col_buf_2_val_1_0_fu_1473_p3;
        right_border_buf_2_4_fu_374 <= right_border_buf_2_5_fu_386;
        right_border_buf_2_5_fu_386 <= col_buf_2_val_0_0_fu_1454_p3;
        right_border_buf_2_s_fu_326 <= right_border_buf_2_1_fu_338;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_16_reg_3161 <= src_kernel_win_0_va_2_fu_254;
        src_kernel_win_0_va_6_reg_3092 <= src_kernel_win_0_va_6_fu_1208_p3;
        src_kernel_win_0_va_7_reg_3098 <= src_kernel_win_0_va_7_fu_1226_p3;
        src_kernel_win_0_va_8_reg_3104 <= src_kernel_win_0_va_8_fu_1244_p3;
        src_kernel_win_1_va_16_reg_3166 <= src_kernel_win_1_va_2_fu_278;
        src_kernel_win_1_va_6_reg_3115 <= src_kernel_win_1_va_6_fu_1383_p3;
        src_kernel_win_1_va_7_reg_3121 <= src_kernel_win_1_va_7_fu_1401_p3;
        src_kernel_win_1_va_8_reg_3127 <= src_kernel_win_1_va_8_fu_1419_p3;
        src_kernel_win_2_va_10_reg_3144 <= src_kernel_win_2_va_10_fu_1558_p3;
        src_kernel_win_2_va_11_reg_3150 <= src_kernel_win_2_va_11_fu_1576_p3;
        src_kernel_win_2_va_7_reg_3171 <= src_kernel_win_2_va_2_fu_302;
        src_kernel_win_2_va_9_reg_3138 <= src_kernel_win_2_va_9_fu_1540_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_2998_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_1_fu_250 <= src_kernel_win_0_va_fu_246;
        src_kernel_win_0_va_3_fu_258 <= src_kernel_win_0_va_16_reg_3161;
        src_kernel_win_0_va_4_fu_262 <= src_kernel_win_0_va_8_reg_3104;
        src_kernel_win_0_va_5_fu_266 <= src_kernel_win_0_va_4_fu_262;
        src_kernel_win_0_va_fu_246 <= src_kernel_win_0_va_6_reg_3092;
        src_kernel_win_1_va_1_fu_274 <= src_kernel_win_1_va_fu_270;
        src_kernel_win_1_va_3_fu_282 <= src_kernel_win_1_va_16_reg_3166;
        src_kernel_win_1_va_4_fu_286 <= src_kernel_win_1_va_8_reg_3127;
        src_kernel_win_1_va_5_fu_290 <= src_kernel_win_1_va_4_fu_286;
        src_kernel_win_1_va_fu_270 <= src_kernel_win_1_va_6_reg_3115;
        src_kernel_win_2_va_1_fu_298 <= src_kernel_win_2_va_fu_294;
        src_kernel_win_2_va_3_fu_306 <= src_kernel_win_2_va_7_reg_3171;
        src_kernel_win_2_va_4_fu_310 <= src_kernel_win_2_va_11_reg_3150;
        src_kernel_win_2_va_5_fu_314 <= src_kernel_win_2_va_4_fu_310;
        src_kernel_win_2_va_fu_294 <= src_kernel_win_2_va_9_reg_3138;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_2_fu_254 <= src_kernel_win_0_va_7_fu_1226_p3;
        src_kernel_win_1_va_2_fu_278 <= src_kernel_win_1_va_7_fu_1401_p3;
        src_kernel_win_2_va_2_fu_302 <= src_kernel_win_2_va_10_fu_1558_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_condition_pp0_exit_iter2_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond390_i_fu_637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond390_i_fu_637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state6 == 1'b1)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state6 == 1'b1)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_572_0_1_reg_2960 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state6 == 1'b1)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op225_read_state6 == 1'b1)) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if ((1'b1 == ap_condition_647)) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_572_0_1_reg_2960 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state6 == 1'b1)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state6 == 1'b1)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op225_read_state6 == 1'b1)) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if ((1'b1 == ap_condition_641)) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state6 == 1'b1)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_3_ce0 = 1'b1;
    end else begin
        k_buf_1_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op270_read_state6 == 1'b1)))) begin
        k_buf_1_val_3_ce1 = 1'b1;
    end else begin
        k_buf_1_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op270_read_state6 == 1'b1)))) begin
        k_buf_1_val_3_we1 = 1'b1;
    end else begin
        k_buf_1_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_4_ce0 = 1'b1;
    end else begin
        k_buf_1_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_572_0_1_reg_2960 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op270_read_state6 == 1'b1)))) begin
        k_buf_1_val_4_ce1 = 1'b1;
    end else begin
        k_buf_1_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op270_read_state6 == 1'b1)) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if ((1'b1 == ap_condition_647)) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_572_0_1_reg_2960 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op270_read_state6 == 1'b1)))) begin
        k_buf_1_val_4_we1 = 1'b1;
    end else begin
        k_buf_1_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_5_ce0 = 1'b1;
    end else begin
        k_buf_1_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op270_read_state6 == 1'b1)))) begin
        k_buf_1_val_5_ce1 = 1'b1;
    end else begin
        k_buf_1_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op270_read_state6 == 1'b1)) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if ((1'b1 == ap_condition_641)) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op270_read_state6 == 1'b1)))) begin
        k_buf_1_val_5_we1 = 1'b1;
    end else begin
        k_buf_1_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_3_ce0 = 1'b1;
    end else begin
        k_buf_2_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op309_read_state6 == 1'b1)))) begin
        k_buf_2_val_3_ce1 = 1'b1;
    end else begin
        k_buf_2_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op309_read_state6 == 1'b1)))) begin
        k_buf_2_val_3_we1 = 1'b1;
    end else begin
        k_buf_2_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_4_ce0 = 1'b1;
    end else begin
        k_buf_2_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_572_0_1_reg_2960 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op309_read_state6 == 1'b1)))) begin
        k_buf_2_val_4_ce1 = 1'b1;
    end else begin
        k_buf_2_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op309_read_state6 == 1'b1)) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_q0;
        end else if ((1'b1 == ap_condition_647)) begin
            k_buf_2_val_4_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_572_0_1_reg_2960 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op309_read_state6 == 1'b1)))) begin
        k_buf_2_val_4_we1 = 1'b1;
    end else begin
        k_buf_2_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_5_ce0 = 1'b1;
    end else begin
        k_buf_2_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op309_read_state6 == 1'b1)))) begin
        k_buf_2_val_5_ce1 = 1'b1;
    end else begin
        k_buf_2_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op309_read_state6 == 1'b1)) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_q0;
        end else if ((1'b1 == ap_condition_641)) begin
            k_buf_2_val_5_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op309_read_state6 == 1'b1)))) begin
        k_buf_2_val_5_we1 = 1'b1;
    end else begin
        k_buf_2_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_34_reg_2942 == 1'd1) & (icmp_reg_2951 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op225_read_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op213_read_state6 == 1'b1)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_34_reg_2942 == 1'd1) & (icmp_reg_2951 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op270_read_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op258_read_state6 == 1'b1)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_34_reg_2942 == 1'd1) & (icmp_reg_2951 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op309_read_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op300_read_state6 == 1'b1)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_32_fu_627_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond390_i_fu_637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_fu_957_p2 = ($signed(12'd4095) + $signed(t_V_4_cast_fu_925_p1));

assign Range1_all_zeros_2_fu_2520_p2 = ((tmp_73_reg_3274 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_2575_p2 = ((tmp_81_reg_3294 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_2465_p2 = ((tmp_65_reg_3254 == 5'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op309_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op300_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op270_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op258_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op225_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op213_read_state6 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op309_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op300_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op270_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op258_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op225_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op213_read_state6 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op309_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op300_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op270_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op258_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op225_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op213_read_state6 == 1'b1)))));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op309_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op300_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op270_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op258_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op225_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op213_read_state6 == 1'b1)));
end

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter5 = (((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3034_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_641 = ((tmp_35_reg_2956 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_647 = ((tmp_572_0_1_reg_2960 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op213_read_state6 = ((or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op225_read_state6 = ((tmp_34_reg_2942 == 1'd1) & (icmp_reg_2951 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op258_read_state6 = ((or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op270_read_state6 = ((tmp_34_reg_2942 == 1'd1) & (icmp_reg_2951 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op300_read_state6 = ((or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (icmp_reg_2951 == 1'd0) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op309_read_state6 = ((tmp_34_reg_2942 == 1'd1) & (icmp_reg_2951 == 1'd1) & (or_cond_i_i_reg_3007_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_2998_pp0_iter1_reg == 1'd0));
end

assign brmerge_fu_1043_p2 = (tmp_528_0_0_not_reg_2946 | tmp_51_fu_977_p2);

assign brmerge_i_i_not_i_i1_fu_2525_p2 = (carry_i9_fu_2514_p2 & Range1_all_zeros_2_fu_2520_p2);

assign brmerge_i_i_not_i_i2_fu_2580_p2 = (carry_i1_fu_2569_p2 & Range1_all_zeros_3_fu_2575_p2);

assign brmerge_i_i_not_i_i_fu_2470_p2 = (carry_i_fu_2459_p2 & Range1_all_zeros_fu_2465_p2);

assign carry_i1_fu_2569_p2 = (tmp_118_fu_2555_p3 | not_Result_4_i_i_2_fu_2563_p2);

assign carry_i9_fu_2514_p2 = (tmp_112_fu_2500_p3 | not_Result_4_i_i_1_fu_2508_p2);

assign carry_i_fu_2459_p2 = (tmp_106_fu_2445_p3 | not_Result_4_i_i_fu_2453_p2);

assign col_assign_6_0_t_fu_1096_p2 = (tmp_101_reg_3016_pp0_iter1_reg ^ 2'd3);

assign col_buf_0_val_0_0_fu_1113_p3 = ((brmerge_reg_3021_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_54_fu_1101_p5);

assign col_buf_0_val_1_0_fu_1132_p3 = ((brmerge_reg_3021_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_55_fu_1120_p5);

assign col_buf_0_val_2_0_fu_1151_p3 = ((brmerge_reg_3021_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_56_fu_1139_p5);

assign col_buf_1_val_0_0_fu_1288_p3 = ((brmerge_reg_3021_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_66_fu_1276_p5);

assign col_buf_1_val_1_0_fu_1307_p3 = ((brmerge_reg_3021_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_68_fu_1295_p5);

assign col_buf_1_val_2_0_fu_1326_p3 = ((brmerge_reg_3021_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_69_fu_1314_p5);

assign col_buf_2_val_0_0_fu_1454_p3 = ((brmerge_reg_3021_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_74_fu_1442_p5);

assign col_buf_2_val_1_0_fu_1473_p3 = ((brmerge_reg_3021_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_76_fu_1461_p5);

assign col_buf_2_val_2_0_fu_1492_p3 = ((brmerge_reg_3021_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_77_fu_1480_p5);

assign exitcond389_i_fu_929_p2 = ((t_V_3_reg_610 == 11'd1922) ? 1'b1 : 1'b0);

assign exitcond390_i_fu_637_p2 = ((t_V_reg_599 == 11'd1082) ? 1'b1 : 1'b0);

assign grp_fu_2613_p0 = grp_fu_2613_p00;

assign grp_fu_2613_p00 = src_kernel_win_0_va_5_fu_266;

assign grp_fu_2613_p1 = grp_fu_2613_p10;

assign grp_fu_2613_p10 = src_kernel_win_0_va_8_reg_3104;

assign grp_fu_2613_p2 = 19'd936;

assign grp_fu_2613_p3 = grp_fu_2613_p30;

assign grp_fu_2613_p30 = $unsigned(r_V_10_0_0_1_cast_fu_1663_p1);

assign grp_fu_2623_p0 = grp_fu_2623_p00;

assign grp_fu_2623_p00 = src_kernel_win_0_va_1_fu_250;

assign grp_fu_2623_p1 = 19'd936;

assign grp_fu_2631_p0 = grp_fu_2631_p00;

assign grp_fu_2631_p00 = src_kernel_win_1_va_5_fu_290;

assign grp_fu_2631_p1 = grp_fu_2631_p10;

assign grp_fu_2631_p10 = src_kernel_win_1_va_8_reg_3127;

assign grp_fu_2631_p2 = 19'd936;

assign grp_fu_2631_p3 = grp_fu_2631_p30;

assign grp_fu_2631_p30 = $unsigned(r_V_10_1_0_1_cast_fu_1802_p1);

assign grp_fu_2641_p0 = grp_fu_2641_p00;

assign grp_fu_2641_p00 = src_kernel_win_1_va_1_fu_274;

assign grp_fu_2641_p1 = 19'd936;

assign grp_fu_2649_p0 = grp_fu_2649_p00;

assign grp_fu_2649_p00 = src_kernel_win_2_va_5_fu_314;

assign grp_fu_2649_p1 = grp_fu_2649_p10;

assign grp_fu_2649_p10 = src_kernel_win_2_va_11_reg_3150;

assign grp_fu_2649_p2 = 19'd936;

assign grp_fu_2649_p3 = grp_fu_2649_p30;

assign grp_fu_2649_p30 = $unsigned(r_V_10_2_0_1_cast_fu_1941_p1);

assign grp_fu_2659_p0 = grp_fu_2659_p00;

assign grp_fu_2659_p00 = src_kernel_win_2_va_1_fu_298;

assign grp_fu_2659_p1 = 19'd936;

assign grp_fu_2667_p0 = grp_fu_2667_p00;

assign grp_fu_2667_p00 = src_kernel_win_0_va_6_reg_3092_pp0_iter3_reg;

assign grp_fu_2667_p1 = 19'd936;

assign grp_fu_2667_p2 = grp_fu_2667_p20;

assign grp_fu_2667_p20 = $unsigned(r_V_10_0_2_1_cast_fu_2172_p1);

assign grp_fu_2676_p0 = grp_fu_2676_p00;

assign grp_fu_2676_p00 = src_kernel_win_1_va_6_reg_3115_pp0_iter3_reg;

assign grp_fu_2676_p1 = 19'd936;

assign grp_fu_2676_p2 = grp_fu_2676_p20;

assign grp_fu_2676_p20 = $unsigned(r_V_10_1_2_1_cast_fu_2277_p1);

assign grp_fu_2685_p0 = grp_fu_2685_p00;

assign grp_fu_2685_p00 = src_kernel_win_2_va_9_reg_3138_pp0_iter3_reg;

assign grp_fu_2685_p1 = 19'd936;

assign grp_fu_2685_p2 = grp_fu_2685_p20;

assign grp_fu_2685_p20 = $unsigned(r_V_10_2_2_1_cast_fu_2382_p1);

assign i_V_fu_643_p2 = (t_V_reg_599 + 11'd1);

assign icmp1_fu_951_p2 = ((tmp_98_fu_941_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_671_p2 = ((tmp_57_fu_661_p4 != 10'd0) ? 1'b1 : 1'b0);

assign j_V_fu_935_p2 = (t_V_3_reg_610 + 11'd1);

assign k_buf_0_val_3_address0 = tmp_53_fu_1056_p1;

assign k_buf_0_val_4_address0 = tmp_53_fu_1056_p1;

assign k_buf_0_val_5_address0 = tmp_53_fu_1056_p1;

assign k_buf_1_val_3_address0 = tmp_53_fu_1056_p1;

assign k_buf_1_val_4_address0 = tmp_53_fu_1056_p1;

assign k_buf_1_val_5_address0 = tmp_53_fu_1056_p1;

assign k_buf_2_val_3_address0 = tmp_53_fu_1056_p1;

assign k_buf_2_val_4_address0 = tmp_53_fu_1056_p1;

assign k_buf_2_val_5_address0 = tmp_53_fu_1056_p1;

assign not_Result_4_i_i_1_fu_2508_p2 = (tmp_111_fu_2488_p3 ^ 1'd1);

assign not_Result_4_i_i_2_fu_2563_p2 = (tmp_117_fu_2543_p3 ^ 1'd1);

assign not_Result_4_i_i_fu_2453_p2 = (tmp_105_fu_2433_p3 ^ 1'd1);

assign or_cond_i425_i_fu_725_p2 = (tmp_39_fu_719_p2 & rev_fu_713_p2);

assign or_cond_i_fu_1048_p2 = (icmp_reg_2951 & icmp1_fu_951_p2);

assign or_cond_i_i_fu_983_p2 = (tmp_51_fu_977_p2 & rev1_fu_971_p2);

assign p_Val2_15_fu_2495_p2 = (p_Val2_9_reg_3264 + tmp_4_i_i4_fu_2485_p1);

assign p_Val2_17_fu_2396_p2 = (tmp38_cast_fu_2393_p1 + p_Val2_91_2_2_cast_fu_2350_p1);

assign p_Val2_20_fu_2550_p2 = (p_Val2_19_reg_3284 + tmp_4_i_i1_fu_2540_p1);

assign p_Val2_6_fu_2186_p2 = (tmp28_cast_fu_2183_p1 + p_Val2_91_0_2_cast_fu_2140_p1);

assign p_Val2_8_fu_2440_p2 = (p_Val2_7_reg_3244 + tmp_4_i_i_fu_2430_p1);

assign p_Val2_91_0_0_2_ca_fu_2115_p1 = p_Val2_91_0_0_2_reg_3182;

assign p_Val2_91_0_2_cast_fu_2140_p1 = p_Val2_91_0_2_fu_2134_p2;

assign p_Val2_91_0_2_fu_2134_p2 = (tmp26_cast_fu_2131_p1 + tmp25_fu_2125_p2);

assign p_Val2_91_1_0_2_ca_fu_2220_p1 = p_Val2_91_1_0_2_reg_3203;

assign p_Val2_91_1_2_cast_fu_2245_p1 = p_Val2_91_1_2_fu_2239_p2;

assign p_Val2_91_1_2_fu_2239_p2 = (tmp31_cast_fu_2236_p1 + tmp30_fu_2230_p2);

assign p_Val2_91_2_0_2_ca_fu_2325_p1 = p_Val2_91_2_0_2_reg_3224;

assign p_Val2_91_2_2_cast_fu_2350_p1 = p_Val2_91_2_2_fu_2344_p2;

assign p_Val2_91_2_2_fu_2344_p2 = (tmp36_cast_fu_2341_p1 + tmp35_fu_2335_p2);

assign p_Val2_s_fu_2291_p2 = (tmp33_cast_fu_2288_p1 + p_Val2_91_1_2_cast_fu_2245_p1);

assign p_assign_14_0_1_fu_763_p2 = ($signed(12'd4094) + $signed(t_V_cast_fu_633_p1));

assign p_assign_14_0_2_fu_789_p2 = ($signed(12'd4093) + $signed(t_V_cast_fu_633_p1));

assign p_assign_1_fu_739_p2 = (12'd1 - t_V_cast_fu_633_p1);

assign p_assign_9_fu_997_p2 = (12'd1 - t_V_4_cast_fu_925_p1);

assign p_assign_s_fu_1017_p2 = ($signed(12'd3838) - $signed(p_p2_i_i_fu_1003_p3));

assign p_dst_data_stream_0_V_din = ((brmerge_i_i_not_i_i_fu_2470_p2[0:0] === 1'b1) ? p_Val2_8_fu_2440_p2 : 8'd255);

assign p_dst_data_stream_1_V_din = ((brmerge_i_i_not_i_i1_fu_2525_p2[0:0] === 1'b1) ? p_Val2_15_fu_2495_p2 : 8'd255);

assign p_dst_data_stream_2_V_din = ((brmerge_i_i_not_i_i2_fu_2580_p2[0:0] === 1'b1) ? p_Val2_20_fu_2550_p2 : 8'd255);

assign p_p2_i426_i_fu_745_p3 = ((tmp_61_fu_731_p3[0:0] === 1'b1) ? p_assign_1_fu_739_p2 : tmp_38_fu_699_p2);

assign p_p2_i_i_fu_1003_p3 = ((tmp_100_fu_989_p3[0:0] === 1'b1) ? p_assign_9_fu_997_p2 : ImagLoc_x_fu_957_p2);

assign p_p2_i_i_p_assign_s_fu_1023_p3 = ((tmp_52_fu_1011_p2[0:0] === 1'b1) ? p_p2_i_i_fu_1003_p3 : p_assign_s_fu_1017_p2);

assign p_shl10_cast_fu_1821_p1 = p_shl10_fu_1813_p3;

assign p_shl10_fu_1813_p3 = {{src_kernel_win_1_va_3_fu_282}, {11'd0}};

assign p_shl11_cast_fu_1833_p1 = p_shl11_fu_1825_p3;

assign p_shl11_fu_1825_p3 = {{src_kernel_win_1_va_3_fu_282}, {2'd0}};

assign p_shl12_cast_fu_1850_p1 = p_shl12_fu_1843_p3;

assign p_shl12_fu_1843_p3 = {{src_kernel_win_1_va_7_reg_3121}, {11'd0}};

assign p_shl13_cast_fu_1861_p1 = p_shl13_fu_1854_p3;

assign p_shl13_fu_1854_p3 = {{src_kernel_win_1_va_7_reg_3121}, {2'd0}};

assign p_shl14_cast_fu_2256_p1 = p_shl14_fu_2249_p3;

assign p_shl14_fu_2249_p3 = {{src_kernel_win_1_va_9_reg_3197}, {11'd0}};

assign p_shl15_cast_fu_2267_p1 = p_shl15_fu_2260_p3;

assign p_shl15_fu_2260_p3 = {{src_kernel_win_1_va_9_reg_3197}, {2'd0}};

assign p_shl16_cast_fu_1919_p1 = p_shl16_fu_1911_p3;

assign p_shl16_fu_1911_p3 = {{src_kernel_win_2_va_4_fu_310}, {11'd0}};

assign p_shl17_cast_fu_1931_p1 = p_shl17_fu_1923_p3;

assign p_shl17_fu_1923_p3 = {{src_kernel_win_2_va_4_fu_310}, {2'd0}};

assign p_shl18_cast_fu_1960_p1 = p_shl18_fu_1952_p3;

assign p_shl18_fu_1952_p3 = {{src_kernel_win_2_va_3_fu_306}, {11'd0}};

assign p_shl19_cast_fu_1972_p1 = p_shl19_fu_1964_p3;

assign p_shl19_fu_1964_p3 = {{src_kernel_win_2_va_3_fu_306}, {2'd0}};

assign p_shl1_cast_fu_1641_p1 = p_shl1_fu_1633_p3;

assign p_shl1_fu_1633_p3 = {{src_kernel_win_0_va_4_fu_262}, {11'd0}};

assign p_shl20_cast_fu_1989_p1 = p_shl20_fu_1982_p3;

assign p_shl20_fu_1982_p3 = {{src_kernel_win_2_va_10_reg_3144}, {11'd0}};

assign p_shl21_cast_fu_2000_p1 = p_shl21_fu_1993_p3;

assign p_shl21_fu_1993_p3 = {{src_kernel_win_2_va_10_reg_3144}, {2'd0}};

assign p_shl22_cast_fu_2361_p1 = p_shl22_fu_2354_p3;

assign p_shl22_fu_2354_p3 = {{src_kernel_win_2_va_12_reg_3218}, {11'd0}};

assign p_shl23_cast_fu_2372_p1 = p_shl23_fu_2365_p3;

assign p_shl23_fu_2365_p3 = {{src_kernel_win_2_va_12_reg_3218}, {2'd0}};

assign p_shl2_cast_fu_1653_p1 = p_shl2_fu_1645_p3;

assign p_shl2_fu_1645_p3 = {{src_kernel_win_0_va_4_fu_262}, {2'd0}};

assign p_shl3_cast_fu_1682_p1 = p_shl3_fu_1674_p3;

assign p_shl3_fu_1674_p3 = {{src_kernel_win_0_va_3_fu_258}, {11'd0}};

assign p_shl4_cast_fu_1694_p1 = p_shl4_fu_1686_p3;

assign p_shl4_fu_1686_p3 = {{src_kernel_win_0_va_3_fu_258}, {2'd0}};

assign p_shl5_cast_fu_1711_p1 = p_shl5_fu_1704_p3;

assign p_shl5_fu_1704_p3 = {{src_kernel_win_0_va_7_reg_3098}, {11'd0}};

assign p_shl6_cast_fu_1722_p1 = p_shl6_fu_1715_p3;

assign p_shl6_fu_1715_p3 = {{src_kernel_win_0_va_7_reg_3098}, {2'd0}};

assign p_shl7_cast_fu_2162_p1 = p_shl7_fu_2155_p3;

assign p_shl7_fu_2155_p3 = {{src_kernel_win_0_va_9_reg_3176}, {2'd0}};

assign p_shl8_cast_fu_1780_p1 = p_shl8_fu_1772_p3;

assign p_shl8_fu_1772_p3 = {{src_kernel_win_1_va_4_fu_286}, {11'd0}};

assign p_shl9_cast_fu_1792_p1 = p_shl9_fu_1784_p3;

assign p_shl9_fu_1784_p3 = {{src_kernel_win_1_va_4_fu_286}, {2'd0}};

assign p_shl_cast_fu_2151_p1 = p_shl_fu_2144_p3;

assign p_shl_fu_2144_p3 = {{src_kernel_win_0_va_9_reg_3176}, {11'd0}};

assign r_V_10_0_0_1_cast_fu_1663_p1 = $signed(r_V_10_0_0_1_fu_1657_p2);

assign r_V_10_0_0_1_fu_1657_p2 = (p_shl1_cast_fu_1641_p1 - p_shl2_cast_fu_1653_p1);

assign r_V_10_0_1_1_fu_2595_p0 = r_V_10_0_1_1_fu_2595_p00;

assign r_V_10_0_1_1_fu_2595_p00 = src_kernel_win_0_va_2_fu_254;

assign r_V_10_0_1_1_fu_2595_p1 = 21'd4465;

assign r_V_10_0_1_2_cast_fu_1732_p1 = $signed(r_V_10_0_1_2_fu_1726_p2);

assign r_V_10_0_1_2_fu_1726_p2 = (p_shl5_cast_fu_1711_p1 - p_shl6_cast_fu_1722_p1);

assign r_V_10_0_1_cast_fu_2118_p1 = $signed(r_V_10_0_1_reg_3187);

assign r_V_10_0_1_fu_1698_p2 = (p_shl3_cast_fu_1682_p1 - p_shl4_cast_fu_1694_p1);

assign r_V_10_0_2_1_cast_fu_2172_p1 = $signed(r_V_10_0_2_1_fu_2166_p2);

assign r_V_10_0_2_1_fu_2166_p2 = (p_shl_cast_fu_2151_p1 - p_shl7_cast_fu_2162_p1);

assign r_V_10_1_0_1_cast_fu_1802_p1 = $signed(r_V_10_1_0_1_fu_1796_p2);

assign r_V_10_1_0_1_fu_1796_p2 = (p_shl8_cast_fu_1780_p1 - p_shl9_cast_fu_1792_p1);

assign r_V_10_1_1_1_fu_2601_p0 = r_V_10_1_1_1_fu_2601_p00;

assign r_V_10_1_1_1_fu_2601_p00 = src_kernel_win_1_va_2_fu_278;

assign r_V_10_1_1_1_fu_2601_p1 = 21'd4465;

assign r_V_10_1_1_2_cast_fu_1871_p1 = $signed(r_V_10_1_1_2_fu_1865_p2);

assign r_V_10_1_1_2_fu_1865_p2 = (p_shl12_cast_fu_1850_p1 - p_shl13_cast_fu_1861_p1);

assign r_V_10_1_1_cast_fu_2223_p1 = $signed(r_V_10_1_1_reg_3208);

assign r_V_10_1_1_fu_1837_p2 = (p_shl10_cast_fu_1821_p1 - p_shl11_cast_fu_1833_p1);

assign r_V_10_1_2_1_cast_fu_2277_p1 = $signed(r_V_10_1_2_1_fu_2271_p2);

assign r_V_10_1_2_1_fu_2271_p2 = (p_shl14_cast_fu_2256_p1 - p_shl15_cast_fu_2267_p1);

assign r_V_10_2_0_1_cast_fu_1941_p1 = $signed(r_V_10_2_0_1_fu_1935_p2);

assign r_V_10_2_0_1_fu_1935_p2 = (p_shl16_cast_fu_1919_p1 - p_shl17_cast_fu_1931_p1);

assign r_V_10_2_1_1_fu_2607_p0 = r_V_10_2_1_1_fu_2607_p00;

assign r_V_10_2_1_1_fu_2607_p00 = src_kernel_win_2_va_2_fu_302;

assign r_V_10_2_1_1_fu_2607_p1 = 21'd4465;

assign r_V_10_2_1_2_cast_fu_2010_p1 = $signed(r_V_10_2_1_2_fu_2004_p2);

assign r_V_10_2_1_2_fu_2004_p2 = (p_shl20_cast_fu_1989_p1 - p_shl21_cast_fu_2000_p1);

assign r_V_10_2_1_cast_fu_2328_p1 = $signed(r_V_10_2_1_reg_3229);

assign r_V_10_2_1_fu_1976_p2 = (p_shl18_cast_fu_1960_p1 - p_shl19_cast_fu_1972_p1);

assign r_V_10_2_2_1_cast_fu_2382_p1 = $signed(r_V_10_2_2_1_fu_2376_p2);

assign r_V_10_2_2_1_fu_2376_p2 = (p_shl22_cast_fu_2361_p1 - p_shl23_cast_fu_2372_p1);

assign rev1_fu_971_p2 = (tmp_99_fu_963_p3 ^ 1'd1);

assign rev_fu_713_p2 = (tmp_60_fu_705_p3 ^ 1'd1);

assign row_assign_13_0_0_t_fu_843_p2 = (tmp_44_fu_835_p3 ^ 2'd3);

assign row_assign_13_0_1_t_fu_881_p2 = (tmp_47_fu_873_p3 ^ 2'd3);

assign row_assign_13_0_2_t_fu_919_p2 = (tmp_50_fu_911_p3 ^ 2'd3);

assign src_kernel_win_0_va_6_fu_1208_p3 = ((tmp_36_reg_2964[0:0] === 1'b1) ? tmp_59_fu_1197_p5 : col_buf_0_val_0_0_fu_1113_p3);

assign src_kernel_win_0_va_7_fu_1226_p3 = ((tmp_36_reg_2964[0:0] === 1'b1) ? tmp_62_fu_1215_p5 : col_buf_0_val_1_0_fu_1132_p3);

assign src_kernel_win_0_va_8_fu_1244_p3 = ((tmp_36_reg_2964[0:0] === 1'b1) ? tmp_64_fu_1233_p5 : col_buf_0_val_2_0_fu_1151_p3);

assign src_kernel_win_1_va_6_fu_1383_p3 = ((tmp_36_reg_2964[0:0] === 1'b1) ? tmp_70_fu_1372_p5 : col_buf_1_val_0_0_fu_1288_p3);

assign src_kernel_win_1_va_7_fu_1401_p3 = ((tmp_36_reg_2964[0:0] === 1'b1) ? tmp_71_fu_1390_p5 : col_buf_1_val_1_0_fu_1307_p3);

assign src_kernel_win_1_va_8_fu_1419_p3 = ((tmp_36_reg_2964[0:0] === 1'b1) ? tmp_72_fu_1408_p5 : col_buf_1_val_2_0_fu_1326_p3);

assign src_kernel_win_2_va_10_fu_1558_p3 = ((tmp_36_reg_2964[0:0] === 1'b1) ? tmp_79_fu_1547_p5 : col_buf_2_val_1_0_fu_1473_p3);

assign src_kernel_win_2_va_11_fu_1576_p3 = ((tmp_36_reg_2964[0:0] === 1'b1) ? tmp_80_fu_1565_p5 : col_buf_2_val_2_0_fu_1492_p3);

assign src_kernel_win_2_va_9_fu_1540_p3 = ((tmp_36_reg_2964[0:0] === 1'b1) ? tmp_78_fu_1529_p5 : col_buf_2_val_0_0_fu_1454_p3);

assign t_V_4_cast_fu_925_p1 = t_V_3_reg_610;

assign t_V_cast_fu_633_p1 = t_V_reg_599;

assign tmp25_fu_2125_p2 = (p_Val2_91_0_0_2_ca_fu_2115_p1 + tmp_616_0_1_cast_fu_2121_p1);

assign tmp26_cast_fu_2131_p1 = tmp26_reg_3192;

assign tmp26_fu_1747_p2 = (tmp27_cast_fu_1744_p1 + tmp_616_0_1_2_cast_c_fu_1736_p1);

assign tmp27_cast_fu_1744_p1 = grp_fu_2623_p3;

assign tmp28_cast_fu_2183_p1 = grp_fu_2667_p3;

assign tmp30_fu_2230_p2 = (p_Val2_91_1_0_2_ca_fu_2220_p1 + tmp_616_1_1_cast_fu_2226_p1);

assign tmp31_cast_fu_2236_p1 = tmp31_reg_3213;

assign tmp31_fu_1886_p2 = (tmp32_cast_fu_1883_p1 + tmp_616_1_1_2_cast_c_fu_1875_p1);

assign tmp32_cast_fu_1883_p1 = grp_fu_2641_p3;

assign tmp33_cast_fu_2288_p1 = grp_fu_2676_p3;

assign tmp35_fu_2335_p2 = (p_Val2_91_2_0_2_ca_fu_2325_p1 + tmp_616_2_1_cast_fu_2331_p1);

assign tmp36_cast_fu_2341_p1 = tmp36_reg_3234;

assign tmp36_fu_2025_p2 = (tmp37_cast_fu_2022_p1 + tmp_616_2_1_2_cast_c_fu_2014_p1);

assign tmp37_cast_fu_2022_p1 = grp_fu_2659_p3;

assign tmp38_cast_fu_2393_p1 = grp_fu_2685_p3;

assign tmp_100_fu_989_p3 = ImagLoc_x_fu_957_p2[32'd11];

assign tmp_101_fu_1039_p1 = x_fu_1031_p3[1:0];

assign tmp_105_fu_2433_p3 = p_Val2_6_reg_3239[32'd21];

assign tmp_106_fu_2445_p3 = p_Val2_8_fu_2440_p2[32'd7];

assign tmp_111_fu_2488_p3 = p_Val2_s_reg_3259[32'd21];

assign tmp_112_fu_2500_p3 = p_Val2_15_fu_2495_p2[32'd7];

assign tmp_117_fu_2543_p3 = p_Val2_17_reg_3279[32'd21];

assign tmp_118_fu_2555_p3 = p_Val2_20_fu_2550_p2[32'd7];

assign tmp_31_fu_621_p2 = (tmp_s_reg_588 + 2'd1);

assign tmp_32_fu_627_p2 = ((tmp_s_reg_588 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_34_fu_649_p2 = ((t_V_reg_599 < 11'd1080) ? 1'b1 : 1'b0);

assign tmp_35_fu_677_p2 = ((t_V_reg_599 == 11'd1) ? 1'b1 : 1'b0);

assign tmp_36_fu_689_p2 = ((t_V_reg_599 > 11'd1080) ? 1'b1 : 1'b0);

assign tmp_38_fu_699_p2 = ($signed(12'd4095) + $signed(t_V_cast_fu_633_p1));

assign tmp_39_fu_719_p2 = (($signed(tmp_38_fu_699_p2) < $signed(12'd1080)) ? 1'b1 : 1'b0);

assign tmp_40_fu_753_p2 = (($signed(p_p2_i426_i_fu_745_p3) < $signed(12'd1080)) ? 1'b1 : 1'b0);

assign tmp_41_fu_815_p2 = ($signed(2'd2) - $signed(tmp_63_fu_759_p1));

assign tmp_42_fu_821_p3 = ((tmp_40_fu_753_p2[0:0] === 1'b1) ? tmp_63_fu_759_p1 : tmp_41_fu_815_p2);

assign tmp_43_fu_829_p2 = ($signed(2'd3) + $signed(tmp_58_fu_695_p1));

assign tmp_44_fu_835_p3 = ((or_cond_i425_i_fu_725_p2[0:0] === 1'b1) ? tmp_43_fu_829_p2 : tmp_42_fu_821_p3);

assign tmp_45_fu_849_p2 = (tmp_58_fu_695_p1 ^ 2'd2);

assign tmp_46_fu_865_p3 = ((tmp_75_fu_777_p3[0:0] === 1'b1) ? tmp_94_fu_855_p2 : tmp_95_fu_861_p1);

assign tmp_47_fu_873_p3 = ((tmp_67_fu_769_p3[0:0] === 1'b1) ? tmp_46_fu_865_p3 : tmp_45_fu_849_p2);

assign tmp_48_fu_887_p2 = (2'd1 + tmp_58_fu_695_p1);

assign tmp_49_fu_903_p3 = ((tmp_92_fu_803_p3[0:0] === 1'b1) ? tmp_96_fu_893_p2 : tmp_97_fu_899_p1);

assign tmp_4_i_i1_fu_2540_p1 = tmp_116_reg_3289;

assign tmp_4_i_i4_fu_2485_p1 = tmp_110_reg_3269;

assign tmp_4_i_i_fu_2430_p1 = tmp_104_reg_3249;

assign tmp_50_fu_911_p3 = ((tmp_91_fu_795_p3[0:0] === 1'b1) ? tmp_49_fu_903_p3 : tmp_48_fu_887_p2);

assign tmp_51_fu_977_p2 = (($signed(ImagLoc_x_fu_957_p2) < $signed(12'd1920)) ? 1'b1 : 1'b0);

assign tmp_528_0_0_not_fu_655_p2 = (tmp_34_fu_649_p2 ^ 1'd1);

assign tmp_52_fu_1011_p2 = (($signed(p_p2_i_i_fu_1003_p3) < $signed(12'd1920)) ? 1'b1 : 1'b0);

assign tmp_53_fu_1056_p1 = $unsigned(x_cast_fu_1053_p1);

assign tmp_572_0_1_fu_683_p2 = ((t_V_reg_599 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_57_fu_661_p4 = {{t_V_reg_599[10:1]}};

assign tmp_58_fu_695_p1 = t_V_reg_599[1:0];

assign tmp_60_fu_705_p3 = tmp_38_fu_699_p2[32'd11];

assign tmp_616_0_1_2_cast_c_fu_1736_p1 = $unsigned(r_V_10_0_1_2_cast_fu_1732_p1);

assign tmp_616_0_1_cast_fu_2121_p1 = $unsigned(r_V_10_0_1_cast_fu_2118_p1);

assign tmp_616_1_1_2_cast_c_fu_1875_p1 = $unsigned(r_V_10_1_1_2_cast_fu_1871_p1);

assign tmp_616_1_1_cast_fu_2226_p1 = $unsigned(r_V_10_1_1_cast_fu_2223_p1);

assign tmp_616_2_1_2_cast_c_fu_2014_p1 = $unsigned(r_V_10_2_1_2_cast_fu_2010_p1);

assign tmp_616_2_1_cast_fu_2331_p1 = $unsigned(r_V_10_2_1_cast_fu_2328_p1);

assign tmp_61_fu_731_p3 = tmp_38_fu_699_p2[32'd11];

assign tmp_63_fu_759_p1 = p_p2_i426_i_fu_745_p3[1:0];

assign tmp_67_fu_769_p3 = p_assign_14_0_1_fu_763_p2[32'd11];

assign tmp_75_fu_777_p3 = p_assign_14_0_1_fu_763_p2[32'd11];

assign tmp_83_fu_785_p1 = t_V_reg_599[1:0];

assign tmp_91_fu_795_p3 = p_assign_14_0_2_fu_789_p2[32'd11];

assign tmp_92_fu_803_p3 = p_assign_14_0_2_fu_789_p2[32'd11];

assign tmp_93_fu_811_p1 = t_V_reg_599[1:0];

assign tmp_94_fu_855_p2 = ($signed(2'd2) - $signed(tmp_83_fu_785_p1));

assign tmp_95_fu_861_p1 = p_assign_14_0_1_fu_763_p2[1:0];

assign tmp_96_fu_893_p2 = (tmp_93_fu_811_p1 ^ 2'd3);

assign tmp_97_fu_899_p1 = p_assign_14_0_2_fu_789_p2[1:0];

assign tmp_98_fu_941_p4 = {{t_V_3_reg_610[10:1]}};

assign tmp_99_fu_963_p3 = ImagLoc_x_fu_957_p2[32'd11];

assign x_cast_fu_1053_p1 = x_reg_3011;

assign x_fu_1031_p3 = ((or_cond_i_i_fu_983_p2[0:0] === 1'b1) ? ImagLoc_x_fu_957_p2 : p_p2_i_i_p_assign_s_fu_1023_p3);

always @ (posedge ap_clk) begin
    r_V_10_0_1_reg_3187[1:0] <= 2'b00;
    r_V_10_1_1_reg_3208[1:0] <= 2'b00;
    r_V_10_2_1_reg_3229[1:0] <= 2'b00;
end

endmodule //Filter2D_1
