<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>sha256_system_sb_COREAHBLSRAM_0_0_COREAHBLSRAM</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="1"><name>..\..\..\Actel\DirectCore\COREAHBLSRAM\2.2.104\rtl\vhdl\test\user\XHDL_misc.vhd</name><fileType>VHDLSource</fileType></file><file fileid="2"><name>..\..\..\Actel\DirectCore\COREAHBLSRAM\2.2.104\rtl\vhdl\test\user\XHDL_std_logic.vhd</name><fileType>VHDLSource</fileType></file><file fileid="3"><name>rtl\vhdl\test\user\testbench.vhd</name><userFileType>VHDL</userFileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file><file fileid="4"><name>..\..\..\Actel\DirectCore\COREAHBLSRAM\2.0.113\coreparameters.vhd</name><fileType>VHDLSource</fileType></file><file fileid="5"><name>..\..\..\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\test\user\XHDL_misc.vhd</name><userFileType>VHDL</userFileType></file><file fileid="6"><name>..\..\..\Actel\DirectCore\COREAHBLSRAM\2.0.113\rtl\vhdl\test\user\XHDL_std_logic.vhd</name><userFileType>VHDL</userFileType></file><file fileid="7"><name>rtl\vhdl\test\user\testbench.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="8"><name>rtl\vhdl\core\SramCtrlIf.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="9"><name>rtl\vhdl\core\AHBLSramIf.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="10"><name>rtl\vhdl\core\CoreAHBLSRAM.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="11"><name>rtl\vhdl\core\lsram_2048to139264x8.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="12"><name>rtl\vhdl\core\usram_128to9216x8.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="13"><name>rtl\vhdl\core\SramCtrlIf.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="14"><name>rtl\vhdl\core\CoreAHBLSRAM.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="15"><name>rtl\vhdl\core\lsram_2048to139264x8.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="16"><name>rtl\vhdl\core\usram_128to9216x8.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>