#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 12 15:23:27 2023
# Process ID: 24944
# Current directory: C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1444 C:\Users\user\Desktop\Image-Processing-master\Image-Processing-master\Final Project\VGA_1\VGA_1.xpr
# Log file: C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/vivado.log
# Journal file: C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'image' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'image' (customized with software release 2018.2) has a different revision in the IP Catalog.
update_compile_order -fileset sources_1
upgrade_ip -srcset image -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  image] -log ip_upgrade.log
Upgrading 'image'
INFO: [Project 1-386] Moving file 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci' from fileset 'image' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded image (Block Memory Generator 8.4) from revision 1 to revision 3
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'image'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips image] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final'
WARNING: [Vivado 12-818] No files matched 'Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci'
export_ip_user_files -of_objects [get_files {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final'
WARNING: [Vivado 12-818] No files matched 'Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci'
export_simulation -of_objects [get_files {{C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci}}] -directory {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.ip_user_files} -ipstatic_source_dir {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset image
set_property top image [get_fileset image]
move_files -fileset [get_fileset image] [get_files -of_objects [get_fileset sources_1] {{C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci}}]
launch_run image_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'image'...
[Mon Jun 12 15:25:47 2023] Launched image_synth_1...
Run output will be captured here: C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/image_synth_1/runme.log
wait_on_run image_synth_1

[Mon Jun 12 15:25:47 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:25:52 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:25:57 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:26:02 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:26:12 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:26:23 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:26:33 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:26:43 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:27:03 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:27:23 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:27:43 2023] Waiting for image_synth_1 to finish...
[Mon Jun 12 15:28:04 2023] Waiting for image_synth_1 to finish...

*** Running vivado
    with args -log image.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source image.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source image.tcl -notrace
Command: synth_design -top image -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 715.074 ; gain = 176.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'image' [c:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/synth/image.vhd:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: image.mif - type: string 
	Parameter C_INIT_FILE bound to: image.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 96 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 96 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 18400 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 18400 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 96 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 96 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 18400 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 18400 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 45 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     31.22204 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/synth/image.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'image' (11#1) [c:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/synth/image.vhd:69]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1535]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1534]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1533]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1532]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1531]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1530]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1529]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1528]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1527]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1526]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1525]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1524]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1523]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1522]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1521]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1520]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1519]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1518]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1517]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1516]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1515]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1514]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1513]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1512]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1511]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1510]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1509]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1508]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1507]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1506]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1505]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1504]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1503]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1502]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1501]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1500]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1499]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1498]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1497]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1496]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1495]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1494]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1493]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1492]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1491]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1490]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1489]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1488]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1487]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1486]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1485]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1484]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1483]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1482]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1481]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1480]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1479]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1478]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1477]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1476]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1475]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1474]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1473]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1472]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1471]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1470]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1469]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1468]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1467]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1466]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1465]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1464]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1463]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1462]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1461]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1460]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1459]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1458]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1457]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/image_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/image_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1190.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/image_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT1        |     1|
|2     |LUT2        |     1|
|3     |LUT3        |     5|
|4     |LUT4        |    93|
|5     |LUT5        |     4|
|6     |LUT6        |    90|
|7     |MUXF7       |    90|
|8     |RAMB18E1    |     1|
|9     |RAMB18E1_1  |     1|
|10    |RAMB18E1_2  |     1|
|11    |RAMB18E1_3  |     1|
|12    |RAMB18E1_4  |     1|
|13    |RAMB18E1_5  |     1|
|14    |RAMB18E1_6  |     1|
|15    |RAMB18E1_7  |     1|
|16    |RAMB36E1    |     1|
|17    |RAMB36E1_1  |     1|
|18    |RAMB36E1_10 |     1|
|19    |RAMB36E1_11 |     1|
|20    |RAMB36E1_12 |     1|
|21    |RAMB36E1_13 |     1|
|22    |RAMB36E1_14 |     1|
|23    |RAMB36E1_15 |     1|
|24    |RAMB36E1_16 |     1|
|25    |RAMB36E1_17 |     1|
|26    |RAMB36E1_18 |     1|
|27    |RAMB36E1_19 |     1|
|28    |RAMB36E1_2  |     1|
|29    |RAMB36E1_20 |     1|
|30    |RAMB36E1_21 |     1|
|31    |RAMB36E1_22 |     1|
|32    |RAMB36E1_23 |     1|
|33    |RAMB36E1_24 |     1|
|34    |RAMB36E1_25 |     1|
|35    |RAMB36E1_26 |     1|
|36    |RAMB36E1_27 |     1|
|37    |RAMB36E1_28 |     1|
|38    |RAMB36E1_29 |     1|
|39    |RAMB36E1_3  |     1|
|40    |RAMB36E1_30 |     1|
|41    |RAMB36E1_31 |     1|
|42    |RAMB36E1_32 |     1|
|43    |RAMB36E1_33 |     1|
|44    |RAMB36E1_34 |     1|
|45    |RAMB36E1_35 |     1|
|46    |RAMB36E1_36 |     1|
|47    |RAMB36E1_37 |     1|
|48    |RAMB36E1_38 |     1|
|49    |RAMB36E1_39 |     1|
|50    |RAMB36E1_4  |     1|
|51    |RAMB36E1_40 |     1|
|52    |RAMB36E1_41 |     1|
|53    |RAMB36E1_42 |     1|
|54    |RAMB36E1_43 |     1|
|55    |RAMB36E1_44 |     1|
|56    |RAMB36E1_5  |     1|
|57    |RAMB36E1_6  |     1|
|58    |RAMB36E1_7  |     1|
|59    |RAMB36E1_8  |     1|
|60    |RAMB36E1_9  |     1|
|61    |FDRE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------------+------+
|      |Instance                                     |Module                                         |Cells |
+------+---------------------------------------------+-----------------------------------------------+------+
|1     |top                                          |                                               |   345|
|2     |  U0                                         |blk_mem_gen_v8_4_3                             |   345|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_3_synth                       |   345|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                |   345|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr                       |   345|
|6     |          \bindec_a.bindec_inst_a            |bindec                                         |     1|
|7     |          \has_mux_a.A                       |blk_mem_gen_mux                                |   284|
|8     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                         |     1|
|9     |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                  |     1|
|10    |          \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9         |     1|
|11    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|12    |          \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10        |     1|
|13    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|14    |          \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11        |     1|
|15    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11 |     1|
|16    |          \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12        |     1|
|17    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|18    |          \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13        |     1|
|19    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|20    |          \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14        |     1|
|21    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14 |     1|
|22    |          \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15        |     1|
|23    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15 |     1|
|24    |          \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16        |     1|
|25    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16 |     1|
|26    |          \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17        |     1|
|27    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17 |     1|
|28    |          \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18        |     1|
|29    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18 |     1|
|30    |          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0         |     1|
|31    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|32    |          \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19        |     1|
|33    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19 |     1|
|34    |          \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20        |     1|
|35    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20 |     1|
|36    |          \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21        |     1|
|37    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21 |     1|
|38    |          \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22        |     1|
|39    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22 |     1|
|40    |          \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23        |     1|
|41    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23 |     1|
|42    |          \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24        |     1|
|43    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24 |     1|
|44    |          \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25        |     1|
|45    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25 |     1|
|46    |          \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26        |     1|
|47    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26 |     1|
|48    |          \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27        |     1|
|49    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27 |     1|
|50    |          \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28        |     1|
|51    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28 |     1|
|52    |          \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1         |     1|
|53    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1  |     1|
|54    |          \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29        |     1|
|55    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29 |     1|
|56    |          \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30        |     1|
|57    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30 |     1|
|58    |          \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31        |     1|
|59    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31 |     1|
|60    |          \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32        |     1|
|61    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32 |     1|
|62    |          \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33        |     1|
|63    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33 |     1|
|64    |          \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34        |     1|
|65    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized34 |     1|
|66    |          \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35        |     1|
|67    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized35 |     1|
|68    |          \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36        |     1|
|69    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized36 |     1|
|70    |          \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37        |     1|
|71    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized37 |     1|
|72    |          \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38        |     1|
|73    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized38 |     1|
|74    |          \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2         |     1|
|75    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|76    |          \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39        |     1|
|77    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized39 |     1|
|78    |          \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40        |     1|
|79    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized40 |     1|
|80    |          \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41        |     1|
|81    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized41 |     1|
|82    |          \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42        |     1|
|83    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized42 |     1|
|84    |          \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43        |     2|
|85    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized43 |     2|
|86    |          \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44        |     2|
|87    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized44 |     2|
|88    |          \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45        |     2|
|89    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized45 |     2|
|90    |          \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46        |     1|
|91    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized46 |     1|
|92    |          \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47        |     1|
|93    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized47 |     1|
|94    |          \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48        |     1|
|95    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized48 |     1|
|96    |          \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3         |     2|
|97    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3  |     2|
|98    |          \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49        |     1|
|99    |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized49 |     1|
|100   |          \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50        |     1|
|101   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized50 |     1|
|102   |          \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51        |     2|
|103   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized51 |     2|
|104   |          \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4         |     1|
|105   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|106   |          \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5         |     1|
|107   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5  |     1|
|108   |          \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6         |     1|
|109   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|110   |          \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7         |     1|
|111   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|112   |          \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8         |     1|
|113   |            \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
+------+---------------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 1190.574 ; gain = 652.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 462 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:02:09 . Memory (MB): peak = 1190.574 ; gain = 652.383
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 1190.574 ; gain = 652.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 1190.574 ; gain = 886.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/image_synth_1/image.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP image, cache-ID = aef784ddc471ed13
INFO: [Coretcl 2-1174] Renamed 112 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/image_synth_1/image.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file image_utilization_synth.rpt -pb image_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 15:28:12 2023...
[Mon Jun 12 15:28:14 2023] image_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:02:27 . Memory (MB): peak = 853.246 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_syncIndex' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/flower.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/image.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/img.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/image.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/imgx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_syncIndex_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image
INFO: [VRFC 10-311] analyzing module image_bindec
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module image_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_syncIndex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 853.246 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
"xelab -wto d00b9652711349f6bc91de77b4496a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_syncIndex_behav xil_defaultlib.vga_syncIndex xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d00b9652711349f6bc91de77b4496a91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_syncIndex_behav xil_defaultlib.vga_syncIndex xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.image_bindec
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.image_blk_mem_gen_mux
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_02=256'b...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_02=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_wrapper_i...
Compiling module xil_defaultlib.image_blk_mem_gen_prim_width__pa...
Compiling module xil_defaultlib.image_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.image_blk_mem_gen_top
Compiling module xil_defaultlib.image_blk_mem_gen_v8_4_3_synth
Compiling module xil_defaultlib.image_blk_mem_gen_v8_4_3
Compiling module xil_defaultlib.image
Compiling module xil_defaultlib.vga_syncIndex
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_syncIndex_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final -notrace
couldn't read file "C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 12 15:28:59 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 853.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_syncIndex_behav -key {Behavioral:sim_1:Functional:vga_syncIndex} -tclbatch {vga_syncIndex.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vga_syncIndex.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_syncIndex_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 886.152 ; gain = 32.906
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Jun 12 15:29:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Jun 12 15:30:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1791.996 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1791.996 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1791.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1952.875 ; gain = 1054.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 16:07:51 2023...
