v 20070626 1
T 950 100 5 4 1 1 0 6 1
device=NAND2
T 100 1800 5 10 0 0 0 0 1
description=NAND gate with 2 inputs
T 300 900 5 10 1 1 0 0 1
refdes=?
P 1100 500 1300 500 1 0 1
{
T 1100 550 5 8 0 1 0 0 1
pinnumber=1
T 1100 450 5 8 0 1 0 2 1
pinseq=1
T 950 500 5 8 0 1 0 8 1
pintype=out
T 1100 500 5 10 0 0 0 0 1
pinlabel=ZN0
}
P 300 700 0 700 1 0 1
{
T 200 750 5 8 0 1 0 6 1
pinnumber=2
T 200 650 5 8 0 1 0 8 1
pinseq=2
T 350 700 5 8 0 1 0 2 1
pintype=in
T 300 700 5 10 0 0 0 0 1
pinlabel=A0
}
P 300 300 0 300 1 0 1
{
T 200 350 5 8 0 1 0 6 1
pinnumber=3
T 200 250 5 8 0 1 0 8 1
pinseq=3
T 350 300 5 8 0 1 0 2 1
pintype=in
T 300 300 5 10 0 0 0 0 1
pinlabel=A1
}
L 300 200 300 800 3 0 0 0 -1 -1
L 300 800 700 800 3 0 0 0 -1 -1
L 300 200 700 200 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1
V 1050 500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 100 1600 5 10 0 0 0 0 1
author=Bert Timmerman <bert.timmerman@xs4all.nl>
T 100 1400 5 10 0 0 0 0 1
use-license=unlimited
T 100 1200 5 10 0 0 0 0 1
dist-license=GPL
