{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731880552262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731880552263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 00:55:52 2024 " "Processing started: Mon Nov 18 00:55:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731880552263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880552263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880552263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731880552569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 2 2 " "Found 2 design units, including 2 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "muxes.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562418 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux3to1 " "Found entity 2: mux3to1" {  } { { "muxes.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/muxes.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc processor.v(7) " "Verilog HDL Declaration information at processor.v(7): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731880562423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IFIDReset IfIdReset processor.v(17) " "Verilog HDL Declaration information at processor.v(17): object \"IFIDReset\" differs only in case from object \"IfIdReset\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731880562423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562423 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(22) " "Verilog HDL information at registerFile.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/registerFile.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731880562425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextender " "Found entity 1: signextender" {  } { { "signextender.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/signextender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "ANDGate.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/ANDGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor.v" { { "Info" "ISGN_ENTITY_NAME" "1 XNORGate " "Found entity 1: XNORGate" {  } { { "XNOR.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/XNOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "Pipes.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "forwardingUnit.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/forwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "HazardDetectionUnit.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/HazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.v 1 1 " "Found 1 design units, including 1 entities, in source file orgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ORGate " "Found entity 1: ORGate" {  } { { "ORGate.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/ORGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731880562482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:pcAdder " "Elaborating entity \"adder\" for hierarchy \"adder:pcAdder\"" {  } { { "processor.v" "pcAdder" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:IM\"" {  } { { "processor.v" "IM" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562576 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731880562576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o9e1 " "Found entity 1: altsyncram_o9e1" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o9e1 instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated " "Elaborating entity \"altsyncram_o9e1\" for hierarchy \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:branchMux " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:branchMux\"" {  } { { "processor.v" "branchMux" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:IF_ID " "Elaborating entity \"pipe\" for hierarchy \"pipe:IF_ID\"" {  } { { "processor.v" "IF_ID" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender signextender:SignExtend " "Elaborating entity \"signextender\" for hierarchy \"signextender:SignExtend\"" {  } { { "processor.v" "SignExtend" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CU\"" {  } { { "processor.v" "CU" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:RF\"" {  } { { "processor.v" "RF" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:branchComparator " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:branchComparator\"" {  } { { "processor.v" "branchComparator" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNORGate XNORGate:branchXnor " "Elaborating entity \"XNORGate\" for hierarchy \"XNORGate:branchXnor\"" {  } { { "processor.v" "branchXnor" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate ANDGate:branchAnd " "Elaborating entity \"ANDGate\" for hierarchy \"ANDGate:branchAnd\"" {  } { { "processor.v" "branchAnd" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:HDU " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:HDU\"" {  } { { "processor.v" "HDU" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORGate ORGate:IfIdReset " "Elaborating entity \"ORGate\" for hierarchy \"ORGate:IfIdReset\"" {  } { { "processor.v" "IfIdReset" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:CUMux " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:CUMux\"" {  } { { "processor.v" "CUMux" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:ID_EX " "Elaborating entity \"pipe\" for hierarchy \"pipe:ID_EX\"" {  } { { "processor.v" "ID_EX" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:ALUMux " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:ALUMux\"" {  } { { "processor.v" "ALUMux" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:ForwardAMux " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:ForwardAMux\"" {  } { { "processor.v" "ForwardAMux" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "processor.v" "alu" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to1 mux3to1:RFMux " "Elaborating entity \"mux3to1\" for hierarchy \"mux3to1:RFMux\"" {  } { { "processor.v" "RFMux" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:FU " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:FU\"" {  } { { "processor.v" "FU" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:EX_MEM " "Elaborating entity \"pipe\" for hierarchy \"pipe:EX_MEM\"" {  } { { "processor.v" "EX_MEM" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:DM " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:DM\"" {  } { { "processor.v" "DM" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "altsyncram_component" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880562686 ""}  } { { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731880562686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8km1 " "Found entity 1: altsyncram_8km1" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880562745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880562745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8km1 dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated " "Elaborating entity \"altsyncram_8km1\" for hierarchy \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:MEM_WB " "Elaborating entity \"pipe\" for hierarchy \"pipe:MEM_WB\"" {  } { { "processor.v" "MEM_WB" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880562749 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[21\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[22\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[23\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[24\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[25\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[16\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[17\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[18\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[19\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[20\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[7\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[6\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[31\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[30\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[29\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[28\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[27\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[26\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[25\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[24\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[23\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[22\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[21\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[20\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[19\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[18\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[17\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[16\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[15\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[14\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[13\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[12\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[11\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[10\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[9\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[8\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[7\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[6\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[5\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[4\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[3\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[2\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[1\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[0\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_8km1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/dataMemory.v" 89 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 123 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[15\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[14\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[13\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[12\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[11\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[8\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[9\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[10\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564566 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731880564566 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731880564566 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[26\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[27\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[28\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[29\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[30\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[31\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[0\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[1\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[2\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[3\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[4\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[5\] " "Synthesized away node \"instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_o9e1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_o9e1.tdf" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/db/altsyncram_o9e1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/instructionMemory.v" 82 0 0 } } { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731880564570 "|processor|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_o9e1:auto_generated|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731880564570 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731880564570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "292 " "292 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731880564743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/output_files/SingleCycle.map.smsg " "Generated suppressed messages file C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/output_files/SingleCycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880564848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731880564982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880564982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731880565047 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731880565047 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731880565047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731880565047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731880565081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 00:56:05 2024 " "Processing ended: Mon Nov 18 00:56:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731880565081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731880565081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731880565081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880565081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731880566223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731880566224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 00:56:05 2024 " "Processing started: Mon Nov 18 00:56:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731880566224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731880566224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SingleCycle -c SingleCycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SingleCycle -c SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731880566224 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731880566288 ""}
{ "Info" "0" "" "Project  = SingleCycle" {  } {  } 0 0 "Project  = SingleCycle" 0 0 "Fitter" 0 0 1731880566290 ""}
{ "Info" "0" "" "Revision = SingleCycle" {  } {  } 0 0 "Revision = SingleCycle" 0 0 "Fitter" 0 0 1731880566290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731880566385 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycle 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SingleCycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731880566396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731880566445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731880566445 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731880566671 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731880566677 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1731880566742 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731880566742 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731880566744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731880566744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731880566744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731880566744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731880566744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731880566744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731880566744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartuslite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartuslite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1731880566744 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731880566744 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1731880566744 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1731880566744 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1731880566744 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1731880566744 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731880566745 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1731880566971 ""}
{ "Info" "ISTA_SDC_FOUND" "SingleCycle.sdc " "Reading SDC File: 'SingleCycle.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1731880567324 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1731880567331 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1731880567331 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1731880567331 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  29.000          clk " "  29.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1731880567331 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1731880567331 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731880567349 ""}  } { { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731880567349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1731880567349 ""}  } { { "processor.v" "" { Text "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/processor.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731880567349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731880567670 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731880567670 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731880567671 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731880567671 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731880567671 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731880567672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731880567672 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731880567672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731880567672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731880567672 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731880567672 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 1 8 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 1 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1731880567675 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1731880567675 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731880567675 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731880567676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731880567676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731880567676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731880567676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731880567676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731880567676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731880567676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731880567676 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1731880567676 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1731880567676 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731880567676 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731880567693 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1731880567697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731880569304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731880569362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731880569391 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731880569983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731880569983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731880570440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731880571870 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731880571870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731880571968 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1731880571968 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731880571968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731880571972 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731880572159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731880572166 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731880572390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731880572390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731880572673 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731880573062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/output_files/SingleCycle.fit.smsg " "Generated suppressed messages file C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/output_files/SingleCycle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731880573307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5644 " "Peak virtual memory: 5644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731880573756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 00:56:13 2024 " "Processing ended: Mon Nov 18 00:56:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731880573756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731880573756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731880573756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731880573756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731880574875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731880574876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 00:56:14 2024 " "Processing started: Mon Nov 18 00:56:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731880574876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731880574876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SingleCycle -c SingleCycle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SingleCycle -c SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731880574876 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731880576770 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731880576958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731880577878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 00:56:17 2024 " "Processing ended: Mon Nov 18 00:56:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731880577878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731880577878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731880577878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731880577878 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731880578495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731880579097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731880579098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 00:56:18 2024 " "Processing started: Mon Nov 18 00:56:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731880579098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731880579098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SingleCycle -c SingleCycle " "Command: quartus_sta SingleCycle -c SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731880579098 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731880579171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731880579292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880579332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880579332 ""}
{ "Info" "ISTA_SDC_FOUND" "SingleCycle.sdc " "Reading SDC File: 'SingleCycle.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1731880579565 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731880579571 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731880579583 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1731880579588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 26.825 " "Worst-case setup slack is 26.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880579591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880579591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.825               0.000 clk  " "   26.825               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880579591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880579591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.637 " "Worst-case hold slack is 0.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880579595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880579595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 clk  " "    0.637               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880579595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880579595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731880579599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731880579604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.235 " "Worst-case minimum pulse width slack is 14.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880579607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880579607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.235               0.000 clk  " "   14.235               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880579607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880579607 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731880579619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731880579645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731880579959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 27.033 " "Worst-case setup slack is 27.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.033               0.000 clk  " "   27.033               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880580041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.590 " "Worst-case hold slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clk  " "    0.590               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880580048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731880580053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731880580056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.250 " "Worst-case minimum pulse width slack is 14.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.250               0.000 clk  " "   14.250               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880580061 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731880580077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 28.133 " "Worst-case setup slack is 28.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.133               0.000 clk  " "   28.133               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880580238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clk  " "    0.246               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880580243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731880580247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1731880580251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 13.978 " "Worst-case minimum pulse width slack is 13.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.978               0.000 clk  " "   13.978               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731880580254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731880580254 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731880580954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731880580954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731880581018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 00:56:21 2024 " "Processing ended: Mon Nov 18 00:56:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731880581018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731880581018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731880581018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731880581018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1731880582066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731880582066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 00:56:21 2024 " "Processing started: Mon Nov 18 00:56:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731880582066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731880582066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SingleCycle -c SingleCycle " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SingleCycle -c SingleCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731880582067 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SingleCycle.vo C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/simulation/modelsim/ simulation " "Generated file SingleCycle.vo in folder \"C:/Users/DELL-G5/Desktop/github/JoSDC/Development Phase/Pipelined/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1731880582472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731880582500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 00:56:22 2024 " "Processing ended: Mon Nov 18 00:56:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731880582500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731880582500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731880582500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731880582500 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731880583156 ""}
