<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: Data Structures</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="classes.html"><span>Alphabetical&nbsp;List</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>Octeon PCI Driver Data Structures</h1>Here are the data structures with brief descriptions:<table>
  <tr><td class="indexkey"><a class="el" href="struct____cavium__list__node.html">__cavium_list_node</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="struct____cvm__pci__pko__qmap.html">__cvm_pci_pko_qmap</a></td><td class="indexvalue">Core: Octeon PKO port and queue numbers corressponding to Octeon PCI output queues </td></tr>
  <tr><td class="indexkey"><a class="el" href="struct____seq__params.html">__seq_params</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="struct____sequence.html">__sequence</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="struct____test__info.html">__test_info</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="struct____test__stats.html">__test_stats</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="struct____unit__test__stats.html">__unit_test_stats</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="struct__OCTEON__DEVICE.html">_OCTEON_DEVICE</a></td><td class="indexvalue">The Octeon device </td></tr>
  <tr><td class="indexkey"><a class="el" href="structbuffer__tag.html">buffer_tag</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structcavium__buffer__t.html">cavium_buffer_t</a></td><td class="indexvalue">Each buffer pool is represented by this structure </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcavium__frag__buf__t.html">cavium_frag_buf_t</a></td><td class="indexvalue">List to keep track of fragmented buffers in the buffer pool </td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncavium__ptr__t.html">cavium_ptr_t</a></td><td class="indexvalue">Use this type to pass buffer address to the driver in ioctls </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn3xxx__config__t.html">cn3xxx_config_t</a></td><td class="indexvalue">Structure to define the configuration for CN38XX/CN58XX Octeon processors </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn3xxx__oq__config__t.html">cn3xxx_oq_config_t</a></td><td class="indexvalue">Structure to define configuration attributes for each Output queue in the CN38XX/CN58XX Octeon processors </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn56xx__config__t.html">cn56xx_config_t</a></td><td class="indexvalue">Structure to define the configuration for CN56XX Octeon processors </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn56xx__ep__buflist__t.html">cn56xx_ep_buflist_t</a></td><td class="indexvalue">Core: Structure used by driver for buffer management in end-point communication </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn56xx__ep__packet__t.html">cn56xx_ep_packet_t</a></td><td class="indexvalue">Core: Structure passed by application to send data to another endpoint </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn56xx__map__data__t.html">cn56xx_map_data_t</a></td><td class="indexvalue">Structure used when host driver sets up endpoint-to-endpoint communication between multiple CN56XX devices </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn56xx__oq__config__t.html">cn56xx_oq_config_t</a></td><td class="indexvalue">Structure to define configuration attributes for each Output queue in the CN56XX Octeon processors </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn56xx__pci__map__hdr__t.html">cn56xx_pci_map_hdr_t</a></td><td class="indexvalue">Structure used by host driver to send identifying information to each Octeon device </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn56xx__pci__map__t.html">cn56xx_pci_map_t</a></td><td class="indexvalue">Structure used by host driver to pass PCI address map of all Octeon devices </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn63xx__config__t.html">cn63xx_config_t</a></td><td class="indexvalue">Structure to define the configuration for CN63XX Octeon processors </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn66xx__config__t.html">cn66xx_config_t</a></td><td class="indexvalue">Structure to define the configuration for CN66XX Octeon processors </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn68xx__config__t.html">cn68xx_config_t</a></td><td class="indexvalue">Structure to define the configuration for CN68XX Octeon processors </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcn6xxx__oq__config.html">cn6xxx_oq_config</a></td><td class="indexvalue">Structure to define configuration attributes for each Output queue in the CN63XX &amp; CN68XX Octeon processors </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcvm__ddoq__thread.html">cvm_ddoq_thread</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structcvm__ddoq__thread__info.html">cvm_ddoq_thread_info</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structcvm__dma__comp__ptr__t.html">cvm_dma_comp_ptr_t</a></td><td class="indexvalue">Core: Software defined PCI DMA Completion byte pool buffer format </td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncvm__dma__remote__len__t.html">cvm_dma_remote_len_t</a></td><td class="indexvalue">Core: Format for size of remote data buffer in a PCI DMA component </td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncvm__dma__remote__ptr__t.html">cvm_dma_remote_ptr_t</a></td><td class="indexvalue">Core: Address of the host machine are presented to PCI DMA routines in this format </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcvm__kthread__t.html">cvm_kthread_t</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structcvm__oct__comp__ptr__pool__t.html">cvm_oct_comp_ptr_pool_t</a></td><td class="indexvalue">Core: Structure to manage software defined Completion byte buffer pool </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcvm__oct__dev__t.html">cvm_oct_dev_t</a></td><td class="indexvalue">Core: Structure that maintains information for the Octeon device in the core driver </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcvm__oct__dma__chunk__t.html">cvm_oct_dma_chunk_t</a></td><td class="indexvalue">Core: The PCI DMA uses instruction chunks to read the DMA instructions posted by the driver </td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncvm__pci__dma__cmd__t.html">cvm_pci_dma_cmd_t</a></td><td class="indexvalue">Core: Information about PCI DMA operation </td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncvm__pci__host__inst__hdr__t.html">cvm_pci_host_inst_hdr_t</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncvm__pci__inst__hdr2__t.html">cvm_pci_inst_hdr2_t</a></td><td class="indexvalue">Core: The (Packet) Instruction Header appears in the format shown below for Octeon </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcvm__pci__scatter__resp__t.html">cvm_pci_scatter_resp_t</a></td><td class="indexvalue">Core: Scatter response information This structure is passed by application when calling a scatter response API </td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncvmx__oct__pci__dma__inst__hdr__t.html">cvmx_oct_pci_dma_inst_hdr_t</a></td><td class="indexvalue">Core: Hardware defined 64-bit PCI DMA command structure </td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncvmx__oct__pci__dma__local__ptr__t.html">cvmx_oct_pci_dma_local_ptr_t</a></td><td class="indexvalue">Core: Hardware defined 64-bit PCI DMA local buffer format </td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncvmx__pci__inst__irh__t.html">cvmx_pci_inst_irh_t</a></td><td class="indexvalue">Core: Format of the input request header in an instruction </td></tr>
  <tr><td class="indexkey"><a class="el" href="structcvmx__raw__inst__front__t.html">cvmx_raw_inst_front_t</a></td><td class="indexvalue">Core: Format of the front data for a raw instruction in the first 24 bytes of the wqe-&gt;packet_data or packet ptr when a core gets work from a PCI input port </td></tr>
  <tr><td class="indexkey"><a class="el" href="unioncvmx__resp__hdr__t.html">cvmx_resp_hdr_t</a></td><td class="indexvalue">Core: Format of the response header in the first 8 bytes of response sent to the host </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__bufpool__stats__t.html">oct_bufpool_stats_t</a></td><td class="indexvalue">Buffer pool statistics </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__cntq__stats__t.html">oct_cntq_stats_t</a></td><td class="indexvalue">Statistics for Octeon DMA Counter queues (CNTQ) </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__ddoq__list__stats__t.html">oct_ddoq_list_stats_t</a></td><td class="indexvalue">System-wide statistics for DDOQ implementation </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__ddoq__stats__t.html">oct_ddoq_stats_t</a></td><td class="indexvalue">Each DDOQ in the system stores its stats in this format </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__dev__range__t.html">oct_dev_range_t</a></td><td class="indexvalue">Response format for a CORE_MEM_MAP instruction </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__dev__stats__t.html">oct_dev_stats_t</a></td><td class="indexvalue">Statistics table for octeon device </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__droq__stats__t.html">oct_droq_stats_t</a></td><td class="indexvalue">Output Queue statistics </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__iq__stats__t.html">oct_iq_stats_t</a></td><td class="indexvalue">Input Queue statistics </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__range__val__t.html">oct_range_val_t</a></td><td class="indexvalue">Octeon core address range summary </td></tr>
  <tr><td class="indexkey"><a class="el" href="structoct__stats__t.html">oct_stats_t</a></td><td class="indexvalue">Octeon device statistics </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__buffer__t.html">octeon_buffer_t</a></td><td class="indexvalue">Structure for passing input and output buffers in the request structure </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__bufpool__config__t.html">octeon_bufpool_config_t</a></td><td class="indexvalue">Configuration for the driver's buffer pool </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__cn3xxx__t.html">octeon_cn3xxx_t</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__cn56xx__t.html">octeon_cn56xx_t</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__cn63xx__t.html">octeon_cn63xx_t</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__cn66xx__t.html">octeon_cn66xx_t</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__cn68xx__t.html">octeon_cn68xx_t</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__common__config__t.html">octeon_common_config_t</a></td><td class="indexvalue">Structure for global configuration attributes that are common across all Octeon processors </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__core__mem__rw__t.html">octeon_core_mem_rw_t</a></td><td class="indexvalue">Octeon core memory Read/Write operations from user-application using Octeon BAR1 access provide information in this structure </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__core__setup__t.html">octeon_core_setup_t</a></td><td class="indexvalue">Structure used by core driver to send indication that the Octeon application is ready </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__dispatch__list__t.html">octeon_dispatch_list_t</a></td><td class="indexvalue">The dispatch list structure </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__dispatch__t.html">octeon_dispatch_t</a></td><td class="indexvalue">The dispatch list entry </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__dma__ops__t.html">octeon_dma_ops_t</a></td><td class="indexvalue">Used by CNTQ module to register DMA queue interrupt handler, tasklets and statistics routines for each octeon device </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__droq__desc__t.html">octeon_droq_desc_t</a></td><td class="indexvalue">Octeon descriptor format </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__droq__info__t.html">octeon_droq_info_t</a></td><td class="indexvalue">Information about packet DMA'ed by Octeon </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__droq__ops__t.html">octeon_droq_ops_t</a></td><td class="indexvalue">Used by NIC module to register packet handler and to get device information for each octeon device </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__droq__t.html">octeon_droq_t</a></td><td class="indexvalue">The Descriptor Ring Output Queue structure </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__exhdr__info__t.html">octeon_exhdr_info_t</a></td><td class="indexvalue">Information about each of the extra headers added for a 64-byte instruction </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__fn__list.html">octeon_fn_list</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__instr__32B__t.html">octeon_instr_32B_t</a></td><td class="indexvalue">32-byte instruction format </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__instr__64B__t.html">octeon_instr_64B_t</a></td><td class="indexvalue">64-byte instruction format </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__instr__ih__t.html">octeon_instr_ih_t</a></td><td class="indexvalue">Instruction Header in BIG ENDIAN format </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__instr__irh__t.html">octeon_instr_irh_t</a></td><td class="indexvalue">Input Request Header in BIG ENDIAN format </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__instr__queue__t.html">octeon_instr_queue_t</a></td><td class="indexvalue">The instruction (input) queue </td></tr>
  <tr><td class="indexkey"><a class="el" href="unionocteon__instr__status__t.html">octeon_instr_status_t</a></td><td class="indexvalue">Status of request as returned by <a class="el" href="cavium__defs_8h.html#d68b6de4ff772f399ab4efcbe0a7ad26">octeon_process_request()</a> </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__iq__config__t.html">octeon_iq_config_t</a></td><td class="indexvalue">Structure to define the configuration attributes for each Input queue </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__mmio.html">octeon_mmio</a></td><td class="indexvalue">PCI address space mapping information </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__module__handler__t.html">octeon_module_handler_t</a></td><td class="indexvalue">Structure passed by kernel application when registering a module with the driver </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__pending__entry__t.html">octeon_pending_entry_t</a></td><td class="indexvalue">Structure of an entry in pending list </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__pending__list__t.html">octeon_pending_list_t</a></td><td class="indexvalue">Pending list implementation for each Octeon device </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__poll__ops__t.html">octeon_poll_ops_t</a></td><td class="indexvalue">Structure passed by kernel application when registering a poll function with the driver </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__proc__entry__t.html">octeon_proc_entry_t</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__query__request__t.html">octeon_query_request_t</a></td><td class="indexvalue">Structure used when querying the status of a pending request </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__range__table__t.html">octeon_range_table_t</a></td><td class="indexvalue">Map of Octeon core memory address to Octeon BAR1 indexed space </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__recv__buffer__t.html">octeon_recv_buffer_t</a></td><td class="indexvalue">Pointer to data buffer </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__recv__info__t.html">octeon_recv_info_t</a></td><td class="indexvalue">The first parameter of a dispatch function </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__recv__pkt__t.html">octeon_recv_pkt_t</a></td><td class="indexvalue">Receive Packet format used when dispatching output queue packets with non-raw opcodes </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__reg__list.html">octeon_reg_list</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__request__info__t.html">octeon_request_info_t</a></td><td class="indexvalue">Information about the request sent to driver by kernel mode applications </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__request__mask__t.html">octeon_request_mask_t</a></td><td class="indexvalue">A bit mask describing the response mode, DMA mode, response order and instruction queue to use for a request </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__resp__hdr__t.html">octeon_resp_hdr_t</a></td><td class="indexvalue">Response Header in BIG ENDIAN format </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__response__list__t.html">octeon_response_list_t</a></td><td class="indexvalue">Head of a response list </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__rw__reg__buf__t.html">octeon_rw_reg_buf_t</a></td><td class="indexvalue">Structure used to pass register address and values to write/read </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__sg__entry__t.html">octeon_sg_entry_t</a></td><td class="indexvalue">The Scatter-Gather List Entry </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__soft__instruction__t.html">octeon_soft_instruction_t</a></td><td class="indexvalue">Format of a instruction presented to the driver </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__soft__request__t.html">octeon_soft_request_t</a></td><td class="indexvalue">Information about the request sent to driver </td></tr>
  <tr><td class="indexkey"><a class="el" href="structocteon__user__request__info__t.html">octeon_user_request_info_t</a></td><td class="indexvalue">Information about the request sent to driver by user-space applications </td></tr>
  <tr><td class="indexkey"><a class="el" href="structtest__list.html">test_list</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structtest__node.html">test_node</a></td><td class="indexvalue"></td></tr>
  <tr><td class="indexkey"><a class="el" href="structtest__pkt.html">test_pkt</a></td><td class="indexvalue"></td></tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:41:00 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
