Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Feb  8 11:16:12 2021
| Host         : LEONARD-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TransmisorFM_timing_summary_routed.rpt -pb TransmisorFM_timing_summary_routed.pb -rpx TransmisorFM_timing_summary_routed.rpx -warn_on_violation
| Design       : TransmisorFM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.041       -0.041                      1                   64        0.075        0.000                      0                   64        0.970        0.000                       0                    65  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.563}        3.125           320.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.041       -0.041                      1                   64        0.075        0.000                      0                   64        0.970        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.041ns,  Total Violation       -0.041ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 2.127ns (77.479%)  route 0.618ns (22.521%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 8.136 - 3.125 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    AudioOsc/AcumuladorFase/CLK
    SLICE_X3Y95          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  AudioOsc/AcumuladorFase/QBus_reg[1]/Q
                         net (fo=1, routed)           0.284     6.068    AudioOsc/AcumuladorFase/RegistroOUT[1]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  AudioOsc/AcumuladorFase/QBus[3]_i_8/O
                         net (fo=1, routed)           0.000     6.192    AudioOsc/AcumuladorFase/QBus[3]_i_8_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.742 r  AudioOsc/AcumuladorFase/QBus_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.742    AudioOsc/AcumuladorFase/QBus_reg[3]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.856 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.856    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.970    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  AudioOsc/AcumuladorFase/QBus_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.084    AudioOsc/AcumuladorFase/QBus_reg[15]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     7.199    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.313 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.313    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.427    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.740 r  AudioOsc/AcumuladorFase/QBus_reg[31]_i_1__0/O[3]
                         net (fo=1, routed)           0.333     8.073    AudioOsc/AcumuladorFase/QBus_reg[31]_i_1__0_n_4
    SLICE_X1Y103         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.589     8.136    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y103         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[31]/C
                         clock pessimism              0.180     8.316    
                         clock uncertainty           -0.035     8.281    
    SLICE_X1Y103         FDRE (Setup_fdre_C_D)       -0.249     8.032    AudioOsc/AcumuladorFase/QBus_reg[31]
  -------------------------------------------------------------------
                         required time                          8.032    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            RadioOsc/AcumuladorFase/QBus_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 2.038ns (68.657%)  route 0.930ns (31.343%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 8.134 - 3.125 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     5.311    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y103         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  AudioOsc/AcumuladorFase/QBus_reg[31]/Q
                         net (fo=41, routed)          0.351     6.118    AudioOsc/AcumuladorFase/ConvIn
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     6.242 r  AudioOsc/AcumuladorFase/QBus[27]_i_2/O
                         net (fo=17, routed)          0.580     6.822    AudioOsc/AcumuladorFase/QBus[27]_i_2_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.372 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  AudioOsc/AcumuladorFase/QBus_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    AudioOsc/AcumuladorFase/QBus_reg[15]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.723    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.957    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.280 r  AudioOsc/AcumuladorFase/QBus_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.280    RadioOsc/AcumuladorFase/D[29]
    SLICE_X2Y109         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.587     8.134    RadioOsc/AcumuladorFase/CLK
    SLICE_X2Y109         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[29]/C
                         clock pessimism              0.275     8.409    
                         clock uncertainty           -0.035     8.374    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)        0.109     8.483    RadioOsc/AcumuladorFase/QBus_reg[29]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            RadioOsc/AcumuladorFase/QBus_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 2.030ns (68.573%)  route 0.930ns (31.427%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 8.134 - 3.125 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     5.311    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y103         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  AudioOsc/AcumuladorFase/QBus_reg[31]/Q
                         net (fo=41, routed)          0.351     6.118    AudioOsc/AcumuladorFase/ConvIn
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     6.242 r  AudioOsc/AcumuladorFase/QBus[27]_i_2/O
                         net (fo=17, routed)          0.580     6.822    AudioOsc/AcumuladorFase/QBus[27]_i_2_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.372 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  AudioOsc/AcumuladorFase/QBus_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    AudioOsc/AcumuladorFase/QBus_reg[15]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.723    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.957    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.272 r  AudioOsc/AcumuladorFase/QBus_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.272    RadioOsc/AcumuladorFase/D[31]
    SLICE_X2Y109         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.587     8.134    RadioOsc/AcumuladorFase/CLK
    SLICE_X2Y109         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[31]/C
                         clock pessimism              0.275     8.409    
                         clock uncertainty           -0.035     8.374    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)        0.109     8.483    RadioOsc/AcumuladorFase/QBus_reg[31]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            RadioOsc/AcumuladorFase/QBus_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 1.954ns (67.745%)  route 0.930ns (32.255%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 8.134 - 3.125 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     5.311    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y103         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  AudioOsc/AcumuladorFase/QBus_reg[31]/Q
                         net (fo=41, routed)          0.351     6.118    AudioOsc/AcumuladorFase/ConvIn
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     6.242 r  AudioOsc/AcumuladorFase/QBus[27]_i_2/O
                         net (fo=17, routed)          0.580     6.822    AudioOsc/AcumuladorFase/QBus[27]_i_2_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.372 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  AudioOsc/AcumuladorFase/QBus_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    AudioOsc/AcumuladorFase/QBus_reg[15]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.723    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.957    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.196 r  AudioOsc/AcumuladorFase/QBus_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.196    RadioOsc/AcumuladorFase/D[30]
    SLICE_X2Y109         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.587     8.134    RadioOsc/AcumuladorFase/CLK
    SLICE_X2Y109         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[30]/C
                         clock pessimism              0.275     8.409    
                         clock uncertainty           -0.035     8.374    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)        0.109     8.483    RadioOsc/AcumuladorFase/QBus_reg[30]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            RadioOsc/AcumuladorFase/QBus_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 1.934ns (67.519%)  route 0.930ns (32.481%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 8.134 - 3.125 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     5.311    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y103         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  AudioOsc/AcumuladorFase/QBus_reg[31]/Q
                         net (fo=41, routed)          0.351     6.118    AudioOsc/AcumuladorFase/ConvIn
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     6.242 r  AudioOsc/AcumuladorFase/QBus[27]_i_2/O
                         net (fo=17, routed)          0.580     6.822    AudioOsc/AcumuladorFase/QBus[27]_i_2_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.372 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  AudioOsc/AcumuladorFase/QBus_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    AudioOsc/AcumuladorFase/QBus_reg[15]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.723    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.957 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.957    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.176 r  AudioOsc/AcumuladorFase/QBus_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.176    RadioOsc/AcumuladorFase/D[28]
    SLICE_X2Y109         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.587     8.134    RadioOsc/AcumuladorFase/CLK
    SLICE_X2Y109         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[28]/C
                         clock pessimism              0.275     8.409    
                         clock uncertainty           -0.035     8.374    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)        0.109     8.483    RadioOsc/AcumuladorFase/QBus_reg[28]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            RadioOsc/AcumuladorFase/QBus_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.921ns (67.371%)  route 0.930ns (32.629%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 8.135 - 3.125 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     5.311    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y103         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  AudioOsc/AcumuladorFase/QBus_reg[31]/Q
                         net (fo=41, routed)          0.351     6.118    AudioOsc/AcumuladorFase/ConvIn
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     6.242 r  AudioOsc/AcumuladorFase/QBus[27]_i_2/O
                         net (fo=17, routed)          0.580     6.822    AudioOsc/AcumuladorFase/QBus[27]_i_2_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.372 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  AudioOsc/AcumuladorFase/QBus_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    AudioOsc/AcumuladorFase/QBus_reg[15]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.723    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.163 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.163    RadioOsc/AcumuladorFase/D[25]
    SLICE_X2Y108         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.588     8.135    RadioOsc/AcumuladorFase/CLK
    SLICE_X2Y108         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[25]/C
                         clock pessimism              0.275     8.410    
                         clock uncertainty           -0.035     8.375    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)        0.109     8.484    RadioOsc/AcumuladorFase/QBus_reg[25]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 1.692ns (67.668%)  route 0.808ns (32.332%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 8.153 - 3.125 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    AudioOsc/AcumuladorFase/CLK
    SLICE_X3Y95          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  AudioOsc/AcumuladorFase/QBus_reg[1]/Q
                         net (fo=1, routed)           0.284     6.068    AudioOsc/AcumuladorFase/RegistroOUT[1]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  AudioOsc/AcumuladorFase/QBus[3]_i_8/O
                         net (fo=1, routed)           0.000     6.192    AudioOsc/AcumuladorFase/QBus[3]_i_8_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.742 r  AudioOsc/AcumuladorFase/QBus_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.742    AudioOsc/AcumuladorFase/QBus_reg[3]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.856 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.856    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.970    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.304 r  AudioOsc/AcumuladorFase/QBus_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.524     7.828    AudioOsc/AcumuladorFase/QBus_reg[15]_i_1__0_n_6
    SLICE_X0Y96          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605     8.153    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y96          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[13]/C
                         clock pessimism              0.275     8.428    
                         clock uncertainty           -0.035     8.392    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)       -0.240     8.152    AudioOsc/AcumuladorFase/QBus_reg[13]
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            RadioOsc/AcumuladorFase/QBus_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 1.913ns (67.280%)  route 0.930ns (32.721%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 8.135 - 3.125 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     5.311    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y103         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  AudioOsc/AcumuladorFase/QBus_reg[31]/Q
                         net (fo=41, routed)          0.351     6.118    AudioOsc/AcumuladorFase/ConvIn
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     6.242 r  AudioOsc/AcumuladorFase/QBus[27]_i_2/O
                         net (fo=17, routed)          0.580     6.822    AudioOsc/AcumuladorFase/QBus[27]_i_2_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.372 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  AudioOsc/AcumuladorFase/QBus_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    AudioOsc/AcumuladorFase/QBus_reg[15]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.723    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.155 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.155    RadioOsc/AcumuladorFase/D[27]
    SLICE_X2Y108         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.588     8.135    RadioOsc/AcumuladorFase/CLK
    SLICE_X2Y108         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[27]/C
                         clock pessimism              0.275     8.410    
                         clock uncertainty           -0.035     8.375    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)        0.109     8.484    RadioOsc/AcumuladorFase/QBus_reg[27]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 1.557ns (63.087%)  route 0.911ns (36.913%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 8.154 - 3.125 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.725     5.328    AudioOsc/AcumuladorFase/CLK
    SLICE_X3Y95          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  AudioOsc/AcumuladorFase/QBus_reg[1]/Q
                         net (fo=1, routed)           0.284     6.068    AudioOsc/AcumuladorFase/RegistroOUT[1]
    SLICE_X1Y95          LUT5 (Prop_lut5_I3_O)        0.124     6.192 r  AudioOsc/AcumuladorFase/QBus[3]_i_8/O
                         net (fo=1, routed)           0.000     6.192    AudioOsc/AcumuladorFase/QBus[3]_i_8_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.742 r  AudioOsc/AcumuladorFase/QBus_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.742    AudioOsc/AcumuladorFase/QBus_reg[3]_i_1__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.856 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.856    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.169 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.627     7.796    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1__0_n_4
    SLICE_X0Y97          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.606     8.154    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y97          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[11]/C
                         clock pessimism              0.275     8.429    
                         clock uncertainty           -0.035     8.393    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)       -0.240     8.153    AudioOsc/AcumuladorFase/QBus_reg[11]
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            RadioOsc/AcumuladorFase/QBus_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (sys_clk_pin rise@3.125ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 1.837ns (66.381%)  route 0.930ns (33.619%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 8.135 - 3.125 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.709     5.311    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y103         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  AudioOsc/AcumuladorFase/QBus_reg[31]/Q
                         net (fo=41, routed)          0.351     6.118    AudioOsc/AcumuladorFase/ConvIn
    SLICE_X1Y103         LUT5 (Prop_lut5_I1_O)        0.124     6.242 r  AudioOsc/AcumuladorFase/QBus[27]_i_2/O
                         net (fo=17, routed)          0.580     6.822    AudioOsc/AcumuladorFase/QBus[27]_i_2_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.372 r  AudioOsc/AcumuladorFase/QBus_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.372    AudioOsc/AcumuladorFase/QBus_reg[7]_i_1_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.489 r  AudioOsc/AcumuladorFase/QBus_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.489    AudioOsc/AcumuladorFase/QBus_reg[11]_i_1_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.606 r  AudioOsc/AcumuladorFase/QBus_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    AudioOsc/AcumuladorFase/QBus_reg[15]_i_1_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.723 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.723    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.840 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.840    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.079 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.079    RadioOsc/AcumuladorFase/D[26]
    SLICE_X2Y108         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.125     3.125 r  
    E3                                                0.000     3.125 r  Clk (IN)
                         net (fo=0)                   0.000     3.125    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     4.536 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     6.456    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.547 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.588     8.135    RadioOsc/AcumuladorFase/CLK
    SLICE_X2Y108         FDRE                                         r  RadioOsc/AcumuladorFase/QBus_reg[26]/C
                         clock pessimism              0.275     8.410    
                         clock uncertainty           -0.035     8.375    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)        0.109     8.484    RadioOsc/AcumuladorFase/QBus_reg[26]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                  0.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.392ns (87.765%)  route 0.055ns (12.235%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.971 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.971    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y100         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.403ns (88.059%)  route 0.055ns (11.941%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.982 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.982    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_5
    SLICE_X1Y100         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y100         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[22]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.428ns (88.678%)  route 0.055ns (11.322%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.007 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.007    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_6
    SLICE_X1Y100         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y100         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[21]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.428ns (88.678%)  route 0.055ns (11.322%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.007 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.007    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_4
    SLICE_X1Y100         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y100         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[23]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.431ns (88.747%)  route 0.055ns (11.253%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.956    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.010    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0_n_7
    SLICE_X1Y101         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y101         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.442ns (88.997%)  route 0.055ns (11.003%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.956    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.021 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.021    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0_n_5
    SLICE_X1Y101         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y101         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.467ns (89.524%)  route 0.055ns (10.476%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.956    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.046 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.046    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0_n_6
    SLICE_X1Y101         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y101         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.467ns (89.524%)  route 0.055ns (10.476%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.956    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.046 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.046    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0_n_4
    SLICE_X1Y101         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y101         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.470ns (89.584%)  route 0.055ns (10.416%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.956    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.049 r  AudioOsc/AcumuladorFase/QBus_reg[31]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.049    AudioOsc/AcumuladorFase/QBus_reg[31]_i_1__0_n_7
    SLICE_X1Y102         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y102         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 AudioOsc/AcumuladorFase/QBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            AudioOsc/AcumuladorFase/QBus_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.481ns (89.798%)  route 0.055ns (10.202%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    AudioOsc/AcumuladorFase/CLK
    SLICE_X0Y99          FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  AudioOsc/AcumuladorFase/QBus_reg[16]/Q
                         net (fo=1, routed)           0.054     1.719    AudioOsc/AcumuladorFase/RegistroOUT[16]
    SLICE_X1Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  AudioOsc/AcumuladorFase/QBus[19]_i_5/O
                         net (fo=1, routed)           0.000     1.764    AudioOsc/AcumuladorFase/QBus[19]_i_5_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.916 r  AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.917    AudioOsc/AcumuladorFase/QBus_reg[19]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.956    AudioOsc/AcumuladorFase/QBus_reg[23]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.995 r  AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    AudioOsc/AcumuladorFase/QBus_reg[27]_i_1__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.060 r  AudioOsc/AcumuladorFase/QBus_reg[31]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.060    AudioOsc/AcumuladorFase/QBus_reg[31]_i_1__0_n_5
    SLICE_X1Y102         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.872     2.037    AudioOsc/AcumuladorFase/CLK
    SLICE_X1Y102         FDRE                                         r  AudioOsc/AcumuladorFase/QBus_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.105     1.896    AudioOsc/AcumuladorFase/QBus_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.125       0.970      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.125       2.125      SLICE_X0Y98     AudioOsc/AcumuladorFase/QBus_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.125       2.125      SLICE_X0Y96     AudioOsc/AcumuladorFase/QBus_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.125       2.125      SLICE_X0Y97     AudioOsc/AcumuladorFase/QBus_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.125       2.125      SLICE_X0Y98     AudioOsc/AcumuladorFase/QBus_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.125       2.125      SLICE_X0Y99     AudioOsc/AcumuladorFase/QBus_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.125       2.125      SLICE_X1Y99     AudioOsc/AcumuladorFase/QBus_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.125       2.125      SLICE_X1Y99     AudioOsc/AcumuladorFase/QBus_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.125       2.125      SLICE_X1Y99     AudioOsc/AcumuladorFase/QBus_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.125       2.125      SLICE_X3Y95     AudioOsc/AcumuladorFase/QBus_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X2Y109    RadioOsc/AcumuladorFase/QBus_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X2Y109    RadioOsc/AcumuladorFase/QBus_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X2Y109    RadioOsc/AcumuladorFase/QBus_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X2Y109    RadioOsc/AcumuladorFase/QBus_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X0Y98     AudioOsc/AcumuladorFase/QBus_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X0Y97     AudioOsc/AcumuladorFase/QBus_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X0Y98     AudioOsc/AcumuladorFase/QBus_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X0Y99     AudioOsc/AcumuladorFase/QBus_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X1Y99     AudioOsc/AcumuladorFase/QBus_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.562       1.062      SLICE_X1Y99     AudioOsc/AcumuladorFase/QBus_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X0Y96     AudioOsc/AcumuladorFase/QBus_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X3Y95     AudioOsc/AcumuladorFase/QBus_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X3Y95     AudioOsc/AcumuladorFase/QBus_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X0Y95     AudioOsc/AcumuladorFase/QBus_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X0Y96     AudioOsc/AcumuladorFase/QBus_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X3Y96     AudioOsc/AcumuladorFase/QBus_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X1Y94     AudioOsc/AcumuladorFase/QBus_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X0Y96     AudioOsc/AcumuladorFase/QBus_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X0Y95     AudioOsc/AcumuladorFase/QBus_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.563       1.063      SLICE_X3Y96     AudioOsc/AcumuladorFase/QBus_reg[10]/C



