# AcceleratingObjectLocator - Structural Model
## Goal: Design a an accelerating object locator that implements the following equation: <p align="center">![Image of Locator Equation](https://raw.githubusercontent.com/tanhuynh226/AcceleratingObjectLocator/main/images/locator-equation.gif)</p>


#### Locator Controller & Datapath:
<p align="center"><img src="https://raw.githubusercontent.com/tanhuynh226/AcceleratingObjectLocator/main/images/locator-figure.gif"></p>

#### FSM Model:
<p align="center"><img src="https://raw.githubusercontent.com/tanhuynh226/AcceleratingObjectLocator/main/images/FSMD%20Model%20for%20Lab%203s.png"></p>

#### Clock cycle calculations
Logical Component Delays:
*	State Register (StateReg): 4 ns from Clk to output, 1 ns setup time
*	8Ã—16 Register File (RegFile): 6 ns from input to output (reading), 6 ns from Clk to output (writing), 1 ns setup time (writing)
*	ALU (ALU): 12 ns from input to output
*	16-bit Shifter: 4 ns from input to output
*	2-to-1 Selector: 3 ns from input to output
*	16-bit Output Register (OutReg): 4 ns from Clk to output; 1 ns setup time
*	16-bit Three-state Buffer (ThreeStateBuff): 2 ns from input to output


Minimum clock cycle = StateReg + CombLogic<sup>[1](#1)</sup> + RegFile + ALU + Selector  
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;= (4 + 1) + 11 + (6 + 6 + 1) + 12 + 3 = **44 ns**

<Comb Logic="1">1</a>: Combinational Logic Delay(CombLogic): 11 ns
