library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity Buffer_80bits is
	port (
		CLK : in std_logic;
		RSTb : in std_logic;
		MODE_RUN : in std_logic;
                STREAM_IN : out std_logic;
		ACK : out std_logic;
		STREAM_OUT : out std_logic
	);
end entity Buffer_80bits;

architecture Behavior of Buffer_80bits is

signal nb_loops : unsigned(10 downto 0) := "00000000000";




constant NB_LOOPS_RUN : unsigned(6 downto 0) := "1010000"; -- initialized at 80


begin
	UPDATE_REGISTERS: process(CLK)
	begin
		if(CLK'event and CLK='1') then
			case current_state is

				when INIT =>
					s(93 downto 1) <= "0000000000000" & sk;
					s(177 downto 94) <= "0000" & IV_IN;
					s(285 downto 178) <= (others => '0');
					s(288 downto 286) <= "111";
					nb_loops <= "00000000000";

					ACK <= '1';	-- we are free to begin

