#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Jan 21 13:34:44 2026
# Process ID         : 58324
# Current directory  : C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent57460 C:\Users\daiju\Documents\GitHub\VHDL\PROYECTO_ASCENSOR\PROYECTO_ASCENSOR.xpr
# Log file           : C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/vivado.log
# Journal file       : C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR\vivado.jou
# Running On         : Junjie
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16869 MB
# Swap memory        : 12884 MB
# Total Virtual      : 29754 MB
# Available Virtual  : 9630 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/PROYECTO_ASCENSOR.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
file mkdir C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/PROYECTO_ASCENSOR.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/PROYECTO_ASCENSOR.srcs/sim_1/new/TB_TOP.vhd w ]
add_files -fileset sim_1 C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/PROYECTO_ASCENSOR.srcs/sim_1/new/TB_TOP.vhd
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source cfg_tb_top.tcl
close_sim
launch_simulation
source cfg_tb_top.tcl
close_sim
launch_simulation
source cfg_tb_top.tcl
export_ip_user_files -of_objects  [get_files C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/PROYECTO_ASCENSOR.srcs/sim_1/new/TB_TOP.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/daiju/Documents/GitHub/VHDL/PROYECTO_ASCENSOR/PROYECTO_ASCENSOR.srcs/sim_1/new/TB_TOP.vhd
close_sim
