OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 685140 683200
[INFO GPL-0006] NumInstances: 30102
[INFO GPL-0007] NumPlaceInstances: 29374
[INFO GPL-0008] NumFixedInstances: 728
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 29877
[INFO GPL-0011] NumPins: 94970
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 689480 689480
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 685140 683200
[INFO GPL-0016] CoreArea: 461418496000
[INFO GPL-0017] NonPlaceInstsArea: 774592000
[INFO GPL-0018] PlaceInstsArea: 173944848000
[INFO GPL-0019] Util(%): 37.76
[INFO GPL-0020] StdInstsArea: 173944848000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00153084 HPWL: 525995425
[InitialPlace]  Iter: 2 CG residual: 0.00461984 HPWL: 299983200
[InitialPlace]  Iter: 3 CG residual: 0.00044238 HPWL: 257132764
[InitialPlace]  Iter: 4 CG residual: 0.00009755 HPWL: 238912521
[InitialPlace]  Iter: 5 CG residual: 0.00005296 HPWL: 225287966
[InitialPlace]  Iter: 6 CG residual: 0.00009562 HPWL: 217278917
[InitialPlace]  Iter: 7 CG residual: 0.00007609 HPWL: 211965688
[InitialPlace]  Iter: 8 CG residual: 0.00003230 HPWL: 208920261
[InitialPlace]  Iter: 9 CG residual: 0.00002827 HPWL: 207347836
[InitialPlace]  Iter: 10 CG residual: 0.00002596 HPWL: 206532580
[InitialPlace]  Iter: 11 CG residual: 0.00001961 HPWL: 206232728
[InitialPlace]  Iter: 12 CG residual: 0.00001201 HPWL: 205951570
[InitialPlace]  Iter: 13 CG residual: 0.00000708 HPWL: 205789339
[INFO GPL-0031] FillerInit: NumGCells: 47212
[INFO GPL-0032] FillerInit: NumGNets: 29877
[INFO GPL-0033] FillerInit: NumGPins: 94970
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5921728
[INFO GPL-0025] IdealBinArea: 9869546
[INFO GPL-0026] IdealBinCnt: 46751
[INFO GPL-0027] TotalBinArea: 461418496000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5320 5294
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.972847 HPWL: 63033954
[NesterovSolve] Iter: 10 overflow: 0.954288 HPWL: 73294571
[NesterovSolve] Iter: 20 overflow: 0.951215 HPWL: 83540612
[NesterovSolve] Iter: 30 overflow: 0.949199 HPWL: 90319355
[NesterovSolve] Iter: 40 overflow: 0.948804 HPWL: 90889257
[NesterovSolve] Iter: 50 overflow: 0.949306 HPWL: 89055118
[NesterovSolve] Iter: 60 overflow: 0.94981 HPWL: 87843995
[NesterovSolve] Iter: 70 overflow: 0.949337 HPWL: 88165423
[NesterovSolve] Iter: 80 overflow: 0.948834 HPWL: 88900492
[NesterovSolve] Iter: 90 overflow: 0.948583 HPWL: 89147172
[NesterovSolve] Iter: 100 overflow: 0.948641 HPWL: 89038090
[NesterovSolve] Iter: 110 overflow: 0.948183 HPWL: 89098624
[NesterovSolve] Iter: 120 overflow: 0.947843 HPWL: 89429209
[NesterovSolve] Iter: 130 overflow: 0.94725 HPWL: 89913581
[NesterovSolve] Iter: 140 overflow: 0.9464 HPWL: 90694599
[NesterovSolve] Iter: 150 overflow: 0.944949 HPWL: 92153234
[NesterovSolve] Iter: 160 overflow: 0.943691 HPWL: 94595554
[NesterovSolve] Iter: 170 overflow: 0.941934 HPWL: 99682794
[NesterovSolve] Iter: 180 overflow: 0.937965 HPWL: 109694998
[NesterovSolve] Iter: 190 overflow: 0.92985 HPWL: 119931300
[NesterovSolve] Iter: 200 overflow: 0.919911 HPWL: 126884625
[NesterovSolve] Iter: 210 overflow: 0.911178 HPWL: 135115921
[NesterovSolve] Iter: 220 overflow: 0.899409 HPWL: 149102220
[NesterovSolve] Iter: 230 overflow: 0.882447 HPWL: 167971392
[NesterovSolve] Iter: 240 overflow: 0.864347 HPWL: 184063426
[NesterovSolve] Iter: 250 overflow: 0.84634 HPWL: 199185877
[NesterovSolve] Iter: 260 overflow: 0.821596 HPWL: 222684877
[NesterovSolve] Iter: 270 overflow: 0.789473 HPWL: 250309385
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3488 nets.
[NesterovSolve] Iter: 280 overflow: 0.779011 HPWL: 259162139
[NesterovSolve] Iter: 290 overflow: 0.749934 HPWL: 268187387
[NesterovSolve] Iter: 300 overflow: 0.714924 HPWL: 293768230
[NesterovSolve] Iter: 310 overflow: 0.677278 HPWL: 319317120
[NesterovSolve] Iter: 320 overflow: 0.633108 HPWL: 344286094
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3489 nets.
[NesterovSolve] Snapshot saved at iter = 327
[NesterovSolve] Iter: 330 overflow: 0.586167 HPWL: 357793645
[NesterovSolve] Iter: 340 overflow: 0.537741 HPWL: 367402484
[NesterovSolve] Iter: 350 overflow: 0.490723 HPWL: 375418172
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3490 nets.
[NesterovSolve] Iter: 360 overflow: 0.437168 HPWL: 378103219
[NesterovSolve] Iter: 370 overflow: 0.383064 HPWL: 375938580
[NesterovSolve] Iter: 380 overflow: 0.3273 HPWL: 369693430
[NesterovSolve] Iter: 390 overflow: 0.285886 HPWL: 364034916
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3490 nets.
[NesterovSolve] Iter: 400 overflow: 0.245295 HPWL: 359127424
[NesterovSolve] Iter: 410 overflow: 0.212004 HPWL: 355487887
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3490 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 164 164
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 26896
[INFO GPL-0063] TotalRouteOverflowH2: 3.633334517478943
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 27
[INFO GPL-0066] 0.5%RC: 1.0093162423525102
[INFO GPL-0067] 1.0%RC: 1.004664100792656
[INFO GPL-0068] 2.0%RC: 1.002333548180783
[INFO GPL-0069] 5.0%RC: 1.0009337791101205
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0069902
[NesterovSolve] Iter: 420 overflow: 0.180304 HPWL: 351981253
[NesterovSolve] Iter: 430 overflow: 0.157043 HPWL: 349534417
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3491 nets.
[NesterovSolve] Iter: 440 overflow: 0.13088 HPWL: 347194297
[NesterovSolve] Iter: 450 overflow: 0.112603 HPWL: 345803397
[NesterovSolve] Finished with Overflow: 0.098461

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2407_/G ^
   0.46
gen_encoder_units[1].encoder_unit/_350_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   148  452.55                           rst_ni (net)
                  0.30    0.25    0.85 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.85   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                          0.56    0.56   library removal time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2925_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2379_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2925_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2925_/Q (DLL_X1)
     1    0.99                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[9].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2379_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2379_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/_342_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/_342_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[0].encoder_unit/_342_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ gen_encoder_units[0].encoder_unit/_342_/QN (DFFS_X1)
     1    1.71                           gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ gen_encoder_units[0].encoder_unit/_206_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v gen_encoder_units[0].encoder_unit/_206_/ZN (NAND2_X1)
     1    1.56                           gen_encoder_units[0].encoder_unit/_027_ (net)
                  0.01    0.00    0.08 v gen_encoder_units[0].encoder_unit/_208_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ gen_encoder_units[0].encoder_unit/_208_/ZN (OAI21_X1)
     1    1.41                           gen_encoder_units[0].encoder_unit/_003_ (net)
                  0.01    0.00    0.09 ^ gen_encoder_units[0].encoder_unit/_342_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[0].encoder_unit/_342_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   148  452.55                           rst_ni (net)
                  0.30    0.25    0.85 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.85   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                         -0.01    5.99   library recovery time
                                  5.99   data required time
-----------------------------------------------------------------------------
                                  5.99   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/Q (DLL_X1)
     1    2.93                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_155_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_155_/CK (DFFR_X2)
                  0.22    0.34    0.34 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_155_/Q (DFFR_X2)
   129  206.02                           gen_encoder_units[3].encoder_unit/threshold_memory/wdata_a_q[12] (net)
                  0.23    0.04    0.38 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_/D (DLH_X1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_/G (DLH_X1)
                          0.38    0.38   time borrowed from endpoint
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.04
--------------------------------------------
max time borrow                         2.96
actual time borrow                      0.38
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_359_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   148  452.55                           rst_ni (net)
                  0.30    0.25    0.85 ^ gen_encoder_units[1].encoder_unit/_359_/RN (DFFR_X1)
                                  0.85   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[1].encoder_unit/_359_/CK (DFFR_X1)
                         -0.01    5.99   library recovery time
                                  5.99   data required time
-----------------------------------------------------------------------------
                                  5.99   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  5.14   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2404_/Q (DLL_X1)
     1    2.93                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2370_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_155_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_155_/CK (DFFR_X2)
                  0.22    0.34    0.34 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_155_/Q (DFFR_X2)
   129  206.02                           gen_encoder_units[3].encoder_unit/threshold_memory/wdata_a_q[12] (net)
                  0.23    0.04    0.38 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_/D (DLH_X1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2678_/G (DLH_X1)
                          0.38    0.38   time borrowed from endpoint
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       3.00
library setup time                     -0.04
--------------------------------------------
max time borrow                         2.96
actual time borrow                      0.38
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.85e-03   3.89e-04   2.80e-04   5.52e-03  51.2%
Combinational          1.11e-03   3.72e-03   4.31e-04   5.26e-03  48.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.96e-03   4.11e-03   7.11e-04   1.08e-02 100.0%
                          55.3%      38.1%       6.6%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 43680 u^2 38% utilization.

Elapsed time: 1:36.77[h:]min:sec. CPU time: user 96.49 sys 0.23 (99%). Peak memory: 405388KB.
