

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'
================================================================
* Date:           Tue Feb 21 09:47:48 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20013|    20013|  0.200 ms|  0.200 ms|  20013|  20013|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_MAT_C_COLS  |    20011|    20011|        13|          1|          1|  20000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.07>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_ln89 = alloca i32 1"   --->   Operation 16 'alloca' 'phi_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten152 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln86_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln86"   --->   Operation 20 'read' 'sext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln86_cast = sext i60 %sext_ln86_read"   --->   Operation 21 'sext' 'sext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mem, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 1, void @empty_14, void @empty_15, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten152"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i112 0, i112 %phi_ln89"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc154"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten152_load = load i15 %indvar_flatten152" [real_matmul.cpp:86]   --->   Operation 28 'load' 'indvar_flatten152_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.31ns)   --->   "%icmp_ln86 = icmp_eq  i15 %indvar_flatten152_load, i15 20000" [real_matmul.cpp:86]   --->   Operation 29 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.94ns)   --->   "%add_ln86_1 = add i15 %indvar_flatten152_load, i15 1" [real_matmul.cpp:86]   --->   Operation 30 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc157, void %for.end159.exitStub" [real_matmul.cpp:86]   --->   Operation 31 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [real_matmul.cpp:88]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [real_matmul.cpp:86]   --->   Operation 33 'load' 'i_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln86 = add i7 %i_load, i7 1" [real_matmul.cpp:86]   --->   Operation 34 'add' 'add_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.55ns)   --->   "%icmp_ln88 = icmp_eq  i8 %j_load, i8 200" [real_matmul.cpp:88]   --->   Operation 35 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.24ns)   --->   "%select_ln86 = select i1 %icmp_ln88, i8 0, i8 %j_load" [real_matmul.cpp:86]   --->   Operation 36 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%select_ln86_2 = select i1 %icmp_ln88, i7 %add_ln86, i7 %i_load" [real_matmul.cpp:86]   --->   Operation 37 'select' 'select_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [11/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 38 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_38 = trunc i8 %select_ln86" [real_matmul.cpp:86]   --->   Operation 39 'trunc' 'empty_38' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.13ns)   --->   "%icmp_ln89 = icmp_eq  i3 %empty_38, i3 7" [real_matmul.cpp:89]   --->   Operation 40 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln86)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc154.split._crit_edge, void" [real_matmul.cpp:89]   --->   Operation 41 'br' 'br_ln89' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln88 = add i8 %select_ln86, i8 1" [real_matmul.cpp:88]   --->   Operation 42 'add' 'add_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln88 = store i15 %add_ln86_1, i15 %indvar_flatten152" [real_matmul.cpp:88]   --->   Operation 43 'store' 'store_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln88 = store i7 %select_ln86_2, i7 %i" [real_matmul.cpp:88]   --->   Operation 44 'store' 'store_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln88 = store i8 %add_ln88, i8 %j" [real_matmul.cpp:88]   --->   Operation 45 'store' 'store_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 46 [10/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 46 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i7 %select_ln86_2" [real_matmul.cpp:86]   --->   Operation 47 'zext' 'zext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (4.35ns)   --->   "%mul_ln86 = mul i15 %zext_ln86, i15 205" [real_matmul.cpp:86]   --->   Operation 48 'mul' 'mul_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln86, i32 12, i32 14" [real_matmul.cpp:86]   --->   Operation 49 'partselect' 'tmp' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln88_mid2_v_cast = zext i3 %tmp" [real_matmul.cpp:86]   --->   Operation 50 'zext' 'zext_ln88_mid2_v_cast' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node add_ln89)   --->   "%mul_ln89 = mul i10 %zext_ln88_mid2_v_cast, i10 200" [real_matmul.cpp:86]   --->   Operation 51 'mul' 'mul_ln89' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 52 [9/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 52 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/3] (1.05ns) (grouped into DSP with root node add_ln89)   --->   "%mul_ln89 = mul i10 %zext_ln88_mid2_v_cast, i10 200" [real_matmul.cpp:86]   --->   Operation 53 'mul' 'mul_ln89' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 54 [8/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 54 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node add_ln89)   --->   "%mul_ln89 = mul i10 %zext_ln88_mid2_v_cast, i10 200" [real_matmul.cpp:86]   --->   Operation 55 'mul' 'mul_ln89' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i8 %select_ln86" [real_matmul.cpp:89]   --->   Operation 56 'zext' 'zext_ln89' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln89 = add i10 %mul_ln89, i10 %zext_ln89" [real_matmul.cpp:89]   --->   Operation 57 'add' 'add_ln89' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 58 [7/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 58 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln89 = add i10 %mul_ln89, i10 %zext_ln89" [real_matmul.cpp:89]   --->   Operation 59 'add' 'add_ln89' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 60 [6/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 60 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 61 [5/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 61 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 62 [4/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 62 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 63 [3/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 63 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 64 [2/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 64 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i10 %add_ln89" [real_matmul.cpp:89]   --->   Operation 65 'zext' 'zext_ln89_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%MatC_V_addr = getelementptr i16 %MatC_V, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 66 'getelementptr' 'MatC_V_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%MatC_V_1_addr = getelementptr i16 %MatC_V_1, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 67 'getelementptr' 'MatC_V_1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%MatC_V_2_addr = getelementptr i16 %MatC_V_2, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 68 'getelementptr' 'MatC_V_2_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%MatC_V_3_addr = getelementptr i16 %MatC_V_3, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 69 'getelementptr' 'MatC_V_3_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%MatC_V_4_addr = getelementptr i16 %MatC_V_4, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 70 'getelementptr' 'MatC_V_4_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%MatC_V_5_addr = getelementptr i16 %MatC_V_5, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 71 'getelementptr' 'MatC_V_5_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%MatC_V_6_addr = getelementptr i16 %MatC_V_6, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 72 'getelementptr' 'MatC_V_6_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%MatC_V_7_addr = getelementptr i16 %MatC_V_7, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 73 'getelementptr' 'MatC_V_7_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%MatC_V_8_addr = getelementptr i16 %MatC_V_8, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 74 'getelementptr' 'MatC_V_8_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%MatC_V_9_addr = getelementptr i16 %MatC_V_9, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 75 'getelementptr' 'MatC_V_9_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%MatC_V_10_addr = getelementptr i16 %MatC_V_10, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 76 'getelementptr' 'MatC_V_10_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%MatC_V_11_addr = getelementptr i16 %MatC_V_11, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 77 'getelementptr' 'MatC_V_11_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%MatC_V_12_addr = getelementptr i16 %MatC_V_12, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 78 'getelementptr' 'MatC_V_12_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%MatC_V_13_addr = getelementptr i16 %MatC_V_13, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 79 'getelementptr' 'MatC_V_13_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%MatC_V_14_addr = getelementptr i16 %MatC_V_14, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 80 'getelementptr' 'MatC_V_14_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%MatC_V_15_addr = getelementptr i16 %MatC_V_15, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 81 'getelementptr' 'MatC_V_15_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%MatC_V_16_addr = getelementptr i16 %MatC_V_16, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 82 'getelementptr' 'MatC_V_16_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%MatC_V_17_addr = getelementptr i16 %MatC_V_17, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 83 'getelementptr' 'MatC_V_17_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%MatC_V_18_addr = getelementptr i16 %MatC_V_18, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 84 'getelementptr' 'MatC_V_18_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%MatC_V_19_addr = getelementptr i16 %MatC_V_19, i64 0, i64 %zext_ln89_1" [real_matmul.cpp:89]   --->   Operation 85 'getelementptr' 'MatC_V_19_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (3.25ns)   --->   "%MatC_V_load = load i10 %MatC_V_addr" [real_matmul.cpp:89]   --->   Operation 86 'load' 'MatC_V_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 87 [2/2] (3.25ns)   --->   "%MatC_V_1_load = load i10 %MatC_V_1_addr" [real_matmul.cpp:89]   --->   Operation 87 'load' 'MatC_V_1_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 88 [2/2] (3.25ns)   --->   "%MatC_V_2_load = load i10 %MatC_V_2_addr" [real_matmul.cpp:89]   --->   Operation 88 'load' 'MatC_V_2_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 89 [2/2] (3.25ns)   --->   "%MatC_V_3_load = load i10 %MatC_V_3_addr" [real_matmul.cpp:89]   --->   Operation 89 'load' 'MatC_V_3_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 90 [2/2] (3.25ns)   --->   "%MatC_V_4_load = load i10 %MatC_V_4_addr" [real_matmul.cpp:89]   --->   Operation 90 'load' 'MatC_V_4_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 91 [2/2] (3.25ns)   --->   "%MatC_V_5_load = load i10 %MatC_V_5_addr" [real_matmul.cpp:89]   --->   Operation 91 'load' 'MatC_V_5_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 92 [2/2] (3.25ns)   --->   "%MatC_V_6_load = load i10 %MatC_V_6_addr" [real_matmul.cpp:89]   --->   Operation 92 'load' 'MatC_V_6_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 93 [2/2] (3.25ns)   --->   "%MatC_V_7_load = load i10 %MatC_V_7_addr" [real_matmul.cpp:89]   --->   Operation 93 'load' 'MatC_V_7_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 94 [2/2] (3.25ns)   --->   "%MatC_V_8_load = load i10 %MatC_V_8_addr" [real_matmul.cpp:89]   --->   Operation 94 'load' 'MatC_V_8_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 95 [2/2] (3.25ns)   --->   "%MatC_V_9_load = load i10 %MatC_V_9_addr" [real_matmul.cpp:89]   --->   Operation 95 'load' 'MatC_V_9_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 96 [2/2] (3.25ns)   --->   "%MatC_V_10_load = load i10 %MatC_V_10_addr" [real_matmul.cpp:89]   --->   Operation 96 'load' 'MatC_V_10_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 97 [2/2] (3.25ns)   --->   "%MatC_V_11_load = load i10 %MatC_V_11_addr" [real_matmul.cpp:89]   --->   Operation 97 'load' 'MatC_V_11_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 98 [2/2] (3.25ns)   --->   "%MatC_V_12_load = load i10 %MatC_V_12_addr" [real_matmul.cpp:89]   --->   Operation 98 'load' 'MatC_V_12_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 99 [2/2] (3.25ns)   --->   "%MatC_V_13_load = load i10 %MatC_V_13_addr" [real_matmul.cpp:89]   --->   Operation 99 'load' 'MatC_V_13_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 100 [2/2] (3.25ns)   --->   "%MatC_V_14_load = load i10 %MatC_V_14_addr" [real_matmul.cpp:89]   --->   Operation 100 'load' 'MatC_V_14_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 101 [2/2] (3.25ns)   --->   "%MatC_V_15_load = load i10 %MatC_V_15_addr" [real_matmul.cpp:89]   --->   Operation 101 'load' 'MatC_V_15_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 102 [2/2] (3.25ns)   --->   "%MatC_V_16_load = load i10 %MatC_V_16_addr" [real_matmul.cpp:89]   --->   Operation 102 'load' 'MatC_V_16_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 103 [2/2] (3.25ns)   --->   "%MatC_V_17_load = load i10 %MatC_V_17_addr" [real_matmul.cpp:89]   --->   Operation 103 'load' 'MatC_V_17_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 104 [2/2] (3.25ns)   --->   "%MatC_V_18_load = load i10 %MatC_V_18_addr" [real_matmul.cpp:89]   --->   Operation 104 'load' 'MatC_V_18_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_10 : Operation 105 [2/2] (3.25ns)   --->   "%MatC_V_19_load = load i10 %MatC_V_19_addr" [real_matmul.cpp:89]   --->   Operation 105 'load' 'MatC_V_19_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 11 <SV = 10> <Delay = 7.23>
ST_11 : Operation 106 [1/11] (4.21ns)   --->   "%urem_ln86 = urem i7 %select_ln86_2, i7 20" [real_matmul.cpp:86]   --->   Operation 106 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/2] (3.25ns)   --->   "%MatC_V_load = load i10 %MatC_V_addr" [real_matmul.cpp:89]   --->   Operation 107 'load' 'MatC_V_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 108 [1/2] (3.25ns)   --->   "%MatC_V_1_load = load i10 %MatC_V_1_addr" [real_matmul.cpp:89]   --->   Operation 108 'load' 'MatC_V_1_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 109 [1/2] (3.25ns)   --->   "%MatC_V_2_load = load i10 %MatC_V_2_addr" [real_matmul.cpp:89]   --->   Operation 109 'load' 'MatC_V_2_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 110 [1/2] (3.25ns)   --->   "%MatC_V_3_load = load i10 %MatC_V_3_addr" [real_matmul.cpp:89]   --->   Operation 110 'load' 'MatC_V_3_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 111 [1/2] (3.25ns)   --->   "%MatC_V_4_load = load i10 %MatC_V_4_addr" [real_matmul.cpp:89]   --->   Operation 111 'load' 'MatC_V_4_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 112 [1/2] (3.25ns)   --->   "%MatC_V_5_load = load i10 %MatC_V_5_addr" [real_matmul.cpp:89]   --->   Operation 112 'load' 'MatC_V_5_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 113 [1/2] (3.25ns)   --->   "%MatC_V_6_load = load i10 %MatC_V_6_addr" [real_matmul.cpp:89]   --->   Operation 113 'load' 'MatC_V_6_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 114 [1/2] (3.25ns)   --->   "%MatC_V_7_load = load i10 %MatC_V_7_addr" [real_matmul.cpp:89]   --->   Operation 114 'load' 'MatC_V_7_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 115 [1/2] (3.25ns)   --->   "%MatC_V_8_load = load i10 %MatC_V_8_addr" [real_matmul.cpp:89]   --->   Operation 115 'load' 'MatC_V_8_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 116 [1/2] (3.25ns)   --->   "%MatC_V_9_load = load i10 %MatC_V_9_addr" [real_matmul.cpp:89]   --->   Operation 116 'load' 'MatC_V_9_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 117 [1/2] (3.25ns)   --->   "%MatC_V_10_load = load i10 %MatC_V_10_addr" [real_matmul.cpp:89]   --->   Operation 117 'load' 'MatC_V_10_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 118 [1/2] (3.25ns)   --->   "%MatC_V_11_load = load i10 %MatC_V_11_addr" [real_matmul.cpp:89]   --->   Operation 118 'load' 'MatC_V_11_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 119 [1/2] (3.25ns)   --->   "%MatC_V_12_load = load i10 %MatC_V_12_addr" [real_matmul.cpp:89]   --->   Operation 119 'load' 'MatC_V_12_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 120 [1/2] (3.25ns)   --->   "%MatC_V_13_load = load i10 %MatC_V_13_addr" [real_matmul.cpp:89]   --->   Operation 120 'load' 'MatC_V_13_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 121 [1/2] (3.25ns)   --->   "%MatC_V_14_load = load i10 %MatC_V_14_addr" [real_matmul.cpp:89]   --->   Operation 121 'load' 'MatC_V_14_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 122 [1/2] (3.25ns)   --->   "%MatC_V_15_load = load i10 %MatC_V_15_addr" [real_matmul.cpp:89]   --->   Operation 122 'load' 'MatC_V_15_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 123 [1/2] (3.25ns)   --->   "%MatC_V_16_load = load i10 %MatC_V_16_addr" [real_matmul.cpp:89]   --->   Operation 123 'load' 'MatC_V_16_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 124 [1/2] (3.25ns)   --->   "%MatC_V_17_load = load i10 %MatC_V_17_addr" [real_matmul.cpp:89]   --->   Operation 124 'load' 'MatC_V_17_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 125 [1/2] (3.25ns)   --->   "%MatC_V_18_load = load i10 %MatC_V_18_addr" [real_matmul.cpp:89]   --->   Operation 125 'load' 'MatC_V_18_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 126 [1/2] (3.25ns)   --->   "%MatC_V_19_load = load i10 %MatC_V_19_addr" [real_matmul.cpp:89]   --->   Operation 126 'load' 'MatC_V_19_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 127 [1/1] (3.02ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.20i16.i7, i16 %MatC_V_load, i16 %MatC_V_1_load, i16 %MatC_V_2_load, i16 %MatC_V_3_load, i16 %MatC_V_4_load, i16 %MatC_V_5_load, i16 %MatC_V_6_load, i16 %MatC_V_7_load, i16 %MatC_V_8_load, i16 %MatC_V_9_load, i16 %MatC_V_10_load, i16 %MatC_V_11_load, i16 %MatC_V_12_load, i16 %MatC_V_13_load, i16 %MatC_V_14_load, i16 %MatC_V_15_load, i16 %MatC_V_16_load, i16 %MatC_V_17_load, i16 %MatC_V_18_load, i16 %MatC_V_19_load, i7 %urem_ln86" [real_matmul.cpp:89]   --->   Operation 127 'mux' 'tmp_1' <Predicate = (!icmp_ln86)> <Delay = 3.02> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.51>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mem"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i128 %mem, i64 %sext_ln86_cast" [real_matmul.cpp:86]   --->   Operation 129 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 130 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%phi_ln89_load = load i112 %phi_ln89" [real_matmul.cpp:86]   --->   Operation 131 'load' 'phi_ln89_load' <Predicate = (!icmp_ln86 & !icmp_ln88)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWS_MAT_C_COLS_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 133 'speclooptripcount' 'empty' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (1.46ns)   --->   "%select_ln86_1 = select i1 %icmp_ln88, i112 0, i112 %phi_ln89_load" [real_matmul.cpp:86]   --->   Operation 134 'select' 'select_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 1.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [real_matmul.cpp:88]   --->   Operation 136 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i112, i16 %tmp_1, i112 %select_ln86_1" [real_matmul.cpp:89]   --->   Operation 137 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i96 @_ssdm_op_PartSelect.i96.i112.i32.i32, i112 %select_ln86_1, i32 16, i32 111" [real_matmul.cpp:88]   --->   Operation 138 'partselect' 'tmp_8' <Predicate = (!icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i96, i16 %tmp_1, i96 %tmp_8" [real_matmul.cpp:88]   --->   Operation 139 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln86 & !icmp_ln89)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (1.46ns)   --->   "%select_ln89 = select i1 %icmp_ln89, i112 0, i112 %tmp_9" [real_matmul.cpp:89]   --->   Operation 140 'select' 'select_ln89' <Predicate = (!icmp_ln86)> <Delay = 1.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (1.58ns)   --->   "%store_ln88 = store i112 %select_ln89, i112 %phi_ln89" [real_matmul.cpp:88]   --->   Operation 141 'store' 'store_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc154" [real_matmul.cpp:88]   --->   Operation 142 'br' 'br_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 143 [1/1] (7.30ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %mem_addr, i128 %or_ln, i16 65535" [real_matmul.cpp:89]   --->   Operation 143 'write' 'write_ln89' <Predicate = (icmp_ln89)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc154.split._crit_edge" [real_matmul.cpp:89]   --->   Operation 144 'br' 'br_ln89' <Predicate = (icmp_ln89)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln86]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln89               (alloca           ) [ 01111111111110]
j                      (alloca           ) [ 01000000000000]
i                      (alloca           ) [ 01000000000000]
indvar_flatten152      (alloca           ) [ 01000000000000]
sext_ln86_read         (read             ) [ 00000000000000]
sext_ln86_cast         (sext             ) [ 01111111111110]
specinterface_ln0      (specinterface    ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
br_ln0                 (br               ) [ 00000000000000]
indvar_flatten152_load (load             ) [ 00000000000000]
icmp_ln86              (icmp             ) [ 01111111111110]
add_ln86_1             (add              ) [ 00000000000000]
br_ln86                (br               ) [ 00000000000000]
j_load                 (load             ) [ 00000000000000]
i_load                 (load             ) [ 00000000000000]
add_ln86               (add              ) [ 00000000000000]
icmp_ln88              (icmp             ) [ 01111111111110]
select_ln86            (select           ) [ 01111000000000]
select_ln86_2          (select           ) [ 01111111111100]
empty_38               (trunc            ) [ 00000000000000]
icmp_ln89              (icmp             ) [ 01111111111111]
br_ln89                (br               ) [ 00000000000000]
add_ln88               (add              ) [ 00000000000000]
store_ln88             (store            ) [ 00000000000000]
store_ln88             (store            ) [ 00000000000000]
store_ln88             (store            ) [ 00000000000000]
zext_ln86              (zext             ) [ 00000000000000]
mul_ln86               (mul              ) [ 00000000000000]
tmp                    (partselect       ) [ 00000000000000]
zext_ln88_mid2_v_cast  (zext             ) [ 01011000000000]
mul_ln89               (mul              ) [ 01000100000000]
zext_ln89              (zext             ) [ 01000100000000]
add_ln89               (add              ) [ 01000011111000]
zext_ln89_1            (zext             ) [ 00000000000000]
MatC_V_addr            (getelementptr    ) [ 01000000000100]
MatC_V_1_addr          (getelementptr    ) [ 01000000000100]
MatC_V_2_addr          (getelementptr    ) [ 01000000000100]
MatC_V_3_addr          (getelementptr    ) [ 01000000000100]
MatC_V_4_addr          (getelementptr    ) [ 01000000000100]
MatC_V_5_addr          (getelementptr    ) [ 01000000000100]
MatC_V_6_addr          (getelementptr    ) [ 01000000000100]
MatC_V_7_addr          (getelementptr    ) [ 01000000000100]
MatC_V_8_addr          (getelementptr    ) [ 01000000000100]
MatC_V_9_addr          (getelementptr    ) [ 01000000000100]
MatC_V_10_addr         (getelementptr    ) [ 01000000000100]
MatC_V_11_addr         (getelementptr    ) [ 01000000000100]
MatC_V_12_addr         (getelementptr    ) [ 01000000000100]
MatC_V_13_addr         (getelementptr    ) [ 01000000000100]
MatC_V_14_addr         (getelementptr    ) [ 01000000000100]
MatC_V_15_addr         (getelementptr    ) [ 01000000000100]
MatC_V_16_addr         (getelementptr    ) [ 01000000000100]
MatC_V_17_addr         (getelementptr    ) [ 01000000000100]
MatC_V_18_addr         (getelementptr    ) [ 01000000000100]
MatC_V_19_addr         (getelementptr    ) [ 01000000000100]
urem_ln86              (urem             ) [ 00000000000000]
MatC_V_load            (load             ) [ 00000000000000]
MatC_V_1_load          (load             ) [ 00000000000000]
MatC_V_2_load          (load             ) [ 00000000000000]
MatC_V_3_load          (load             ) [ 00000000000000]
MatC_V_4_load          (load             ) [ 00000000000000]
MatC_V_5_load          (load             ) [ 00000000000000]
MatC_V_6_load          (load             ) [ 00000000000000]
MatC_V_7_load          (load             ) [ 00000000000000]
MatC_V_8_load          (load             ) [ 00000000000000]
MatC_V_9_load          (load             ) [ 00000000000000]
MatC_V_10_load         (load             ) [ 00000000000000]
MatC_V_11_load         (load             ) [ 00000000000000]
MatC_V_12_load         (load             ) [ 00000000000000]
MatC_V_13_load         (load             ) [ 00000000000000]
MatC_V_14_load         (load             ) [ 00000000000000]
MatC_V_15_load         (load             ) [ 00000000000000]
MatC_V_16_load         (load             ) [ 00000000000000]
MatC_V_17_load         (load             ) [ 00000000000000]
MatC_V_18_load         (load             ) [ 00000000000000]
MatC_V_19_load         (load             ) [ 00000000000000]
tmp_1                  (mux              ) [ 01000000000010]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
mem_addr               (getelementptr    ) [ 01000000000001]
specpipeline_ln0       (specpipeline     ) [ 00000000000000]
phi_ln89_load          (load             ) [ 00000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000]
empty                  (speclooptripcount) [ 00000000000000]
select_ln86_1          (select           ) [ 00000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000]
specloopname_ln88      (specloopname     ) [ 00000000000000]
or_ln                  (bitconcatenate   ) [ 01000000000001]
tmp_8                  (partselect       ) [ 00000000000000]
tmp_9                  (bitconcatenate   ) [ 00000000000000]
select_ln89            (select           ) [ 00000000000000]
store_ln88             (store            ) [ 00000000000000]
br_ln88                (br               ) [ 00000000000000]
write_ln89             (write            ) [ 00000000000000]
br_ln89                (br               ) [ 00000000000000]
ret_ln0                (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln86">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatC_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatC_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MatC_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MatC_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MatC_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MatC_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="MatC_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MatC_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MatC_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MatC_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MatC_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MatC_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="MatC_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="MatC_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MatC_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="MatC_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="MatC_V_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="MatC_V_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="MatC_V_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="MatC_V_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.20i16.i7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_C_ROWS_MAT_C_COLS_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i112"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i112.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i112.i16.i96"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="phi_ln89_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln89/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten152_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten152/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sext_ln86_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="60" slack="0"/>
<pin id="146" dir="0" index="1" bw="60" slack="0"/>
<pin id="147" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln86_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln89_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="128" slack="1"/>
<pin id="153" dir="0" index="2" bw="128" slack="1"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln89/13 "/>
</bind>
</comp>

<comp id="158" class="1004" name="MatC_V_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_addr/10 "/>
</bind>
</comp>

<comp id="165" class="1004" name="MatC_V_1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="10" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_1_addr/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="MatC_V_2_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_2_addr/10 "/>
</bind>
</comp>

<comp id="179" class="1004" name="MatC_V_3_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_3_addr/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="MatC_V_4_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_4_addr/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="MatC_V_5_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="10" slack="0"/>
<pin id="197" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_5_addr/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="MatC_V_6_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="10" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_6_addr/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="MatC_V_7_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_7_addr/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="MatC_V_8_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_8_addr/10 "/>
</bind>
</comp>

<comp id="221" class="1004" name="MatC_V_9_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="10" slack="0"/>
<pin id="225" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_9_addr/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="MatC_V_10_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_10_addr/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="MatC_V_11_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="10" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_11_addr/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="MatC_V_12_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="10" slack="0"/>
<pin id="246" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_12_addr/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="MatC_V_13_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="10" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_13_addr/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="MatC_V_14_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_14_addr/10 "/>
</bind>
</comp>

<comp id="263" class="1004" name="MatC_V_15_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="10" slack="0"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_15_addr/10 "/>
</bind>
</comp>

<comp id="270" class="1004" name="MatC_V_16_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_16_addr/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="MatC_V_17_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="10" slack="0"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_17_addr/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="MatC_V_18_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="10" slack="0"/>
<pin id="288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_18_addr/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="MatC_V_19_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="10" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_V_19_addr/10 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_load/10 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_1_load/10 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_2_load/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_3_load/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_4_load/10 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_5_load/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_6_load/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_7_load/10 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_8_load/10 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_access_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_9_load/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_10_load/10 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_11_load/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_12_load/10 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_13_load/10 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_14_load/10 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_15_load/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_16_load/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_17_load/10 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_18_load/10 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_V_19_load/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln86_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="60" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86_cast/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln0_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="15" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln0_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="7" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln0_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln0_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="112" slack="0"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="indvar_flatten152_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="15" slack="0"/>
<pin id="444" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten152_load/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln86_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="15" slack="0"/>
<pin id="447" dir="0" index="1" bw="15" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln86_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="j_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="i_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln86_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln88_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln86_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="8" slack="0"/>
<pin id="479" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln86_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="0"/>
<pin id="486" dir="0" index="2" bw="7" slack="0"/>
<pin id="487" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_2/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="0" index="1" bw="6" slack="0"/>
<pin id="494" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln86/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="empty_38_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln89_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln88_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln88_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="15" slack="0"/>
<pin id="515" dir="0" index="1" bw="15" slack="0"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln88_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="7" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln88_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln86_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="1"/>
<pin id="530" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="mul_ln86_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="0" index="1" bw="9" slack="0"/>
<pin id="534" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln86/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="0"/>
<pin id="539" dir="0" index="1" bw="15" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="0" index="3" bw="5" slack="0"/>
<pin id="542" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln88_mid2_v_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_mid2_v_cast/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln89_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="3"/>
<pin id="553" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln89_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="5"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_1/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="0" index="1" bw="16" slack="0"/>
<pin id="580" dir="0" index="2" bw="16" slack="0"/>
<pin id="581" dir="0" index="3" bw="16" slack="0"/>
<pin id="582" dir="0" index="4" bw="16" slack="0"/>
<pin id="583" dir="0" index="5" bw="16" slack="0"/>
<pin id="584" dir="0" index="6" bw="16" slack="0"/>
<pin id="585" dir="0" index="7" bw="16" slack="0"/>
<pin id="586" dir="0" index="8" bw="16" slack="0"/>
<pin id="587" dir="0" index="9" bw="16" slack="0"/>
<pin id="588" dir="0" index="10" bw="16" slack="0"/>
<pin id="589" dir="0" index="11" bw="16" slack="0"/>
<pin id="590" dir="0" index="12" bw="16" slack="0"/>
<pin id="591" dir="0" index="13" bw="16" slack="0"/>
<pin id="592" dir="0" index="14" bw="16" slack="0"/>
<pin id="593" dir="0" index="15" bw="16" slack="0"/>
<pin id="594" dir="0" index="16" bw="16" slack="0"/>
<pin id="595" dir="0" index="17" bw="16" slack="0"/>
<pin id="596" dir="0" index="18" bw="16" slack="0"/>
<pin id="597" dir="0" index="19" bw="16" slack="0"/>
<pin id="598" dir="0" index="20" bw="16" slack="0"/>
<pin id="599" dir="0" index="21" bw="6" slack="0"/>
<pin id="600" dir="1" index="22" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="623" class="1004" name="mem_addr_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="128" slack="0"/>
<pin id="625" dir="0" index="1" bw="60" slack="11"/>
<pin id="626" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="phi_ln89_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="112" slack="11"/>
<pin id="630" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln89_load/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln86_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="11"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="0" index="2" bw="112" slack="0"/>
<pin id="635" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86_1/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="128" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="1"/>
<pin id="641" dir="0" index="2" bw="112" slack="0"/>
<pin id="642" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/12 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_8_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="96" slack="0"/>
<pin id="647" dir="0" index="1" bw="112" slack="0"/>
<pin id="648" dir="0" index="2" bw="6" slack="0"/>
<pin id="649" dir="0" index="3" bw="8" slack="0"/>
<pin id="650" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_9_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="112" slack="0"/>
<pin id="657" dir="0" index="1" bw="16" slack="1"/>
<pin id="658" dir="0" index="2" bw="96" slack="0"/>
<pin id="659" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="select_ln89_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="11"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="0" index="2" bw="112" slack="0"/>
<pin id="666" dir="1" index="3" bw="112" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/12 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln88_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="112" slack="0"/>
<pin id="671" dir="0" index="1" bw="112" slack="11"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/12 "/>
</bind>
</comp>

<comp id="674" class="1007" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="0" index="2" bw="8" slack="0"/>
<pin id="678" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln89/2 add_ln89/4 "/>
</bind>
</comp>

<comp id="682" class="1005" name="phi_ln89_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="112" slack="0"/>
<pin id="684" dir="1" index="1" bw="112" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln89 "/>
</bind>
</comp>

<comp id="689" class="1005" name="j_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="696" class="1005" name="i_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="0"/>
<pin id="698" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="703" class="1005" name="indvar_flatten152_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="15" slack="0"/>
<pin id="705" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten152 "/>
</bind>
</comp>

<comp id="710" class="1005" name="sext_ln86_cast_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="11"/>
<pin id="712" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="sext_ln86_cast "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln86_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="719" class="1005" name="icmp_ln88_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="11"/>
<pin id="721" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="724" class="1005" name="select_ln86_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="3"/>
<pin id="726" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="select_ln86 "/>
</bind>
</comp>

<comp id="729" class="1005" name="select_ln86_2_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="7" slack="1"/>
<pin id="731" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln86_2 "/>
</bind>
</comp>

<comp id="735" class="1005" name="icmp_ln89_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="11"/>
<pin id="737" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="740" class="1005" name="zext_ln88_mid2_v_cast_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="10" slack="1"/>
<pin id="742" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88_mid2_v_cast "/>
</bind>
</comp>

<comp id="745" class="1005" name="zext_ln89_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="1"/>
<pin id="747" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln89 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln89_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="10" slack="5"/>
<pin id="752" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="add_ln89 "/>
</bind>
</comp>

<comp id="755" class="1005" name="MatC_V_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="10" slack="1"/>
<pin id="757" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_addr "/>
</bind>
</comp>

<comp id="760" class="1005" name="MatC_V_1_addr_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="1"/>
<pin id="762" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_1_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="MatC_V_2_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="1"/>
<pin id="767" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_2_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="MatC_V_3_addr_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="10" slack="1"/>
<pin id="772" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_3_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="MatC_V_4_addr_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="1"/>
<pin id="777" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_4_addr "/>
</bind>
</comp>

<comp id="780" class="1005" name="MatC_V_5_addr_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="10" slack="1"/>
<pin id="782" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_5_addr "/>
</bind>
</comp>

<comp id="785" class="1005" name="MatC_V_6_addr_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="1"/>
<pin id="787" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_6_addr "/>
</bind>
</comp>

<comp id="790" class="1005" name="MatC_V_7_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="1"/>
<pin id="792" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_7_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="MatC_V_8_addr_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="1"/>
<pin id="797" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_8_addr "/>
</bind>
</comp>

<comp id="800" class="1005" name="MatC_V_9_addr_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="1"/>
<pin id="802" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_9_addr "/>
</bind>
</comp>

<comp id="805" class="1005" name="MatC_V_10_addr_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="1"/>
<pin id="807" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_10_addr "/>
</bind>
</comp>

<comp id="810" class="1005" name="MatC_V_11_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="10" slack="1"/>
<pin id="812" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_11_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="MatC_V_12_addr_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="1"/>
<pin id="817" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_12_addr "/>
</bind>
</comp>

<comp id="820" class="1005" name="MatC_V_13_addr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="1"/>
<pin id="822" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_13_addr "/>
</bind>
</comp>

<comp id="825" class="1005" name="MatC_V_14_addr_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="10" slack="1"/>
<pin id="827" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_14_addr "/>
</bind>
</comp>

<comp id="830" class="1005" name="MatC_V_15_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="1"/>
<pin id="832" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_15_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="MatC_V_16_addr_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="1"/>
<pin id="837" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_16_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="MatC_V_17_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="1"/>
<pin id="842" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_17_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="MatC_V_18_addr_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="10" slack="1"/>
<pin id="847" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_18_addr "/>
</bind>
</comp>

<comp id="850" class="1005" name="MatC_V_19_addr_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="10" slack="1"/>
<pin id="852" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="MatC_V_19_addr "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="mem_addr_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="128" slack="1"/>
<pin id="863" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="866" class="1005" name="or_ln_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="128" slack="1"/>
<pin id="868" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="46" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="124" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="126" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="96" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="96" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="96" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="96" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="96" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="96" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="96" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="96" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="96" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="96" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="96" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="96" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="96" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="96" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="96" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="34" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="96" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="96" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="96" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="96" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="96" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="158" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="165" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="172" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="179" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="186" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="193" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="200" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="207" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="214" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="221" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="228" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="235" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="242" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="249" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="256" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="263" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="270" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="277" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="284" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="291" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="144" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="66" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="68" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="72" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="442" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="74" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="76" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="457" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="78" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="68" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="457" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="488"><net_src comp="469" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="463" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="460" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="80" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="475" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="82" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="475" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="84" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="451" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="483" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="507" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="86" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="543"><net_src comp="88" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="90" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="92" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="550"><net_src comp="537" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="564"><net_src comp="554" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="565"><net_src comp="554" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="566"><net_src comp="554" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="567"><net_src comp="554" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="568"><net_src comp="554" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="569"><net_src comp="554" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="570"><net_src comp="554" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="571"><net_src comp="554" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="572"><net_src comp="554" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="573"><net_src comp="554" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="574"><net_src comp="554" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="575"><net_src comp="554" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="576"><net_src comp="554" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="601"><net_src comp="98" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="602"><net_src comp="298" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="603"><net_src comp="304" pin="3"/><net_sink comp="577" pin=2"/></net>

<net id="604"><net_src comp="310" pin="3"/><net_sink comp="577" pin=3"/></net>

<net id="605"><net_src comp="316" pin="3"/><net_sink comp="577" pin=4"/></net>

<net id="606"><net_src comp="322" pin="3"/><net_sink comp="577" pin=5"/></net>

<net id="607"><net_src comp="328" pin="3"/><net_sink comp="577" pin=6"/></net>

<net id="608"><net_src comp="334" pin="3"/><net_sink comp="577" pin=7"/></net>

<net id="609"><net_src comp="340" pin="3"/><net_sink comp="577" pin=8"/></net>

<net id="610"><net_src comp="346" pin="3"/><net_sink comp="577" pin=9"/></net>

<net id="611"><net_src comp="352" pin="3"/><net_sink comp="577" pin=10"/></net>

<net id="612"><net_src comp="358" pin="3"/><net_sink comp="577" pin=11"/></net>

<net id="613"><net_src comp="364" pin="3"/><net_sink comp="577" pin=12"/></net>

<net id="614"><net_src comp="370" pin="3"/><net_sink comp="577" pin=13"/></net>

<net id="615"><net_src comp="376" pin="3"/><net_sink comp="577" pin=14"/></net>

<net id="616"><net_src comp="382" pin="3"/><net_sink comp="577" pin=15"/></net>

<net id="617"><net_src comp="388" pin="3"/><net_sink comp="577" pin=16"/></net>

<net id="618"><net_src comp="394" pin="3"/><net_sink comp="577" pin=17"/></net>

<net id="619"><net_src comp="400" pin="3"/><net_sink comp="577" pin=18"/></net>

<net id="620"><net_src comp="406" pin="3"/><net_sink comp="577" pin=19"/></net>

<net id="621"><net_src comp="412" pin="3"/><net_sink comp="577" pin=20"/></net>

<net id="622"><net_src comp="491" pin="2"/><net_sink comp="577" pin=21"/></net>

<net id="627"><net_src comp="0" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="636"><net_src comp="70" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="116" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="631" pin="3"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="118" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="631" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="60" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="120" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="660"><net_src comp="122" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="645" pin="4"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="70" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="668"><net_src comp="655" pin="3"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="679"><net_src comp="547" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="94" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="551" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="128" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="688"><net_src comp="682" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="692"><net_src comp="132" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="694"><net_src comp="689" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="695"><net_src comp="689" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="699"><net_src comp="136" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="706"><net_src comp="140" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="713"><net_src comp="418" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="718"><net_src comp="445" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="469" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="727"><net_src comp="475" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="732"><net_src comp="483" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="738"><net_src comp="501" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="743"><net_src comp="547" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="748"><net_src comp="551" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="753"><net_src comp="674" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="758"><net_src comp="158" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="763"><net_src comp="165" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="768"><net_src comp="172" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="773"><net_src comp="179" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="778"><net_src comp="186" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="783"><net_src comp="193" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="788"><net_src comp="200" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="793"><net_src comp="207" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="798"><net_src comp="214" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="803"><net_src comp="221" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="808"><net_src comp="228" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="813"><net_src comp="235" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="818"><net_src comp="242" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="823"><net_src comp="249" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="828"><net_src comp="256" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="833"><net_src comp="263" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="838"><net_src comp="270" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="843"><net_src comp="277" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="848"><net_src comp="284" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="853"><net_src comp="291" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="858"><net_src comp="577" pin="22"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="864"><net_src comp="623" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="869"><net_src comp="638" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="150" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {13 }
 - Input state : 
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : sext_ln86 | {1 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_1 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_2 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_3 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_4 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_5 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_6 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_7 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_8 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_9 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_10 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_11 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_12 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_13 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_14 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_15 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_16 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_17 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_18 | {10 11 }
	Port: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS : MatC_V_19 | {10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten152_load : 1
		icmp_ln86 : 2
		add_ln86_1 : 2
		br_ln86 : 3
		j_load : 1
		i_load : 1
		add_ln86 : 2
		icmp_ln88 : 2
		select_ln86 : 3
		select_ln86_2 : 3
		urem_ln86 : 4
		empty_38 : 4
		icmp_ln89 : 5
		br_ln89 : 6
		add_ln88 : 4
		store_ln88 : 3
		store_ln88 : 4
		store_ln88 : 5
	State 2
		mul_ln86 : 1
		tmp : 2
		zext_ln88_mid2_v_cast : 3
		mul_ln89 : 4
	State 3
	State 4
		add_ln89 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		MatC_V_addr : 1
		MatC_V_1_addr : 1
		MatC_V_2_addr : 1
		MatC_V_3_addr : 1
		MatC_V_4_addr : 1
		MatC_V_5_addr : 1
		MatC_V_6_addr : 1
		MatC_V_7_addr : 1
		MatC_V_8_addr : 1
		MatC_V_9_addr : 1
		MatC_V_10_addr : 1
		MatC_V_11_addr : 1
		MatC_V_12_addr : 1
		MatC_V_13_addr : 1
		MatC_V_14_addr : 1
		MatC_V_15_addr : 1
		MatC_V_16_addr : 1
		MatC_V_17_addr : 1
		MatC_V_18_addr : 1
		MatC_V_19_addr : 1
		MatC_V_load : 2
		MatC_V_1_load : 2
		MatC_V_2_load : 2
		MatC_V_3_load : 2
		MatC_V_4_load : 2
		MatC_V_5_load : 2
		MatC_V_6_load : 2
		MatC_V_7_load : 2
		MatC_V_8_load : 2
		MatC_V_9_load : 2
		MatC_V_10_load : 2
		MatC_V_11_load : 2
		MatC_V_12_load : 2
		MatC_V_13_load : 2
		MatC_V_14_load : 2
		MatC_V_15_load : 2
		MatC_V_16_load : 2
		MatC_V_17_load : 2
		MatC_V_18_load : 2
		MatC_V_19_load : 2
	State 11
		tmp_1 : 1
	State 12
		select_ln86_1 : 1
		or_ln : 2
		tmp_8 : 2
		tmp_9 : 3
		select_ln89 : 4
		store_ln88 : 5
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_491          |    0    |   162   |   102   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln86_fu_475      |    0    |    0    |    8    |
|  select  |     select_ln86_2_fu_483     |    0    |    0    |    7    |
|          |     select_ln86_1_fu_631     |    0    |    0    |   112   |
|          |      select_ln89_fu_662      |    0    |    0    |   112   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_1_fu_577         |    0    |    0    |   100   |
|----------|------------------------------|---------|---------|---------|
|    mul   |        mul_ln86_fu_531       |    0    |    0    |    51   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln86_1_fu_451      |    0    |    0    |    20   |
|    add   |        add_ln86_fu_463       |    0    |    0    |    14   |
|          |        add_ln88_fu_507       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln86_fu_445       |    0    |    0    |    12   |
|   icmp   |       icmp_ln88_fu_469       |    0    |    0    |    11   |
|          |       icmp_ln89_fu_501       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_674          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |  sext_ln86_read_read_fu_144  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln89_write_fu_150   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |     sext_ln86_cast_fu_418    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |        empty_38_fu_497       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln86_fu_528       |    0    |    0    |    0    |
|   zext   | zext_ln88_mid2_v_cast_fu_547 |    0    |    0    |    0    |
|          |       zext_ln89_fu_551       |    0    |    0    |    0    |
|          |      zext_ln89_1_fu_554      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|          tmp_fu_537          |    0    |    0    |    0    |
|          |         tmp_8_fu_645         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         or_ln_fu_638         |    0    |    0    |    0    |
|          |         tmp_9_fu_655         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    1    |   162   |   572   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    MatC_V_10_addr_reg_805   |   10   |
|    MatC_V_11_addr_reg_810   |   10   |
|    MatC_V_12_addr_reg_815   |   10   |
|    MatC_V_13_addr_reg_820   |   10   |
|    MatC_V_14_addr_reg_825   |   10   |
|    MatC_V_15_addr_reg_830   |   10   |
|    MatC_V_16_addr_reg_835   |   10   |
|    MatC_V_17_addr_reg_840   |   10   |
|    MatC_V_18_addr_reg_845   |   10   |
|    MatC_V_19_addr_reg_850   |   10   |
|    MatC_V_1_addr_reg_760    |   10   |
|    MatC_V_2_addr_reg_765    |   10   |
|    MatC_V_3_addr_reg_770    |   10   |
|    MatC_V_4_addr_reg_775    |   10   |
|    MatC_V_5_addr_reg_780    |   10   |
|    MatC_V_6_addr_reg_785    |   10   |
|    MatC_V_7_addr_reg_790    |   10   |
|    MatC_V_8_addr_reg_795    |   10   |
|    MatC_V_9_addr_reg_800    |   10   |
|     MatC_V_addr_reg_755     |   10   |
|       add_ln89_reg_750      |   10   |
|          i_reg_696          |    7   |
|      icmp_ln86_reg_715      |    1   |
|      icmp_ln88_reg_719      |    1   |
|      icmp_ln89_reg_735      |    1   |
|  indvar_flatten152_reg_703  |   15   |
|          j_reg_689          |    8   |
|       mem_addr_reg_861      |   128  |
|        or_ln_reg_866        |   128  |
|       phi_ln89_reg_682      |   112  |
|    select_ln86_2_reg_729    |    7   |
|     select_ln86_reg_724     |    8   |
|    sext_ln86_cast_reg_710   |   64   |
|        tmp_1_reg_855        |   16   |
|zext_ln88_mid2_v_cast_reg_740|   10   |
|      zext_ln89_reg_745      |   10   |
+-----------------------------+--------+
|            Total            |   726  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_298 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_304 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_310 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_316 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_322 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_328 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_334 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_340 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_346 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_352 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_358 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_364 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_370 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_376 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_382 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_388 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_394 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_400 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_406 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_412 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_491    |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_674    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_674    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   436  ||  36.524 ||   207   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   162  |   572  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   36   |    -   |   207  |
|  Register |    -   |    -   |   726  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   36   |   888  |   779  |
+-----------+--------+--------+--------+--------+
