

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_56_2'
================================================================
* Date:           Mon Jan 26 23:24:10 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.223 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:56]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_4, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_5, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_6, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_7, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i"   --->   Operation 15 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln56 = store i7 0, i7 %j" [top.cpp:56]   --->   Operation 16 'store' 'store_ln56' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_3 = load i7 %j" [top.cpp:56]   --->   Operation 19 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.89ns)   --->   "%icmp_ln56 = icmp_eq  i7 %j_3, i7 64" [top.cpp:56]   --->   Operation 20 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.89ns)   --->   "%add_ln56 = add i7 %j_3, i7 1" [top.cpp:56]   --->   Operation 21 'add' 'add_ln56' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.body4.split, void %for.end.exitStub" [top.cpp:56]   --->   Operation 22 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i7 %j_3" [top.cpp:56]   --->   Operation 23 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_3, i32 3, i32 5" [top.cpp:56]   --->   Operation 24 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %i_read, i3 %lshr_ln1" [top.cpp:58]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i11 %tmp_s" [top.cpp:58]   --->   Operation 26 'zext' 'zext_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i24 %A_0, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 27 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 28 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 29 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 30 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 31 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 32 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 33 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 34 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.35ns)   --->   "%A_0_load = load i11 %A_0_addr" [top.cpp:58]   --->   Operation 35 'load' 'A_0_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%A_1_load = load i11 %A_1_addr" [top.cpp:58]   --->   Operation 36 'load' 'A_1_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%A_2_load = load i11 %A_2_addr" [top.cpp:58]   --->   Operation 37 'load' 'A_2_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%A_3_load = load i11 %A_3_addr" [top.cpp:58]   --->   Operation 38 'load' 'A_3_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%A_4_load = load i11 %A_4_addr" [top.cpp:58]   --->   Operation 39 'load' 'A_4_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%A_5_load = load i11 %A_5_addr" [top.cpp:58]   --->   Operation 40 'load' 'A_5_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 41 [2/2] (1.35ns)   --->   "%A_6_load = load i11 %A_6_addr" [top.cpp:58]   --->   Operation 41 'load' 'A_6_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 42 [2/2] (1.35ns)   --->   "%A_7_load = load i11 %A_7_addr" [top.cpp:58]   --->   Operation 42 'load' 'A_7_load' <Predicate = (!icmp_ln56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln56 = store i7 %add_ln56, i7 %j" [top.cpp:56]   --->   Operation 43 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.48>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_load3 = load i24 %empty"   --->   Operation 70 'load' 'p_load3' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load3"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:58]   --->   Operation 44 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [top.cpp:57]   --->   Operation 45 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:56]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [top.cpp:56]   --->   Operation 47 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i24 %p_load" [top.cpp:58]   --->   Operation 48 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_0_load = load i11 %A_0_addr" [top.cpp:58]   --->   Operation 49 'load' 'A_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 50 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_1_load = load i11 %A_1_addr" [top.cpp:58]   --->   Operation 50 'load' 'A_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 51 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_2_load = load i11 %A_2_addr" [top.cpp:58]   --->   Operation 51 'load' 'A_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_3_load = load i11 %A_3_addr" [top.cpp:58]   --->   Operation 52 'load' 'A_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_4_load = load i11 %A_4_addr" [top.cpp:58]   --->   Operation 53 'load' 'A_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_5_load = load i11 %A_5_addr" [top.cpp:58]   --->   Operation 54 'load' 'A_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_6_load = load i11 %A_6_addr" [top.cpp:58]   --->   Operation 55 'load' 'A_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 56 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_7_load = load i11 %A_7_addr" [top.cpp:58]   --->   Operation 56 'load' 'A_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 57 [1/1] (0.83ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %A_0_load, i3 1, i24 %A_1_load, i3 2, i24 %A_2_load, i3 3, i24 %A_3_load, i3 4, i24 %A_4_load, i3 5, i24 %A_5_load, i3 6, i24 %A_6_load, i3 7, i24 %A_7_load, i24 0, i3 %trunc_ln56" [top.cpp:58]   --->   Operation 57 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i24 %tmp_2" [top.cpp:58]   --->   Operation 58 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.10ns)   --->   "%add_ln58 = add i24 %tmp_2, i24 %p_load" [top.cpp:58]   --->   Operation 59 'add' 'add_ln58' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.10ns)   --->   "%add_ln58_1 = add i25 %sext_ln58_1, i25 %sext_ln58" [top.cpp:58]   --->   Operation 60 'add' 'add_ln58_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_1, i32 24" [top.cpp:58]   --->   Operation 61 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58, i32 23" [top.cpp:58]   --->   Operation 62 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58 = xor i1 %tmp, i1 1" [top.cpp:58]   --->   Operation 63 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%and_ln58 = and i1 %tmp_36, i1 %xor_ln58" [top.cpp:58]   --->   Operation 64 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58_1 = xor i1 %tmp, i1 %tmp_36" [top.cpp:58]   --->   Operation 65 'xor' 'xor_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%select_ln58 = select i1 %and_ln58, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 66 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %xor_ln58_1, i24 %select_ln58, i24 %add_ln58" [top.cpp:58]   --->   Operation 67 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln58 = store i24 %select_ln58_1, i24 %empty" [top.cpp:58]   --->   Operation 68 'store' 'store_ln58' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body4" [top.cpp:56]   --->   Operation 69 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln56', top.cpp:56) of constant 0 on local variable 'j', top.cpp:56 [22]  (0.489 ns)
	'load' operation 7 bit ('j', top.cpp:56) on local variable 'j', top.cpp:56 [26]  (0.000 ns)
	'add' operation 7 bit ('add_ln56', top.cpp:56) [28]  (0.897 ns)
	'store' operation 0 bit ('store_ln56', top.cpp:56) of variable 'add_ln56', top.cpp:56 on local variable 'j', top.cpp:56 [67]  (0.489 ns)

 <State 2>: 4.223ns
The critical path consists of the following:
	'load' operation 24 bit ('A_0_load', top.cpp:58) on array 'A_0' [48]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_2', top.cpp:58) [56]  (0.837 ns)
	'add' operation 24 bit ('add_ln58', top.cpp:58) [58]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_1', top.cpp:58) [66]  (0.435 ns)
	'store' operation 0 bit ('store_ln58', top.cpp:58) of variable 'select_ln58_1', top.cpp:58 on local variable 'empty' [68]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
