<h1 id="HW-SYMCommonLayerAssertions-History"><strong>History</strong></h1><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">Version</th><th class="confluenceTh">Date</th><th colspan="1" class="confluenceTh">Comments</th><th class="confluenceTh">Editor</th></tr><tr><td class="confluenceTd">0.1</td><td class="confluenceTd">1/15/2020</td><td colspan="1" class="confluenceTd">Accumulation of Common Layer Assertions</td><td class="confluenceTd">Eric Taylor</td></tr></tbody></table></div><h1 id="HW-SYMCommonLayerAssertions-Outline"><strong><span class="inline-comment-marker" data-ref="ebc9c44e-b369-4d56-930c-4e14c0ef058e">Outline</span></strong></h1><p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724635144 {padding: 0px;}
div.rbtoc1759724635144 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724635144 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724635144'>
<ul class='toc-indentation'>
<li><a href='#HW-SYMCommonLayerAssertions-History'>History</a></li>
<li><a href='#HW-SYMCommonLayerAssertions-Outline'>Outline</a></li>
<li><a href='#HW-SYMCommonLayerAssertions-Description'>Description</a></li>
<li><a href='#HW-SYMCommonLayerAssertions-ReferenceSpecification'>Reference Specification</a></li>
<li><a href='#HW-SYMCommonLayerAssertions-Assertions'>Assertions</a>
<ul class='toc-indentation'>
<li><a href='#HW-SYMCommonLayerAssertions-CommonQueue'>Common Queue</a></li>
<li><a href='#HW-SYMCommonLayerAssertions-Initiator'>Initiator</a></li>
<li><a href='#HW-SYMCommonLayerAssertions-Target'>Target</a></li>
</ul>
</li>
</ul>
</div></p><h1 id="HW-SYMCommonLayerAssertions-Description"><strong>Description</strong></h1><p>This document contains all of the Common Layer Assertions</p><h1 id="HW-SYMCommonLayerAssertions-ReferenceSpecification"><strong>Reference Specification</strong></h1><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166695/HW-SYM+Base+Packet+Parameters+Relationships" data-linked-resource-id="16166695" data-linked-resource-version="108" data-linked-resource-type="page">Base Packet Parameters &amp; Relationships<br /></a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169110/Symphony+Architecture+Spec" data-linked-resource-id="16169110" data-linked-resource-version="18" data-linked-resource-type="page">Symphony Architecture Spec</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156349/HW-SYM+Common+Transaction+Layer+Microarchitecture+Specification" data-linked-resource-id="16156349" data-linked-resource-version="327" data-linked-resource-type="page">HW-SYM Common Transaction Layer Microarchitecture Specification</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157432/HW-SYM+Common+Layer+Protocol" data-linked-resource-id="16157432" data-linked-resource-version="84" data-linked-resource-type="page">HW-SYM Common Layer Protocol</a></p><h1 id="HW-SYMCommonLayerAssertions-Assertions"><strong>Assertions</strong></h1><h2 id="HW-SYMCommonLayerAssertions-CommonQueue"><strong>Common Queue</strong></h2><p>The common queue will have an assert per in channel, queue channel, and out channel. The assert will only be instanced if there is more than 1 or said channel.</p><p><strong> ASSERT_COMMONQ_IN_\=in=\_HIT </strong></p><p><strong> ASSERT_COMMONQ_QUEUE_\=queue=\_HIT</strong></p><p><strong> ASSERT_COMMONQ_QUEUE_\=out=\_HIT</strong></p><h2 id="HW-SYMCommonLayerAssertions-Initiator"><strong>Initiator</strong></h2><p><strong>For each PAM Table Entry</strong></p><p>if((pamRW == undefined) | (pamRW.length == 0)) {<br/>var enReadAssert = true;<br/>var enWriteAssert = true; <br/>} else {<br/>var enReadAssert = pamRW[entry] == 0 | pamRW[entry] == 1;<br/>var enWriteAssert = pamRW[entry] == 0 | pamRW[entry] == 2; <br/>}</p><p><strong>ASSERT_PAM_ENTRY_\=i=\_HIT </strong></p><p><u>If Wrap Is Supported at Initiator</u></p><p>if (enReadAssert) {<br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_READ_WRAP</strong><br/>if (enWriteAssert) {<br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_WRITE_WRAP</strong><br/><br/>if (narrowSupported) {<br/>if (enReadAssert) { <br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_READ_WRAP_NARROW </strong><br/>if (enWriteAssert) {<br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_WRITE_WRAP_NARROW</strong><br/>}</p><p><u>If Fixed Is Supported at Initiator</u></p><p>if (enReadAssert) {<br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_READ_FIXED </strong><br/> if (enWriteAssert) {<br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_WRITE_FIXED</strong><br/> }<br/><br/>if (narrowSupported) {<br/>if (enReadAssert) { <br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_READ_FIXED_NARROW </strong><br/>if (enWriteAssert) {<br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_WRITE_FIXED_NARROW</strong><br/>}<br/><br/></p><p><u>If Increment Is Supported at Initiator</u></p><p>if (enReadAssert) <br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_READ_INCR</strong><br/>if (enWriteAssert) <br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_WRITE_INCR</strong><br/>}<br/><br/>if (narrowSupported) {<br/>if (enReadAssert) <br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_READ_INCR_NARROW </strong><br/>if (enWriteAssert) <br/><strong>ASSERT_PAM_ENTRY_\=entry=\_HIT_WRITE_INCR_NARROW</strong><br/>}</p><p><strong>}</strong></p><h2 id="HW-SYMCommonLayerAssertions-Target"><strong>Target</strong></h2><p><strong><br/></strong></p><div><p><u>If Fixed Is Supported at Target</u></p><div><br/> if (widthAdaptionSupported) {<br/>if (wData &gt; wDataMin) {<br/><strong>ASSERT_FIXED_FROM_NARROWER_INITIATOR_UNALIGNED</strong><br/><strong> ASSERT_FIXED_FROM_NARROWER_INITIATOR_ALIGNED_MOD</strong></div><div><strong>ASSERT_FIXED_FROM_NARROWER_INITIATOR_ALIGNED_NON_MOD</strong></div><p>}</p><p> if (wData &lt; wDataMax) {<br/><strong>ASSERT_FIXED_FROM_WIDER_INITIATOR_UNALIGNED</strong><br/><strong> ASSERT_FIXED_FROM_WIDER_INITIATOR_ALIGNED</strong></p><p><strong>ASSERT_FIXED_FROM_WIDER_INITIATOR_BSIZE_LT_WDATA</strong><br/><strong> ASSERT_FIXED_FROM_WIDER_INITIATOR_BSIZE_GT_WDATA</strong></p><p>}<br/>}</p><p><strong>ASSERT_FIXED_FROM_INITIATOR</strong></p><p><u>If Incriment Is Supported at Target</u></p><div><u><br/></u></div><div>if (widthAdaptionSupported) {<br/>if (wData &gt; wDataMin) {<br/><strong>ASSERT_INCR_FROM_NARROWER_INITIATOR_UNALIGNED</strong><br/><strong> ASSERT_INCR_FROM_NARROWER_INITIATOR_ALIGNED_MOD</strong></div><div><strong>ASSERT_INCR_FROM_NARROWER_INITIATOR_ALIGNED_NON_MOD</strong><br/>}</div><p>if (wData &lt; wDataMax) {<br/><strong>ASSERT_INCR_FROM_WIDER_INITIATOR_UNALIGNED</strong><br/><strong> ASSERT_INCR_FROM_WIDER_INITIATOR_ALIGNED</strong></p><p><strong>ASSERT_INCR_FROM_WIDER_INITIATOR_BSIZE_LT_WDATA</strong><br/><strong> ASSERT_INCR_FROM_WIDER_INITIATOR_BSIZE_GT_WDATA</strong></p><p>}</p><p>}</p><p><strong>ASSERT_INCR_FROM_INITIATOR</strong></p><p><br/></p><p><u>If Wrap Is Supported at Target</u></p><div>SB = Single Beat</div><div>MB = Multiple Beat</div><p>if (widthAdaptionSupported) {</p><div>if (wData &gt; wDataMin) {<br/><strong>ASSERT_WRAP_FROM_NARROWER_INITIATOR_UNALIGNED</strong><br/><strong> ASSERT_WRAP_FROM_NARROWER_INITIATOR_ALIGNED_MOD</strong></div><div><strong>ASSERT_WRAP_FROM_NARROWER_INITIATOR_ALIGNED_NON_MOD</strong><br/>}</div><p>if (wData &lt; wDataMax) {<br/><strong>ASSERT_WRAP_FROM_WIDER_INITIATOR_UNALIGNED_MB</strong><br/><strong> ASSERT_WRAP_FROM_WIDER_INITIATOR_ALIGNED_MB</strong></p><p><strong>ASSERT_WRAP_FROM_WIDER_INITIATOR_BSIZE_LT_WDATA_MB</strong><br/><strong> ASSERT_WRAP_FROM_WIDER_INITIATOR_BSIZE_GT_WDATA_MB</strong></p><p><strong> ASSERT_WRAP_FROM_WIDER_INITIATOR_UNALIGNED_SB</strong><br/><strong> ASSERT_WRAP_FROM_WIDER_INITIATOR_ALIGNED_SB</strong></p><p><strong>ASSERT_WRAP_FROM_WIDER_INITIATOR_BSIZE_LT_WDATA_SB</strong><br/><strong> ASSERT_WRAP_FROM_WIDER_INITIATOR_BSIZE_GT_WDATA_SB</strong></p><p>}</p><p>}</p><p><strong>ASSERT_WRAP_FROM_INITIATOR</strong><br/><br/></p><p><br/></p></div><div><strong><br/></strong></div>