Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 12 15:00:10 2024
| Host         : dries_laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                     Violations  
--------  ----------------  ----------------------------------------------  ----------  
TIMING-6  Critical Warning  No common primary clock between related clocks  1           
TIMING-7  Critical Warning  No common node between related clocks           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.941        0.000                      0                 2389        0.080        0.000                      0                 2389        2.000        0.000                       0                  1075  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             3.984        0.000                      0                 2113        0.080        0.000                      0                 2113        4.020        0.000                       0                   955  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        1.941        0.000                      0                  276        0.182        0.000                      0                  276        4.500        0.000                       0                   116  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  clk_fpga_0                           5.703        0.000                      0                   32        0.479        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_1                                 
(none)                         clkfbout_design_1_clk_wiz_0_1                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.700ns (32.005%)  route 3.612ns (67.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.986     7.608    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.118     7.726 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.616     8.342    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.480    12.659    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.407    12.327    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.700ns (32.005%)  route 3.612ns (67.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.986     7.608    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.118     7.726 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.616     8.342    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.480    12.659    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.407    12.327    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.700ns (32.005%)  route 3.612ns (67.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.986     7.608    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.118     7.726 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.616     8.342    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.480    12.659    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.407    12.327    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.700ns (32.005%)  route 3.612ns (67.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.986     7.608    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.118     7.726 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.616     8.342    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.480    12.659    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.407    12.327    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.700ns (32.005%)  route 3.612ns (67.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.986     7.608    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.118     7.726 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.616     8.342    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.480    12.659    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.407    12.327    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.700ns (32.005%)  route 3.612ns (67.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.986     7.608    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.118     7.726 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.616     8.342    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.480    12.659    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.407    12.327    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.700ns (32.005%)  route 3.612ns (67.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.986     7.608    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.118     7.726 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.616     8.342    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.480    12.659    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.407    12.327    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.700ns (32.005%)  route 3.612ns (67.995%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.986     7.608    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.118     7.726 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.616     8.342    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.480    12.659    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[7]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y94         FDRE (Setup_fdre_C_CE)      -0.407    12.327    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.701ns (31.859%)  route 3.638ns (68.141%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.990     7.612    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.119     7.731 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.638     8.370    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.479    12.658    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y95         FDRE (Setup_fdre_C_CE)      -0.377    12.356    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.701ns (31.859%)  route 3.638ns (68.141%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.479     5.844    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.124     5.968 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.530     6.499    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y100        LUT4 (Prop_lut4_I3_O)        0.124     6.623 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          0.990     7.612    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.119     7.731 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.638     8.370    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X36Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.479    12.658    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y95         FDRE (Setup_fdre_C_CE)      -0.377    12.356    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  3.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.085%)  route 0.250ns (63.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/Q
                         net (fo=28, routed)          0.250     1.303    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.085%)  route 0.250ns (63.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/Q
                         net (fo=28, routed)          0.250     1.303    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.226ns (42.424%)  route 0.307ns (57.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.557     0.893    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.307     1.327    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[29]
    SLICE_X39Y100        LUT5 (Prop_lut5_I1_O)        0.098     1.425 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.425    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X39Y100        FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.911     1.277    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.012%)  route 0.172ns (54.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.172     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.158     1.294    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.610%)  route 0.304ns (70.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.304     1.409    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.306    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.558     0.894    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1_reg[18]/Q
                         net (fo=1, routed)           0.056     1.091    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/slv_reg1[18]
    SLICE_X32Y96         LUT5 (Prop_lut5_I1_O)        0.045     1.136 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.136    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X32Y96         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.825     1.191    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y96         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.120     1.027    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.721%)  route 0.321ns (63.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.557     0.893    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.120     1.154    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[59]
    SLICE_X36Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.199 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.200     1.399    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.047     1.290    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.370%)  route 0.199ns (51.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.199     1.332    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X27Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.377 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.377    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y97         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.380%)  route 1.538ns (72.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.416 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/Q
                         net (fo=25, routed)          0.528     0.112    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[0]
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          1.010     1.246    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X38Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y98         FDRE (Setup_fdre_C_R)       -0.519     3.187    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[10]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.380%)  route 1.538ns (72.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.416 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/Q
                         net (fo=25, routed)          0.528     0.112    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[0]
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          1.010     1.246    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X38Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y98         FDRE (Setup_fdre_C_R)       -0.519     3.187    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[11]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.380%)  route 1.538ns (72.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.416 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/Q
                         net (fo=25, routed)          0.528     0.112    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[0]
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          1.010     1.246    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X38Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y98         FDRE (Setup_fdre_C_R)       -0.519     3.187    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[8]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.580ns (27.380%)  route 1.538ns (72.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.416 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/Q
                         net (fo=25, routed)          0.528     0.112    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[0]
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          1.010     1.246    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X38Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y98         FDRE (Setup_fdre_C_R)       -0.519     3.187    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.668ns (31.688%)  route 1.440ns (68.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y102        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.354 f  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.636     0.281    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.150     0.431 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.804     1.236    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters[0]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.388     3.318    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[4]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.668ns (31.688%)  route 1.440ns (68.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y102        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.354 f  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.636     0.281    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.150     0.431 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.804     1.236    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters[0]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.388     3.318    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[5]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.668ns (31.688%)  route 1.440ns (68.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y102        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.354 f  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.636     0.281    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.150     0.431 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.804     1.236    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters[0]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.388     3.318    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[6]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.668ns (31.688%)  route 1.440ns (68.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y102        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.354 f  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/Q
                         net (fo=8, routed)           0.636     0.281    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[1]
    SLICE_X42Y101        LUT5 (Prop_lut5_I4_O)        0.150     0.431 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters[0]_i_1/O
                         net (fo=16, routed)          0.804     1.236    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters[0]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y97         FDRE (Setup_fdre_C_CE)      -0.388     3.318    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.580ns (29.428%)  route 1.391ns (70.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.416 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/Q
                         net (fo=25, routed)          0.528     0.112    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[0]
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          0.863     1.099    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X38Y99         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y99         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y99         FDRE (Setup_fdre_C_R)       -0.519     3.187    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[12]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.580ns (29.428%)  route 1.391ns (70.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844    -0.872    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.416 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/Q
                         net (fo=25, routed)          0.528     0.112    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS[0]
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     0.236 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[16]_i_1/O
                         net (fo=33, routed)          0.863     1.099    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters
    SLICE_X38Y99         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y99         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.777    
                         clock uncertainty           -0.072     3.706    
    SLICE_X38Y99         FDRE (Setup_fdre_C_R)       -0.519     3.187    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                  2.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.136%)  route 0.134ns (47.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns = ( 4.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.556     4.325    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X40Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.146     4.471 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/Q
                         net (fo=3, routed)           0.134     4.605    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]
    SLICE_X41Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.253     4.338    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.085     4.423    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.423    
                         arrival time                           4.605    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_last_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.466%)  route 0.110ns (36.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 4.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.557     4.326    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y97         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_last_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.146     4.472 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_last_reg/Q
                         net (fo=38, routed)          0.110     4.582    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_last
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.045     4.627 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[10]_i_1/O
                         net (fo=1, routed)           0.000     4.627    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/p_1_in[10]
    SLICE_X45Y97         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.825     4.085    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X45Y97         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.253     4.339    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.098     4.437    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.437    
                         arrival time                           4.627    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.299ns  (logic 0.167ns (55.813%)  route 0.132ns (44.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 4.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.557     4.326    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.167     4.493 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]/Q
                         net (fo=3, routed)           0.132     4.625    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[9]
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.825     4.085    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.253     4.339    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.085     4.424    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.297ns  (logic 0.167ns (56.157%)  route 0.130ns (43.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns = ( 4.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.556     4.325    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y96         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.167     4.492 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[1]/Q
                         net (fo=3, routed)           0.130     4.622    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[1]
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.341    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.080     4.421    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.421    
                         arrival time                           4.622    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.644%)  route 0.126ns (46.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns = ( 4.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.556     4.325    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X40Y93         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.146     4.471 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[2]/Q
                         net (fo=3, routed)           0.126     4.597    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[2]
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.341    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.054     4.395    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.395    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.299ns  (logic 0.167ns (55.813%)  route 0.132ns (44.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 4.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.557     4.326    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.167     4.493 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]/Q
                         net (fo=3, routed)           0.132     4.625    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[7]
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.825     4.085    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.342    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.078     4.420    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.420    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.301ns  (logic 0.167ns (55.412%)  route 0.134ns (44.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns = ( 4.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.556     4.325    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y96         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.167     4.492 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[0]/Q
                         net (fo=4, routed)           0.134     4.626    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[0]
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.341    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.079     4.420    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.663%)  route 0.131ns (47.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns = ( 4.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.556     4.325    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X40Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.146     4.471 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/Q
                         net (fo=3, routed)           0.131     4.602    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]
    SLICE_X41Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.341    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.054     4.395    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.395    
                         arrival time                           4.602    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_synced_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.353ns  (logic 0.191ns (54.044%)  route 0.162ns (45.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 4.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.557     4.326    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_synced_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.146     4.472 f  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_synced_reg/Q
                         net (fo=39, routed)          0.162     4.634    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_synced
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.045     4.679 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count[11]_i_1/O
                         net (fo=1, routed)           0.000     4.679    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/p_1_in[11]
    SLICE_X45Y97         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.825     4.085    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X45Y97         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.274     4.360    
    SLICE_X45Y97         FDRE (Hold_fdre_C_D)         0.099     4.459    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.459    
                         arrival time                           4.679    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 fall@5.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.296ns  (logic 0.167ns (56.329%)  route 0.129ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.674ns = ( 4.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.557     4.326    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y99         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.167     4.493 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]/Q
                         net (fo=3, routed)           0.129     4.622    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeters_reg[13]
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.825     4.085    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.256     4.342    
    SLICE_X39Y98         FDRE (Hold_fdre_C_D)         0.054     4.396    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.622    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y102    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y95     design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y98     design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y98     design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y98     design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y102    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y102    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/NS_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y101    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y102    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y102    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/PS_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y95     design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.875ns  (logic 0.290ns (33.157%)  route 0.585ns (66.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.825     4.085    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.167     4.252 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/Q
                         net (fo=1, routed)           0.585     4.837    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[7]
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.123     4.960 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     4.960    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X36Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.556    10.892    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    10.892    
                         clock uncertainty           -0.263    10.628    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.035    10.663    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.809ns  (logic 0.290ns (35.866%)  route 0.519ns (64.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.825     4.085    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.167     4.252 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/Q
                         net (fo=1, routed)           0.519     4.771    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[9]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.123     4.894 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.894    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X40Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.557    10.893    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.263    10.629    
    SLICE_X40Y97         FDRE (Setup_fdre_C_D)        0.014    10.643    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.709ns  (logic 0.310ns (43.712%)  route 0.399ns (56.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.188     4.272 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[3]/Q
                         net (fo=1, routed)           0.399     4.672    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[3]
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.122     4.794 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.794    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X36Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.556    10.892    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    10.892    
                         clock uncertainty           -0.263    10.628    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.034    10.662    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                  5.869    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.686ns  (logic 0.290ns (42.265%)  route 0.396ns (57.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.167     4.251 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[9]/Q
                         net (fo=1, routed)           0.396     4.647    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[9]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.123     4.770 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.770    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X37Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.556    10.892    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    10.892    
                         clock uncertainty           -0.263    10.628    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.014    10.642    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.667ns  (logic 0.312ns (46.809%)  route 0.355ns (53.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.188     4.272 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]/Q
                         net (fo=1, routed)           0.355     4.627    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[4]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     4.751 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     4.751    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X37Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.556    10.892    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    10.892    
                         clock uncertainty           -0.263    10.628    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.014    10.642    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.686ns  (logic 0.290ns (42.298%)  route 0.396ns (57.702%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.167     4.251 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[8]/Q
                         net (fo=1, routed)           0.396     4.647    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[8]
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.123     4.770 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     4.770    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X36Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.556    10.892    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    10.892    
                         clock uncertainty           -0.263    10.628    
    SLICE_X36Y96         FDRE (Setup_fdre_C_D)        0.035    10.663    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.643ns  (logic 0.264ns (41.082%)  route 0.379ns (58.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.208     4.292 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/Q
                         net (fo=1, routed)           0.379     4.671    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[2]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.056     4.727 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     4.727    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X37Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.556    10.892    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    10.892    
                         clock uncertainty           -0.263    10.628    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.013    10.641    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         10.641    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.310ns (48.599%)  route 0.328ns (51.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.188     4.272 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/Q
                         net (fo=1, routed)           0.328     4.600    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[5]
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.122     4.722 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     4.722    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X37Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.556    10.892    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    10.892    
                         clock uncertainty           -0.263    10.628    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.014    10.642    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         10.642    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.630ns  (logic 0.238ns (37.792%)  route 0.392ns (62.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns = ( 10.892 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.182     4.266 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/Q
                         net (fo=1, routed)           0.392     4.658    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[2]
    SLICE_X37Y93         LUT6 (Prop_lut6_I3_O)        0.056     4.714 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     4.714    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X37Y93         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.556    10.892    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    10.892    
                         clock uncertainty           -0.263    10.628    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)        0.013    10.641    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         10.641    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.631ns  (logic 0.290ns (45.936%)  route 0.341ns (54.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.893ns = ( 10.893 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 4.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.824     4.084    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.167     4.251 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/Q
                         net (fo=1, routed)           0.341     4.593    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[15]
    SLICE_X37Y98         LUT6 (Prop_lut6_I3_O)        0.123     4.716 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     4.716    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X37Y98         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.557    10.893    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y98         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000    10.893    
                         clock uncertainty           -0.263    10.629    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.014    10.643    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         10.643    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  5.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.648ns  (logic 0.523ns (80.697%)  route 0.125ns (19.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.479     3.310    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.423     3.733 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[14]/Q
                         net (fo=1, routed)           0.125     3.858    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[14]
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.100     3.958 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     3.958    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X39Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.270     3.479    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.736ns  (logic 0.470ns (63.897%)  route 0.266ns (36.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.479     3.310    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.370     3.680 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/Q
                         net (fo=1, routed)           0.266     3.945    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[1]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.100     4.045 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     4.045    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X38Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.330     3.539    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.539    
                         arrival time                           4.045    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.833ns  (logic 0.523ns (62.772%)  route 0.310ns (37.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.479     3.310    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.423     3.733 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[0]/Q
                         net (fo=1, routed)           0.310     4.043    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[0]
    SLICE_X36Y94         LUT6 (Prop_lut6_I3_O)        0.100     4.143 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.143    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X36Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.331     3.540    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.540    
                         arrival time                           4.143    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.848ns  (logic 0.470ns (55.412%)  route 0.378ns (44.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.479     3.310    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.370     3.680 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[11]/Q
                         net (fo=1, routed)           0.378     4.058    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[11]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.100     4.158 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     4.158    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X37Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.270     3.479    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.879ns  (logic 0.470ns (53.487%)  route 0.409ns (46.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.370     3.681 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/Q
                         net (fo=1, routed)           0.409     4.090    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[10]
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.100     4.190 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     4.190    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X39Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.269     3.478    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.944ns  (logic 0.470ns (49.813%)  route 0.474ns (50.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.479     3.310    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.370     3.680 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[3]/Q
                         net (fo=1, routed)           0.474     4.153    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[3]
    SLICE_X36Y93         LUT6 (Prop_lut6_I3_O)        0.100     4.253 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.253    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X36Y93         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.330     3.539    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.539    
                         arrival time                           4.253    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.960ns  (logic 0.580ns (60.435%)  route 0.380ns (39.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.479     3.310    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.340     3.650 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[6]/Q
                         net (fo=1, routed)           0.380     4.030    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[6]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.240     4.270 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     4.270    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X38Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.331     3.540    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.540    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.906ns  (logic 0.523ns (57.726%)  route 0.383ns (42.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.479     3.310    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.423     3.733 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/Q
                         net (fo=1, routed)           0.383     4.116    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[1]
    SLICE_X35Y95         LUT6 (Prop_lut6_I3_O)        0.100     4.216 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     4.216    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X35Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.270     3.479    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.941ns  (logic 0.470ns (49.936%)  route 0.471ns (50.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.479     3.310    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y95         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.370     3.680 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/Q
                         net (fo=1, routed)           0.471     4.151    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[12]
    SLICE_X37Y96         LUT6 (Prop_lut6_I3_O)        0.100     4.251 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     4.251    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X37Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.270     3.479    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        0.960ns  (logic 0.470ns (48.969%)  route 0.490ns (51.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.370     3.681 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/centimeter_reg[13]/Q
                         net (fo=1, routed)           0.490     4.171    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/centimeter[13]
    SLICE_X40Y97         LUT6 (Prop_lut6_I3_O)        0.100     4.271 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     4.271    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X40Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.946    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y97         FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     2.946    
                         clock uncertainty            0.263     3.209    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.270     3.479    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.791    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.205ns  (logic 0.124ns (5.622%)  route 2.081ns (94.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.521     1.521    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y110        LUT1 (Prop_lut1_I0_O)        0.124     1.645 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.560     2.205    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y110        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         1.652     2.831    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y110        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.045ns (5.042%)  route 0.847ns (94.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.655     0.655    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y110        LUT1 (Prop_lut1_I0_O)        0.045     0.700 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.192     0.892    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y110        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=955, routed)         0.909     1.275    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y110        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.542ns  (logic 4.038ns (47.280%)  route 4.503ns (52.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.844     4.128    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.459     4.587 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           4.503     9.090    sonar_trig_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579    12.669 r  sonar_trig_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.669    sonar_trig_0
    Y18                                                               r  sonar_trig_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.961ns  (logic 4.083ns (51.289%)  route 3.878ns (48.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.651     3.935    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X43Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.459     4.394 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           3.878     8.271    sonar_trig_1_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.624    11.895 r  sonar_trig_1_OBUF_inst/O
                         net (fo=0)                   0.000    11.895    sonar_trig_1
    Y16                                                               r  sonar_trig_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.917ns  (logic 1.470ns (50.398%)  route 1.447ns (49.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.556     4.325    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X43Y96         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.146     4.471 r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           1.447     5.917    sonar_trig_1_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.324     7.241 r  sonar_trig_1_OBUF_inst/O
                         net (fo=0)                   0.000     7.241    sonar_trig_1
    Y16                                                               r  sonar_trig_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.121ns  (logic 1.426ns (45.686%)  route 1.695ns (54.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.639     4.408    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X43Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.146     4.554 r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           1.695     6.249    sonar_trig_0_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     7.529 r  sonar_trig_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.529    sonar_trig_0
    Y18                                                               r  sonar_trig_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sonar_echo_0
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.259ns  (logic 1.519ns (28.875%)  route 3.740ns (71.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 3.485 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  sonar_echo_0 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_0
    Y19                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  sonar_echo_0_IBUF_inst/O
                         net (fo=1, routed)           3.740     5.259    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X42Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.654     3.485    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sonar_echo_1
                            (input port)
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 1.567ns (31.318%)  route 3.436ns (68.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sonar_echo_1 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_1
    Y17                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  sonar_echo_1_IBUF_inst/O
                         net (fo=1, routed)           3.436     5.003    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X43Y98         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.480     3.311    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sonar_echo_1
                            (input port)
  Destination:            design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.909ns  (logic 0.334ns (17.486%)  route 1.575ns (82.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns = ( 4.085 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  sonar_echo_1 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_1
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  sonar_echo_1_IBUF_inst/O
                         net (fo=1, routed)           1.575     1.909    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X43Y98         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.825     4.085    design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X43Y98         FDRE                                         r  design_1_i/ultrasoon_1/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sonar_echo_0
                            (input port)
  Destination:            design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.006ns  (logic 0.286ns (14.253%)  route 1.720ns (85.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns = ( 4.171 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  sonar_echo_0 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_0
    Y19                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  sonar_echo_0_IBUF_inst/O
                         net (fo=1, routed)           1.720     2.006    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X42Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.911     4.171    design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/ultrasoon_0/U0/ultrasoon_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)





