Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Oct  6 17:28:09 2025
| Host         : DESKTOP-TACRBSE running 64-bit major release  (build 9200)
| Command      : report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
| Design       : CPU
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 152
+-----------+----------+-----------------------------------------------------------+--------+
| Rule      | Severity | Description                                               | Checks |
+-----------+----------+-----------------------------------------------------------+--------+
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints | 64     |
| TIMING-18 | Warning  | Missing input or output delay                             | 64     |
| TIMING-20 | Warning  | Non-clocked latch                                         | 23     |
| LATCH-1   | Advisory | Existing latches in the design                            | 1      |
+-----------+----------+-----------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#5 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#6 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#7 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#8 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#9 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#10 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#11 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#12 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#13 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#14 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#15 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#16 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_0_255_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#17 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#18 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#19 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#20 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#21 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#22 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#23 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#24 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#25 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#26 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#27 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#28 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#29 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#30 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#31 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#32 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_256_511_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#33 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#34 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#35 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#36 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#37 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#38 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#39 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#40 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#41 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#42 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#43 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#44 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#45 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#46 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#47 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#48 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_512_767_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#49 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#50 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#51 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#52 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#53 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#54 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#55 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#56 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#57 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#58 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#59 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#60 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#61 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#62 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#63 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#64 Warning
Mapped onto distributed RAM because of timing constraints  
The instance DM/mem_reg_768_1023_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[10] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[11] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[12] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[13] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[14] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[15] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[16] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[17] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[18] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[19] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[20] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[21] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[22] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[23] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[24] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[25] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[26] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[27] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[28] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[29] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[30] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[31] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[8] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on IMemDOut[9] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on IAddr[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on IAddr[10] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on IAddr[11] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on IAddr[12] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on IAddr[13] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on IAddr[14] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on IAddr[15] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on IAddr[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on IAddr[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on IAddr[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on IAddr[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on IAddr[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on IAddr[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on IAddr[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on IAddr[8] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on IAddr[9] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on TBROut[0] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on TBROut[10] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on TBROut[11] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on TBROut[12] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on TBROut[13] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on TBROut[14] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on TBROut[15] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on TBROut[1] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on TBROut[2] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on TBROut[3] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on TBROut[4] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on TBROut[5] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on TBROut[6] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on TBROut[7] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on TBROut[8] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on TBROut[9] relative to the rising and/or falling clock edge(s) of sys_clk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ALU/N_reg cannot be properly analyzed as its control pin ALU/N_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch ALU/O_reg cannot be properly analyzed as its control pin ALU/O_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch ALU/Z_reg cannot be properly analyzed as its control pin ALU/Z_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[0] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[10] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[11] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[12] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[13] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[14] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[15] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[1] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[2] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[3] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[4] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[5] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[6] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[7] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[8] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch CU/EXOverlayD_reg[9] cannot be properly analyzed as its control pin CU/EXOverlayD_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch CU/EXOverlayS_reg[0] cannot be properly analyzed as its control pin CU/EXOverlayS_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch CU/EXOverlayS_reg[1] cannot be properly analyzed as its control pin CU/EXOverlayS_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch CU/EXOverlayS_reg[2] cannot be properly analyzed as its control pin CU/EXOverlayS_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch CU/EXOverlayS_reg[3] cannot be properly analyzed as its control pin CU/EXOverlayS_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 23 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


