<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/RDFRegisters.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RDFRegisters.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RDFRegisters_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- RDFRegisters.h -------------------------------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>raw_ostream;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span>rdf {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1rdf.html#acbdccb4a7edddfa7563acc639f76c7ef">   29</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classuint32__t.html">RegisterId</a> = <a class="code" href="classuint32__t.html">uint32_t</a>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// Template class for a map translating uint32_t into arbitrary types.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// The map will act like an indexed set: upon insertion of a new object,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="comment">// it will automatically assign a new index to it. Index of 0 is treated</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="comment">// as invalid and is never allocated.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keywordtype">unsigned</span> N = 32&gt;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html">   36</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html">IndexedSet</a> {</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a3d9a103e8ef8f1d4fac156b23c178f85">   37</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a3d9a103e8ef8f1d4fac156b23c178f85">IndexedSet</a>() { Map.reserve(<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>); }</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a9ea0780e44bdf21e392dff8529e4681e">   39</a></span>&#160;    <a class="code" href="classT.html">T</a> <span class="keyword">get</span>(<a class="code" href="classuint32__t.html">uint32_t</a> Idx) <span class="keyword">const</span> {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;      <span class="comment">// Index Idx corresponds to Map[Idx-1].</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx != 0 &amp;&amp; !Map.empty() &amp;&amp; Idx-1 &lt; Map.size());</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;      <span class="keywordflow">return</span> Map[Idx-1];</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    }</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">   45</a></span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">insert</a>(<a class="code" href="classT.html">T</a> Val) {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;      <span class="comment">// Linear search.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;      <span class="keyword">auto</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(Map, Val);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> != Map.end())</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> - Map.begin() + 1;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;      Map.push_back(Val);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;      <span class="keywordflow">return</span> Map.size();  <span class="comment">// Return actual_index + 1.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    }</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">   54</a></span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">find</a>(<a class="code" href="classT.html">T</a> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      <span class="keyword">auto</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a>(Map, Val);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> != Map.end());</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> - Map.begin() + 1;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    }</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">   60</a></span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">size</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Map.size(); }</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">   62</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">const_iterator</a> = <span class="keyword">typename</span> std::vector&lt;T&gt;::const_iterator;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#af89b430edee3afdc10116570bdbe39cc">   64</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">const_iterator</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#af89b430edee3afdc10116570bdbe39cc">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Map.begin(); }</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1IndexedSet.html#a5705d8752fb5b038ae1409105a55d297">   65</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">const_iterator</a> <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#a5705d8752fb5b038ae1409105a55d297">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Map.end(); }</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    std::vector&lt;T&gt; Map;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  };</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html">   71</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> {</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">   72</a></span>&#160;    <a class="code" href="classuint32__t.html">RegisterId</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = 0;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">   73</a></span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = <a class="code" href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">LaneBitmask::getNone</a>();</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#afc164390af7d024fa9d8764f7119d77f">   76</a></span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#afc164390af7d024fa9d8764f7119d77f">RegisterRef</a>(<a class="code" href="classuint32__t.html">RegisterId</a> R, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> M = <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>())</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      : Reg(R), Mask(R != 0 ? M : <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>::getNone()) {}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#a0e4fdd33f955b38645b87a56b1143dbe">   79</a></span>&#160;    <span class="keyword">operator</span> <a class="code" href="classbool.html">bool</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keywordflow">return</span> Reg != 0 &amp;&amp; Mask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>();</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#aa060b373d5fbb9a028c215d4aa7cee40">   83</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">operator== </a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> &amp;RR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordflow">return</span> Reg == RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> &amp;&amp; Mask == RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#abbc35bd45a3ae6a12bb6d133061e97db">   87</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a2f883c895f4d244f4ed56ed8a8c160c1">operator!= </a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> &amp;RR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">operator==</a>(RR);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterRef.html#a3aa7bd37d5ca95ccd0c420037738b994">   91</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">operator&lt; </a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> &amp;RR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">return</span> Reg &lt; RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> || (Reg == RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a> &amp;&amp; Mask &lt; RR.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">Mask</a>);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  };</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">   97</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;tri,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">  101</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">isRegMaskId</a>(<a class="code" href="classuint32__t.html">RegisterId</a> R) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">Register::isStackSlot</a>(R);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">  105</a></span>&#160;    <a class="code" href="classuint32__t.html">RegisterId</a> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">getRegMaskId</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html#a61ceddff75dc8dd0f952041069d669bf">Register::index2StackSlot</a>(RegMasks.find(RM));</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">  109</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">getRegMaskBits</a>(<a class="code" href="classuint32__t.html">RegisterId</a> R)<span class="keyword"> const </span>{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <span class="keywordflow">return</span> RegMasks.get(<a class="code" href="classllvm_1_1Register.html#a3f2b0721d797d2f873d3e5590f4adbb1">Register::stackSlot2Index</a>(R));</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> normalize(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a9dad4dca6c149dcc5a2138f9c3ca50d6">  115</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a9dad4dca6c149dcc5a2138f9c3ca50d6">alias</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;      <span class="keywordflow">if</span> (!isRegMaskId(RA.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>))</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">return</span> !isRegMaskId(RB.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>) ? aliasRR(RA, RB) : aliasRM(RA, RB);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <span class="keywordflow">return</span> !isRegMaskId(RB.<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">Reg</a>) ? aliasRM(RB, RA) : aliasMM(RA, RB);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    std::set&lt;RegisterId&gt; getAliasSet(<a class="code" href="classuint32__t.html">RegisterId</a> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">  123</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">getRefForUnit</a>(<a class="code" href="classuint32__t.html">uint32_t</a> U)<span class="keyword"> const </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(UnitInfos[U].Reg, UnitInfos[U].Mask);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">  127</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">getMaskUnits</a>(<a class="code" href="classuint32__t.html">RegisterId</a> MaskId)<span class="keyword"> const </span>{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="keywordflow">return</span> MaskInfos[<a class="code" href="classllvm_1_1Register.html#a3f2b0721d797d2f873d3e5590f4adbb1">Register::stackSlot2Index</a>(MaskId)].Units;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> mapTo(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR, <span class="keywordtype">unsigned</span> R) <span class="keyword">const</span>;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">  132</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">getTRI</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>; }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keyword">struct </span>RegInfo {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    };</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keyword">struct </span>UnitInfo {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <a class="code" href="classuint32__t.html">RegisterId</a> Reg = 0;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    };</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keyword">struct </span>MaskInfo {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Units;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    };</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html">IndexedSet&lt;const uint32_t*&gt;</a> RegMasks;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    std::vector&lt;RegInfo&gt; RegInfos;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    std::vector&lt;UnitInfo&gt; UnitInfos;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    std::vector&lt;MaskInfo&gt; MaskInfos;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordtype">bool</span> aliasRR(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RB) <span class="keyword">const</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordtype">bool</span> aliasRM(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordtype">bool</span> aliasMM(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RM, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">RN</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  };</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html">  157</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> {</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">  158</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">RegisterAggr</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> &amp;pri)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        : Units(pri.getTRI().getNumRegUnits()), PRI(pri) {}</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG) = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a8550509e5a44adcccec5d4c23b1536ec">  162</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a8550509e5a44adcccec5d4c23b1536ec">empty</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Units.none(); }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordtype">bool</span> hasAliasOf(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordtype">bool</span> hasCoverOf(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#aebb69ff57b201dee748ce7fe7f22ff1b">  166</a></span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#aebb69ff57b201dee748ce7fe7f22ff1b">isCoverOf</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a>, <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RB,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> &amp;PRI) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a>(PRI).<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">insert</a>(RA).<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">hasCoverOf</a>(RB);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">insert</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">insert</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="LazyValueInfo_8cpp.html#ac20acbd89e45284bfb32ca506d20749d">intersect</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="LazyValueInfo_8cpp.html#ac20acbd89e45284bfb32ca506d20749d">intersect</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="Coroutines_8cpp.html#ac781ce96aa25ba7f6fd38f72de665450">clear</a>(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;<a class="code" href="Coroutines_8cpp.html#ac781ce96aa25ba7f6fd38f72de665450">clear</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> intersectWith(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> clearIn(<a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> RR) <span class="keyword">const</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> makeRegRef() <span class="keyword">const</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">print</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) <span class="keyword">const</span>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">  184</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> {</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">  185</a></span>&#160;      <span class="keyword">using</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">MapType</a> = std::map&lt;RegisterId, LaneBitmask&gt;;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keyword">private</span>:</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">MapType</a> Masks;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      MapType::iterator Pos;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> *Owner;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keyword">public</span>:</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html">RegisterAggr</a> &amp;RG, <span class="keywordtype">bool</span> End);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a0b6c32d8981735e71e393fe8039894c9">  196</a></span>&#160;      <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a0b6c32d8981735e71e393fe8039894c9">operator*</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterRef.html">RegisterRef</a>(Pos-&gt;first, Pos-&gt;second);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa9d8e2b851390e5cd08297c7d874b87">  200</a></span>&#160;      <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> &amp;<a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa9d8e2b851390e5cd08297c7d874b87">operator++</a>() {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        ++Pos;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        ++<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#ae15dfc5f4b2980835b6004c52c562823">  206</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#ae15dfc5f4b2980835b6004c52c562823">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Owner == I.Owner);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        (void)Owner;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordflow">return</span> Index == I.Index;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#abf938d1e39d18acfdbedacfa40bed8d6">  212</a></span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#abf938d1e39d18acfdbedacfa40bed8d6">operator!=</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    };</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#adb89ac68dc79bcd8b11036d562b08c0d">  217</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#adb89ac68dc79bcd8b11036d562b08c0d">rr_begin</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a>(*<span class="keyword">this</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    }</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1RegisterAggr.html#a1003b14cdf697f6f504f0e077fdfad7f">  220</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr.html#a1003b14cdf697f6f504f0e077fdfad7f">rr_end</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">rr_iterator</a>(*<span class="keyword">this</span>, <span class="keyword">true</span>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Units;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">PhysicalRegisterInfo</a> &amp;PRI;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  };</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="comment">// Optionally print the lane mask, if it is not ~0.</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">  230</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">PrintLaneMaskOpt</a> {</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a12b2f97b767eb1f01bf1bd6a517be84e">  231</a></span>&#160;    <a class="code" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a12b2f97b767eb1f01bf1bd6a517be84e">PrintLaneMaskOpt</a>(<a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> M) : Mask(M) {}</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">  232</a></span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">Mask</a>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  };</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1rdf.html#a60fa65d781febd6397384d28b9956870">operator&lt;&lt; </a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> <a class="code" href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">PrintLaneMaskOpt</a> &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;} <span class="comment">// end namespace rdf</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_HEXAGON_RDFREGISTERS_H</span></div><div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_html_a295d6a3ed95a4226eb64114db94b8dbf"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a295d6a3ed95a4226eb64114db94b8dbf">llvm::rdf::RegisterAggr::hasCoverOf</a></div><div class="ttdeci">bool hasCoverOf(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00253">RDFRegisters.cpp:253</a></div></div>
<div class="ttc" id="namespacellvm_1_1rdf_html_a60fa65d781febd6397384d28b9956870"><div class="ttname"><a href="namespacellvm_1_1rdf.html#a60fa65d781febd6397384d28b9956870">llvm::rdf::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const PrintLaneMaskOpt &amp;P)</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00051">RDFGraph.cpp:51</a></div></div>
<div class="ttc" id="LaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen. </div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PrintLaneMaskOpt_html_a12b2f97b767eb1f01bf1bd6a517be84e"><div class="ttname"><a href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a12b2f97b767eb1f01bf1bd6a517be84e">llvm::rdf::PrintLaneMaskOpt::PrintLaneMaskOpt</a></div><div class="ttdeci">PrintLaneMaskOpt(LaneBitmask M)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00231">RDFRegisters.h:231</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_html_a8550509e5a44adcccec5d4c23b1536ec"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a8550509e5a44adcccec5d4c23b1536ec">llvm::rdf::RegisterAggr::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00162">RDFRegisters.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a1b164a8c57e21c6b879b8bdcc55c5f28"><div class="ttname"><a href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">llvm::Register::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdoc">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00045">Register.h:45</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_abf938d1e39d18acfdbedacfa40bed8d6"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#abf938d1e39d18acfdbedacfa40bed8d6">llvm::rdf::RegisterAggr::rr_iterator::operator!=</a></div><div class="ttdeci">bool operator!=(const rr_iterator &amp;I) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00212">RDFRegisters.h:212</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterRef_html_afc164390af7d024fa9d8764f7119d77f"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#afc164390af7d024fa9d8764f7119d77f">llvm::rdf::RegisterRef::RegisterRef</a></div><div class="ttdeci">RegisterRef(RegisterId R, LaneBitmask M=LaneBitmask::getAll())</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00076">RDFRegisters.h:76</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_html_adb89ac68dc79bcd8b11036d562b08c0d"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#adb89ac68dc79bcd8b11036d562b08c0d">llvm::rdf::RegisterAggr::rr_begin</a></div><div class="ttdeci">rr_iterator rr_begin() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00217">RDFRegisters.h:217</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html">llvm::rdf::RegisterAggr::rr_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00184">RDFRegisters.h:184</a></div></div>
<div class="ttc" id="SIOptimizeExecMaskingPreRA_8cpp_html_a3e47bdb3e296b00df96eff7896fa57bf"><div class="ttname"><a href="SIOptimizeExecMaskingPreRA_8cpp.html#a3e47bdb3e296b00df96eff7896fa57bf">RA</a></div><div class="ttdeci">SI optimize exec mask operations pre RA</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00075">SIOptimizeExecMaskingPreRA.cpp:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00120">NVPTX.h:120</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a577327b94fb044287bf33bc64768028e"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a577327b94fb044287bf33bc64768028e">llvm::rdf::PhysicalRegisterInfo::getMaskUnits</a></div><div class="ttdeci">const BitVector &amp; getMaskUnits(RegisterId MaskId) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00127">RDFRegisters.h:127</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html">llvm::rdf::RegisterAggr</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00157">RDFRegisters.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a3714a639930eab71d7202da05ad82990"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">llvm::LaneBitmask::getAll</a></div><div class="ttdeci">static constexpr LaneBitmask getAll()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00083">LaneBitmask.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a9082b6aa4021114645045d9c5628eb26"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">llvm::LaneBitmask::getNone</a></div><div class="ttdeci">static constexpr LaneBitmask getNone()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00082">LaneBitmask.h:82</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterRef_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html">llvm::rdf::RegisterRef</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00071">RDFRegisters.h:71</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1IndexedSet_html_afe81a2f1e810ef95a07d61f7fc4decbc"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#afe81a2f1e810ef95a07d61f7fc4decbc">llvm::rdf::IndexedSet::find</a></div><div class="ttdeci">uint32_t find(T Val) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00054">RDFRegisters.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1IndexedSet_html_ac62ecd3cfdf2e296b9f1823059d320d2"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#ac62ecd3cfdf2e296b9f1823059d320d2">llvm::rdf::IndexedSet::size</a></div><div class="ttdeci">uint32_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00060">RDFRegisters.h:60</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1IndexedSet_html_a5705d8752fb5b038ae1409105a55d297"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a5705d8752fb5b038ae1409105a55d297">llvm::rdf::IndexedSet::end</a></div><div class="ttdeci">const_iterator end() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00065">RDFRegisters.h:65</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1IndexedSet_html_af88b83bb9522ef69494ba28a194a9abe"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#af88b83bb9522ef69494ba28a194a9abe">llvm::rdf::IndexedSet::insert</a></div><div class="ttdeci">uint32_t insert(T Val)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00045">RDFRegisters.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a61ceddff75dc8dd0f952041069d669bf"><div class="ttname"><a href="classllvm_1_1Register.html#a61ceddff75dc8dd0f952041069d669bf">llvm::Register::index2StackSlot</a></div><div class="ttdeci">static unsigned index2StackSlot(int FI)</div><div class="ttdoc">Convert a non-negative frame index to a stack slot register value. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00056">Register.h:56</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_afa98acc4f20468124471bdef1f9d14ec"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa98acc4f20468124471bdef1f9d14ec">llvm::rdf::RegisterAggr::rr_iterator::MapType</a></div><div class="ttdeci">std::map&lt; RegisterId, LaneBitmask &gt; MapType</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00185">RDFRegisters.h:185</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PrintLaneMaskOpt_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html">llvm::rdf::PrintLaneMaskOpt</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00230">RDFRegisters.h:230</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a1f682cb6e0b441ad7bfa945ff0fe9ca4"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a1f682cb6e0b441ad7bfa945ff0fe9ca4">llvm::rdf::PhysicalRegisterInfo::getTRI</a></div><div class="ttdeci">const TargetRegisterInfo &amp; getTRI() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00132">RDFRegisters.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a3f2b0721d797d2f873d3e5590f4adbb1"><div class="ttname"><a href="classllvm_1_1Register.html#a3f2b0721d797d2f873d3e5590f4adbb1">llvm::Register::stackSlot2Index</a></div><div class="ttdeci">static int stackSlot2Index(unsigned Reg)</div><div class="ttdoc">Compute the frame index from a register value representing a stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00050">Register.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_html_a1003b14cdf697f6f504f0e077fdfad7f"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a1003b14cdf697f6f504f0e077fdfad7f">llvm::rdf::RegisterAggr::rr_end</a></div><div class="ttdeci">rr_iterator rr_end() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00220">RDFRegisters.h:220</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterRef_html_a5ad5cb9affeee19ca5894e5d950ea869"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#a5ad5cb9affeee19ca5894e5d950ea869">llvm::rdf::RegisterRef::Mask</a></div><div class="ttdeci">LaneBitmask Mask</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00073">RDFRegisters.h:73</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PrintLaneMaskOpt_html_a3713e41b778fad63d3dd2e52edbc083d"><div class="ttname"><a href="structllvm_1_1rdf_1_1PrintLaneMaskOpt.html#a3713e41b778fad63d3dd2e52edbc083d">llvm::rdf::PrintLaneMaskOpt::Mask</a></div><div class="ttdeci">LaneBitmask Mask</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00232">RDFRegisters.h:232</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterRef_html_aff344ef4b411a5f449ef8839d98f1750"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterRef.html#aff344ef4b411a5f449ef8839d98f1750">llvm::rdf::RegisterRef::Reg</a></div><div class="ttdeci">RegisterId Reg</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00072">RDFRegisters.h:72</a></div></div>
<div class="ttc" id="ArchiveWriter_8cpp_html_aa9f638c7ae7fdd206a6c60e26bef9751"><div class="ttname"><a href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">print</a></div><div class="ttdeci">static void print(raw_ostream &amp;Out, object::Archive::Kind Kind, T Val)</div><div class="ttdef"><b>Definition:</b> <a href="ArchiveWriter_8cpp_source.html#l00145">ArchiveWriter.cpp:145</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fa3075a56e6cfcf4ac3328185fa11201b4">llvm::NVPTX::PTXCvtMode::RN</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00118">NVPTX.h:118</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PhysicalRegisterInfo_html_aff74ab74f8d91f36b55b0eba3ba18edc"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#aff74ab74f8d91f36b55b0eba3ba18edc">llvm::rdf::PhysicalRegisterInfo::getRefForUnit</a></div><div class="ttdeci">RegisterRef getRefForUnit(uint32_t U) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00123">RDFRegisters.h:123</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PhysicalRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html">llvm::rdf::PhysicalRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00097">RDFRegisters.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_html_a115df2d18201fc3979314d7080727d78"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a115df2d18201fc3979314d7080727d78">llvm::rdf::RegisterAggr::insert</a></div><div class="ttdeci">RegisterAggr &amp; insert(RegisterRef RR)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8cpp_source.html#l00268">RDFRegisters.cpp:268</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_html_a2f83d9bf6a4b4021b35a4a680a0ebbcf"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#a2f83d9bf6a4b4021b35a4a680a0ebbcf">llvm::rdf::RegisterAggr::RegisterAggr</a></div><div class="ttdeci">RegisterAggr(const PhysicalRegisterInfo &amp;pri)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00158">RDFRegisters.h:158</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1IndexedSet_html_a3d9a103e8ef8f1d4fac156b23c178f85"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a3d9a103e8ef8f1d4fac156b23c178f85">llvm::rdf::IndexedSet::IndexedSet</a></div><div class="ttdeci">IndexedSet()</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00037">RDFRegisters.h:37</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_a0b6c32d8981735e71e393fe8039894c9"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#a0b6c32d8981735e71e393fe8039894c9">llvm::rdf::RegisterAggr::rr_iterator::operator*</a></div><div class="ttdeci">RegisterRef operator*() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00196">RDFRegisters.h:196</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_afa9d8e2b851390e5cd08297c7d874b87"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#afa9d8e2b851390e5cd08297c7d874b87">llvm::rdf::RegisterAggr::rr_iterator::operator++</a></div><div class="ttdeci">rr_iterator &amp; operator++()</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00200">RDFRegisters.h:200</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator_html_ae15dfc5f4b2980835b6004c52c562823"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr_1_1rr__iterator.html#ae15dfc5f4b2980835b6004c52c562823">llvm::rdf::RegisterAggr::rr_iterator::operator==</a></div><div class="ttdeci">bool operator==(const rr_iterator &amp;I) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00206">RDFRegisters.h:206</a></div></div>
<div class="ttc" id="Coroutines_8cpp_html_ac781ce96aa25ba7f6fd38f72de665450"><div class="ttname"><a href="Coroutines_8cpp.html#ac781ce96aa25ba7f6fd38f72de665450">clear</a></div><div class="ttdeci">static void clear(coro::Shape &amp;Shape)</div><div class="ttdef"><b>Definition:</b> <a href="Coroutines_8cpp_source.html#l00226">Coroutines.cpp:226</a></div></div>
<div class="ttc" id="namespacellvm_html_a2f883c895f4d244f4ed56ed8a8c160c1"><div class="ttname"><a href="namespacellvm.html#a2f883c895f4d244f4ed56ed8a8c160c1">llvm::operator!=</a></div><div class="ttdeci">bool operator!=(uint64_t V1, const APInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l02026">APInt.h:2026</a></div></div>
<div class="ttc" id="LazyValueInfo_8cpp_html_ac20acbd89e45284bfb32ca506d20749d"><div class="ttname"><a href="LazyValueInfo_8cpp.html#ac20acbd89e45284bfb32ca506d20749d">intersect</a></div><div class="ttdeci">static ValueLatticeElement intersect(const ValueLatticeElement &amp;A, const ValueLatticeElement &amp;B)</div><div class="ttdoc">Combine two sets of facts about the same value into a single set of facts. </div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00095">LazyValueInfo.cpp:95</a></div></div>
<div class="ttc" id="classbool_html"><div class="ttname"><a href="classbool.html">bool</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a112859e582ad6783c922bac9f63d377c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a112859e582ad6783c922bac9f63d377c">llvm::rdf::PhysicalRegisterInfo::getRegMaskId</a></div><div class="ttdeci">RegisterId getRegMaskId(const uint32_t *RM) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00105">RDFRegisters.h:105</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a72988cca7ab2262ef68fdd0c5ae54940"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">llvm::LaneBitmask::any</a></div><div class="ttdeci">constexpr bool any() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00052">LaneBitmask.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1IndexedSet_html_a90b20d3cd9aff1120336aa2457156e36"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#a90b20d3cd9aff1120336aa2457156e36">llvm::rdf::IndexedSet&lt; const uint32_t *&gt;::const_iterator</a></div><div class="ttdeci">typename std::vector&lt; const uint32_t * &gt;::const_iterator const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00062">RDFRegisters.h:62</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1IndexedSet_html"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html">llvm::rdf::IndexedSet</a></div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00036">RDFRegisters.h:36</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a9dad4dca6c149dcc5a2138f9c3ca50d6"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a9dad4dca6c149dcc5a2138f9c3ca50d6">llvm::rdf::PhysicalRegisterInfo::alias</a></div><div class="ttdeci">bool alias(RegisterRef RA, RegisterRef RB) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00115">RDFRegisters.h:115</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PhysicalRegisterInfo_html_a68e30cc6f9e515acedd1fd29d9b20e6c"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#a68e30cc6f9e515acedd1fd29d9b20e6c">llvm::rdf::PhysicalRegisterInfo::isRegMaskId</a></div><div class="ttdeci">static bool isRegMaskId(RegisterId R)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00101">RDFRegisters.h:101</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1RegisterAggr_html_aebb69ff57b201dee748ce7fe7f22ff1b"><div class="ttname"><a href="structllvm_1_1rdf_1_1RegisterAggr.html#aebb69ff57b201dee748ce7fe7f22ff1b">llvm::rdf::RegisterAggr::isCoverOf</a></div><div class="ttdeci">static bool isCoverOf(RegisterRef RA, RegisterRef RB, const PhysicalRegisterInfo &amp;PRI)</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00166">RDFRegisters.h:166</a></div></div>
<div class="ttc" id="namespacellvm_html_a061b224a1a3c3486fd854e5009a858c9"><div class="ttname"><a href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">llvm::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(int64_t V1, const APSInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APSInt_8h_source.html#l00343">APSInt.h:343</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1PhysicalRegisterInfo_html_adf7c68fb38b6112efc02ca105b96585e"><div class="ttname"><a href="structllvm_1_1rdf_1_1PhysicalRegisterInfo.html#adf7c68fb38b6112efc02ca105b96585e">llvm::rdf::PhysicalRegisterInfo::getRegMaskBits</a></div><div class="ttdeci">const uint32_t * getRegMaskBits(RegisterId R) const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00109">RDFRegisters.h:109</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="namespacellvm_html_a162c90bc179a6359438d060722bee35f"><div class="ttname"><a href="namespacellvm.html#a162c90bc179a6359438d060722bee35f">llvm::operator==</a></div><div class="ttdeci">bool operator==(uint64_t V1, const APInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l02024">APInt.h:2024</a></div></div>
<div class="ttc" id="structllvm_1_1rdf_1_1IndexedSet_html_af89b430edee3afdc10116570bdbe39cc"><div class="ttname"><a href="structllvm_1_1rdf_1_1IndexedSet.html#af89b430edee3afdc10116570bdbe39cc">llvm::rdf::IndexedSet::begin</a></div><div class="ttdeci">const_iterator begin() const</div><div class="ttdef"><b>Definition:</b> <a href="RDFRegisters_8h_source.html#l00064">RDFRegisters.h:64</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:13 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
