	component system_arbiter_0 is
		port (
			clk                : in  std_logic                     := 'X';             -- clk
			reset              : in  std_logic                     := 'X';             -- reset
			avs_s0_address     : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- address
			avs_s0_read        : in  std_logic                     := 'X';             -- read
			avs_s0_readdata    : out std_logic_vector(31 downto 0);                    -- readdata
			avs_s0_write       : in  std_logic                     := 'X';             -- write
			avs_s0_writedata   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			avs_s0_waitrequest : out std_logic;                                        -- waitrequest
			hps_gp_o           : in  std_logic_vector(31 downto 0) := (others => 'X'); -- gp_out
			hps_gp_i           : out std_logic_vector(31 downto 0)                     -- gp_in
		);
	end component system_arbiter_0;

