Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sat Apr 16 22:24:12 2016
| Host         : pcphese57 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vc707_gbt_example_design_control_sets_placed.rpt
| Design       : vc707_gbt_example_design
| Device       : xc7vx485t
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   249 |
| Minimum Number of register sites lost to control set restrictions |   820 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1648 |          381 |
| No           | No                    | Yes                    |             532 |          201 |
| No           | Yes                   | No                     |             607 |          189 |
| Yes          | No                    | No                     |            1094 |          313 |
| Yes          | No                    | Yes                    |             587 |          167 |
| Yes          | Yes                   | No                     |             320 |           92 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                        Clock Signal                                                                       |                                                                                                Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int[0]_i_1__0_n_0                                                                                                                           | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                1 |              1 |
| ~gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | txILa/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                                                                                                                                 |                                                                                                                                                                                                             | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | txILa/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                            |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | txILa/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                            |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                               |                                                                                                                                                                                                       |                1 |              1 |
|  fabricClk_from_userClockIbufgds_BUFG                                                                                                                     |                                                                                                                                                                                                             | genRst/rst_from_orGate                                                                                                                                                                                |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].PROBE_OUT0_INST/data_int[0]_i_1__5_n_0                                                                                                                           | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int[0]_i_1_n_0                                                                                                                              | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/data_int[0]_i_1__4_n_0                                                                                                                           | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | rxIla/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                            |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | rxIla/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                            |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | rxIla/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                            |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/data_int[0]_i_1__1_n_0                                                                                                                           | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/data_int[0]_i_1__2_n_0                                                                                                                           | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].PROBE_OUT0_INST/data_int[0]_i_1__3_n_0                                                                                                                           | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/AR[0]                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  fabricClk_from_userClockIbufgds_BUFG                                                                                                                     |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int[1]_i_1_n_0                                                                                                                              | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                1 |              2 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                        |                1 |              2 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxLatOpt_gen[1].txResetDone_r_reg[1]                                                      |                1 |              2 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                        |                1 |              2 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/header_flag                                                                                             | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/p_3_out                                                                                               |                1 |              2 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                          |                                                                                                                                                                                                       |                1 |              3 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                2 |              3 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/data_int[2]_i_1_n_0                                                                                                                              | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                1 |              3 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/manualTxPhaseAlign/cdc[0].sync_TXPHINITDONE/stretch_r[2]_i_1_n_0                                                      |                1 |              3 |
|  gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1                                              |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/AR[0]                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              3 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/E[0]                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/AR[1]                                                                                                                                         |                1 |              3 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/E[1]                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/AR[1]                                                                                                                                         |                1 |              3 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxLatOpt_gen[1].rxResetDone_r_reg[1]                                                      |                1 |              3 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                            |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                            |                1 |              4 |
| ~gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/deserializerReset                                                                                |                2 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                            |                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/sync_data_valid/E[0]                                                                            | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0                                                        |                2 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | rxIla/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                         |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                            |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                            |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                         |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[3]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                            |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                            |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                            |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                       |                2 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                    |                                                                                                                                                                                                       |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                    |                2 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                            |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                            |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                            |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_IN_INST/Read_int                                                                                                                                                                             | vio/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                       |                1 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | txILa/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                         |                2 |              4 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/DECODER_INST/wr_control_reg                                                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                |                1 |              4 |
| ~gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RESET_MMCM_CTRL_reg                                                                                                                           |                1 |              5 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/consecCorrectHeaders[4]_i_1_n_0                                                                         | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/consecCorrectHeaders_reg[4][0]                                                                                                                |                2 |              5 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/p_5_out                                                                                               |                2 |              5 |
|  gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1                                              |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusLatOpt_gen.state_reg[0][0]                                                                                                              |                1 |              5 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | vio/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                              |                1 |              5 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                    |                                                                                                                                                                                                       |                1 |              5 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                          |                                                                                                                                                                                                       |                1 |              5 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                      |                2 |              6 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                   |                1 |              6 |
|  txPll/inst/clk_out1                                                                                                                                      | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/manualTxPhaseAlign/cdc[0].sync_TXPHALIGNDONE/E[0]                                                                           | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetFsm/FSM_onehot_tx_phalign_manual_state_reg[1]                                                 |                1 |              6 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                      |                5 |              6 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/FSM_sequential_state_reg[0][0]                                                                                                                |                4 |              6 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                   |                1 |              6 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/bitslips                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/FSM_sequential_state_reg[0][0]                                                                                                                |                3 |              6 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                   |                1 |              6 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/E[0]                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][0]                                                                                                               |                1 |              6 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/PHASE_ALIGNMENT_DONE_reg                                                                  |                1 |              6 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetFsm/FSM_onehot_tx_phalign_manual_state_reg[1]                                                 |                3 |              6 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                               |                1 |              6 |
|  gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1                                              | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/atOpt_gen.timer[6]_i_1_n_0                                                                                                  | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusLatOpt_gen.state_reg[0][0]                                                                                                              |                2 |              7 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | vio/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                              |                3 |              7 |
|  txPll/inst/clk_out1                                                                                                                                      | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/init_wait_count                                                                                 |                                                                                                                                                                                                       |                3 |              7 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                2 |              7 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                   |                3 |              7 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                   |                2 |              7 |
|  txPll/inst/clk_out1                                                                                                                                      | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetFsm/init_wait_count                                                                                 |                                                                                                                                                                                                       |                2 |              7 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                     | rxIla/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                 |                3 |              7 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                        | txILa/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                 |                2 |              7 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/consecCorrectHeaders_reg[4][0]                                                                                                                |                3 |              7 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                        | rxIla/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                 |                2 |              7 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                     | txILa/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                1 |              8 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                |                3 |              8 |
|  gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1                                              | gbtExmplDsgn_inst/dataCheckEn_gen.gbtBank_patCheck_gen[1].gbtBank_pattCheck/state_reg_n_0_[0]                                                                                                               | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/AR[1]                                                                                                                                         |                2 |              8 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0                                                        |                4 |              8 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                |                3 |              8 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                3 |              8 |
|  gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_en_clk |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                1 |              8 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                5 |              8 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[0][0]                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/E[0]                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][0]                                                                                                               |                2 |              9 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/E[1]                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][0]                                                                                                               |                3 |              9 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_1_n_0                                                                                                                                    |                3 |              9 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                      |                3 |              9 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                      |                2 |              9 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetFsm/mmcm_lock_count[9]_i_1_n_0                                                                      |                                                                                                                                                                                                       |                2 |             10 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                      | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                2 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | rxIla/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                              |                2 |             10 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/mmcm_lock_count[9]_i_1__0_n_0                                                                   |                                                                                                                                                                                                       |                3 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                      |                5 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | rxIla/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                        |                2 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | txILa/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                        |                2 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                       |                2 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                       |                3 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                      |                5 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | txILa/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                              |                2 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                       |                2 |             10 |
|  gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1                                              |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][1]                                                                                                               |                3 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                       |                4 |             10 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1_n_0                                                        |                7 |             11 |
|  txPll/inst/clk_out1                                                                                                                                      | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].timer[10]_i_1_n_0                                                                                          | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/SR[0]                                                                                     |                3 |             11 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                8 |             11 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbLatOpt40b_gen.reg2_reg[119][0]                                                                     | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/AR[1]                                                                                                                                         |                5 |             11 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             |                                                                                                                                                                                                       |                4 |             11 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/E[0]                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][2]                                                                                                               |                5 |             12 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                4 |             12 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                       | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                3 |             12 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/E[1]                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][2]                                                                                                               |                5 |             12 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/wait_bypass_count                                                                               | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/wait_bypass_count[0]_i_1__0_n_0                                                           |                4 |             13 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][2]                                                                                                               |               11 |             15 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxPhaseAlign_gen.rxBitSlipControl/timer                                                                    | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/FSM_sequential_state_reg[0][0]                                                                                                                |                6 |             15 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                       |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                       |                                                                                                                                                                                                       |                7 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                       |                7 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                       |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                       |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                       |                4 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                        |                                                                                                                                                                                                       |                4 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                              |                                                                                                                                                                                                       |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                       |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                       |                                                                                                                                                                                                       |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                       |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                        |                                                                                                                                                                                                       |                5 |             16 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][1]                                                                                                               |               12 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                       |               10 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                       |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                       |                4 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                       |                2 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                       |                4 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                       |                7 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                       |                                                                                                                                                                                                       |                6 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                       |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                       |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                       |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                       |                7 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                 | vio/inst/DECODER_INST/SR[0]                                                                                                                                                                           |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                       |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                             |                                                                                                                                                                                                       |                5 |             16 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15][0]    |                                                                                                                                                                                                       |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                       |                4 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                       |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                      |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                              |                                                                                                                                                                                                       |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                       |                9 |             16 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/E[1]                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][1]                                                                                                               |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                       |                4 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                      |                4 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |             16 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/E[0]                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][1]                                                                                                               |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                       |                5 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                       |                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0] |                                                                                                                                                                                                       |                3 |             16 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbLatOpt40b_gen.reg2_reg[119][0]                                                                     | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][0]                                                                                                               |                6 |             17 |
|  dbg_hub/inst/idrck                                                                                                                                       |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                3 |             17 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetFsm/wait_bypass_count                                                                               | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetFsm/clear                                                                                     |                5 |             17 |
|  txPll/inst/clk_out1                                                                                                                                      | vio/inst/DECODER_INST/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                       |                7 |             18 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                5 |             18 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  txPll/inst/clk_out1                                                                                                                                      | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetFsm/time_out_counter[0]_i_1_n_0                                                                     | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetFsm/reset_time_out                                                                            |                5 |             19 |
|  mgtRefClk_from_smaMgtRefClkIbufdsGtxe2                                                                                                                   |                                                                                                                                                                                                             | genRst/reset_from_genRst                                                                                                                                                                              |                5 |             19 |
|  txPll/inst/clk_out1                                                                                                                                      | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/sel                                                                                             | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/reset_time_out_reg_n_0                                                                    |                5 |             19 |
|  gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1                                              |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][2]                                                                                                               |                5 |             21 |
|  txPll/inst/clk_out1                                                                                                                                      | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/adapt_wait_hw.adapt_count[0]_i_1_n_0                                                            | gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxResetFsm/recclk_mon_count_reset                                                                    |                6 |             21 |
|  txPll/inst/clk_out1                                                                                                                                      | gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/scEcWordCounter[1]_i_1_n_0                                                                                                                                 | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/FSM_sequential_state_reg[0][0]                                                                                                                |                6 |             22 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                |                                                                                                                                                                                                       |                3 |             24 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                      |                                                                                                                                                                                                       |                3 |             24 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                5 |             25 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                4 |             25 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                5 |             25 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                5 |             25 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                5 |             25 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                6 |             25 |
|  mgtRefClk_from_smaMgtRefClkIbufdsGtxe2                                                                                                                   | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]                                                                                                                                         | genRst/reset_from_genRst                                                                                                                                                                              |                7 |             26 |
|  mgtRefClk_from_smaMgtRefClkIbufdsGtxe2                                                                                                                   | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]                                                                                                                                         | genRst/reset_from_genRst                                                                                                                                                                              |                7 |             26 |
|  mgtRefClk_from_smaMgtRefClkIbufdsGtxe2                                                                                                                   | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer[26]_i_1_n_0                                                                                                                           | genRst/reset_from_genRst                                                                                                                                                                              |                9 |             27 |
|  fabricClk_from_userClockIbufgds_BUFG                                                                                                                     | genRst/sel                                                                                                                                                                                                  | genRst/rst_from_orGate                                                                                                                                                                                |                7 |             28 |
|  txPll/inst/clk_out1                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             28 |
|  dbg_hub/inst/idrck                                                                                                                                       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                    | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             28 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShiftCnter[31]_i_1_n_0                                                                                   | gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/p_5_out                                                                                               |                6 |             32 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                       |               10 |             33 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                       |               10 |             33 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                        |               11 |             34 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                        |               11 |             34 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |               17 |             36 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | vio/inst/PROBE_IN_INST/read_done                                                                                                                                                                      |               10 |             36 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/FSM_sequential_state_reg[0][0]                                                                                                                |                8 |             42 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/TX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/address                                                                              | gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxLatOpt_gen.txGearboxLatOpt/gearboxSyncReset                                                               |               21 |             42 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbLatOpt40b_gen.reg2_reg[119][0]                                                                     | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][2]                                                                                                               |               14 |             45 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          | gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/writeAddressCtrl/gbLatOpt40b_gen.reg2_reg[119][0]                                                                     | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][1]                                                                                                               |               13 |             47 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                8 |             49 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |               10 |             49 |
|  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/RX_WORDCLK_O[1]                                                          |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbLatOpt40b_gen.reg2_reg[43][0]                                                                                                               |               28 |             64 |
|  gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1                                              |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/AR[1]                                                                                                                                         |               29 |             79 |
|  gbtExmplDsgn_inst/gbtBank_Clk_gen[1].gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1                                              | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/E[0]                                                                                                                                                |                                                                                                                                                                                                       |               29 |             84 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/to_gbtBank_gbtTx[1][reset]                                                                                                                    |               31 |             91 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                       |               27 |             99 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                       |               23 |             99 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | txILa/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                      |               29 |            105 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             | rxIla/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                                      |               31 |            105 |
|  txPll/inst/clk_out1                                                                                                                                      | rxIla/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |               16 |            105 |
|  txPll/inst/clk_out1                                                                                                                                      | txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |               16 |            105 |
|  txPll/inst/clk_out1                                                                                                                                      |                                                                                                                                                                                                             |                                                                                                                                                                                                       |              398 |           1857 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


