{"vcs1":{"timestamp_begin":1681676263.945736906, "rt":0.83, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681676264.806610555, "rt":0.94, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681676265.768697761, "rt":0.92, "ut":0.06, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681676263.649246730}
{"VCS_COMP_START_TIME": 1681676263.649246730}
{"VCS_COMP_END_TIME": 1681676267.466433762}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
