;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	CMP @197, 808
	JMN 7, #-20
	DJN 10, 20
	CMP @0, @3
	JMN 7, #-20
	SUB @197, 800
	JMN 7, #-20
	SUB @127, 106
	SUB @0, @3
	SUB @127, 106
	SUB @127, 106
	JMN 7, #-20
	SUB @127, 106
	SUB @197, 808
	ADD 10, 20
	SUB -207, <-120
	SUB @121, 106
	JMN <-127, 100
	SUB @121, 106
	SLT 20, @12
	SUB #72, @200
	SUB @0, @3
	MOV 0, -0
	JMN -207, @-120
	SUB 10, 20
	SUB 19, @80
	SUB @197, 808
	SUB 10, 20
	ADD 10, 20
	JMP -7, @-20
	MOV -1, <-20
	SUB @127, 106
	SLT 20, @12
	SPL 0, <-2
	SUB @121, 106
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	ADD 10, 40
	ADD 270, 60
	SUB @197, 808
	JMN 100, 206
	ADD 130, 9
	JMN 100, 206
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, @-20
	SUB @0, @3
