;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_DelSig_1
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

; Battery_interlock
Battery_interlock__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Battery_interlock__0__MASK EQU 0x80
Battery_interlock__0__PC EQU CYREG_PRT0_PC7
Battery_interlock__0__PORT EQU 0
Battery_interlock__0__SHIFT EQU 7
Battery_interlock__AG EQU CYREG_PRT0_AG
Battery_interlock__AMUX EQU CYREG_PRT0_AMUX
Battery_interlock__BIE EQU CYREG_PRT0_BIE
Battery_interlock__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Battery_interlock__BYP EQU CYREG_PRT0_BYP
Battery_interlock__CTL EQU CYREG_PRT0_CTL
Battery_interlock__DM0 EQU CYREG_PRT0_DM0
Battery_interlock__DM1 EQU CYREG_PRT0_DM1
Battery_interlock__DM2 EQU CYREG_PRT0_DM2
Battery_interlock__DR EQU CYREG_PRT0_DR
Battery_interlock__INP_DIS EQU CYREG_PRT0_INP_DIS
Battery_interlock__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Battery_interlock__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Battery_interlock__LCD_EN EQU CYREG_PRT0_LCD_EN
Battery_interlock__MASK EQU 0x80
Battery_interlock__PORT EQU 0
Battery_interlock__PRT EQU CYREG_PRT0_PRT
Battery_interlock__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Battery_interlock__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Battery_interlock__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Battery_interlock__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Battery_interlock__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Battery_interlock__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Battery_interlock__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Battery_interlock__PS EQU CYREG_PRT0_PS
Battery_interlock__SHIFT EQU 7
Battery_interlock__SLW EQU CYREG_PRT0_SLW

; Cam_Output
Cam_Output__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Cam_Output__0__MASK EQU 0x80
Cam_Output__0__PC EQU CYREG_PRT3_PC7
Cam_Output__0__PORT EQU 3
Cam_Output__0__SHIFT EQU 7
Cam_Output__AG EQU CYREG_PRT3_AG
Cam_Output__AMUX EQU CYREG_PRT3_AMUX
Cam_Output__BIE EQU CYREG_PRT3_BIE
Cam_Output__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Cam_Output__BYP EQU CYREG_PRT3_BYP
Cam_Output__CTL EQU CYREG_PRT3_CTL
Cam_Output__DM0 EQU CYREG_PRT3_DM0
Cam_Output__DM1 EQU CYREG_PRT3_DM1
Cam_Output__DM2 EQU CYREG_PRT3_DM2
Cam_Output__DR EQU CYREG_PRT3_DR
Cam_Output__INP_DIS EQU CYREG_PRT3_INP_DIS
Cam_Output__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Cam_Output__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Cam_Output__LCD_EN EQU CYREG_PRT3_LCD_EN
Cam_Output__MASK EQU 0x80
Cam_Output__PORT EQU 3
Cam_Output__PRT EQU CYREG_PRT3_PRT
Cam_Output__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Cam_Output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Cam_Output__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Cam_Output__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Cam_Output__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Cam_Output__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Cam_Output__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Cam_Output__PS EQU CYREG_PRT3_PS
Cam_Output__SHIFT EQU 7
Cam_Output__SLW EQU CYREG_PRT3_SLW

; Cam_signal_BuffAmp_ABuf
Cam_signal_BuffAmp_ABuf__CR EQU CYREG_OPAMP3_CR
Cam_signal_BuffAmp_ABuf__MX EQU CYREG_OPAMP3_MX
Cam_signal_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Cam_signal_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Cam_signal_BuffAmp_ABuf__PM_ACT_MSK EQU 0x08
Cam_signal_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Cam_signal_BuffAmp_ABuf__PM_STBY_MSK EQU 0x08
Cam_signal_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Cam_signal_BuffAmp_ABuf__SW EQU CYREG_OPAMP3_SW
Cam_signal_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Cam_signal_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP3_TR1

; Cam_signal_VDAC8
Cam_signal_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
Cam_signal_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
Cam_signal_VDAC8_viDAC8__D EQU CYREG_DAC1_D
Cam_signal_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Cam_signal_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
Cam_signal_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Cam_signal_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
Cam_signal_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
Cam_signal_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
Cam_signal_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
Cam_signal_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
Cam_signal_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
Cam_signal_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
Cam_signal_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
Cam_signal_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
Cam_signal_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
Cam_signal_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
Cam_signal_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
Cam_signal_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
Cam_signal_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
Cam_signal_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
Cam_signal_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST

; Cam_signal_Wave1_DMA
Cam_signal_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Cam_signal_Wave1_DMA__DRQ_NUMBER EQU 0
Cam_signal_Wave1_DMA__NUMBEROF_TDS EQU 0
Cam_signal_Wave1_DMA__PRIORITY EQU 2
Cam_signal_Wave1_DMA__TERMIN_EN EQU 0
Cam_signal_Wave1_DMA__TERMIN_SEL EQU 0
Cam_signal_Wave1_DMA__TERMOUT0_EN EQU 0
Cam_signal_Wave1_DMA__TERMOUT0_SEL EQU 0
Cam_signal_Wave1_DMA__TERMOUT1_EN EQU 0
Cam_signal_Wave1_DMA__TERMOUT1_SEL EQU 0

; Cam_signal_Wave2_DMA
Cam_signal_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Cam_signal_Wave2_DMA__DRQ_NUMBER EQU 1
Cam_signal_Wave2_DMA__NUMBEROF_TDS EQU 0
Cam_signal_Wave2_DMA__PRIORITY EQU 2
Cam_signal_Wave2_DMA__TERMIN_EN EQU 0
Cam_signal_Wave2_DMA__TERMIN_SEL EQU 0
Cam_signal_Wave2_DMA__TERMOUT0_EN EQU 0
Cam_signal_Wave2_DMA__TERMOUT0_SEL EQU 0
Cam_signal_Wave2_DMA__TERMOUT1_EN EQU 0
Cam_signal_Wave2_DMA__TERMOUT1_SEL EQU 0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x04
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x10
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x10

; Cold_Advance
Cold_Advance__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Cold_Advance__0__MASK EQU 0x40
Cold_Advance__0__PC EQU CYREG_PRT1_PC6
Cold_Advance__0__PORT EQU 1
Cold_Advance__0__SHIFT EQU 6
Cold_Advance__AG EQU CYREG_PRT1_AG
Cold_Advance__AMUX EQU CYREG_PRT1_AMUX
Cold_Advance__BIE EQU CYREG_PRT1_BIE
Cold_Advance__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Cold_Advance__BYP EQU CYREG_PRT1_BYP
Cold_Advance__CTL EQU CYREG_PRT1_CTL
Cold_Advance__DM0 EQU CYREG_PRT1_DM0
Cold_Advance__DM1 EQU CYREG_PRT1_DM1
Cold_Advance__DM2 EQU CYREG_PRT1_DM2
Cold_Advance__DR EQU CYREG_PRT1_DR
Cold_Advance__INP_DIS EQU CYREG_PRT1_INP_DIS
Cold_Advance__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Cold_Advance__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Cold_Advance__LCD_EN EQU CYREG_PRT1_LCD_EN
Cold_Advance__MASK EQU 0x40
Cold_Advance__PORT EQU 1
Cold_Advance__PRT EQU CYREG_PRT1_PRT
Cold_Advance__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Cold_Advance__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Cold_Advance__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Cold_Advance__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Cold_Advance__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Cold_Advance__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Cold_Advance__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Cold_Advance__PS EQU CYREG_PRT1_PS
Cold_Advance__SHIFT EQU 6
Cold_Advance__SLW EQU CYREG_PRT1_SLW

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB11_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB11_MSK

; Control_Reg_2
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; Crank_Input_Diesel
Crank_Input_Diesel__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Crank_Input_Diesel__0__MASK EQU 0x02
Crank_Input_Diesel__0__PC EQU CYREG_PRT0_PC1
Crank_Input_Diesel__0__PORT EQU 0
Crank_Input_Diesel__0__SHIFT EQU 1
Crank_Input_Diesel__AG EQU CYREG_PRT0_AG
Crank_Input_Diesel__AMUX EQU CYREG_PRT0_AMUX
Crank_Input_Diesel__BIE EQU CYREG_PRT0_BIE
Crank_Input_Diesel__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Crank_Input_Diesel__BYP EQU CYREG_PRT0_BYP
Crank_Input_Diesel__CTL EQU CYREG_PRT0_CTL
Crank_Input_Diesel__DM0 EQU CYREG_PRT0_DM0
Crank_Input_Diesel__DM1 EQU CYREG_PRT0_DM1
Crank_Input_Diesel__DM2 EQU CYREG_PRT0_DM2
Crank_Input_Diesel__DR EQU CYREG_PRT0_DR
Crank_Input_Diesel__INP_DIS EQU CYREG_PRT0_INP_DIS
Crank_Input_Diesel__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Crank_Input_Diesel__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Crank_Input_Diesel__LCD_EN EQU CYREG_PRT0_LCD_EN
Crank_Input_Diesel__MASK EQU 0x02
Crank_Input_Diesel__PORT EQU 0
Crank_Input_Diesel__PRT EQU CYREG_PRT0_PRT
Crank_Input_Diesel__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Crank_Input_Diesel__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Crank_Input_Diesel__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Crank_Input_Diesel__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Crank_Input_Diesel__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Crank_Input_Diesel__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Crank_Input_Diesel__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Crank_Input_Diesel__PS EQU CYREG_PRT0_PS
Crank_Input_Diesel__SHIFT EQU 1
Crank_Input_Diesel__SLW EQU CYREG_PRT0_SLW

; Crank_Output_ecm
Crank_Output_ecm__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Crank_Output_ecm__0__MASK EQU 0x01
Crank_Output_ecm__0__PC EQU CYREG_PRT0_PC0
Crank_Output_ecm__0__PORT EQU 0
Crank_Output_ecm__0__SHIFT EQU 0
Crank_Output_ecm__AG EQU CYREG_PRT0_AG
Crank_Output_ecm__AMUX EQU CYREG_PRT0_AMUX
Crank_Output_ecm__BIE EQU CYREG_PRT0_BIE
Crank_Output_ecm__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Crank_Output_ecm__BYP EQU CYREG_PRT0_BYP
Crank_Output_ecm__CTL EQU CYREG_PRT0_CTL
Crank_Output_ecm__DM0 EQU CYREG_PRT0_DM0
Crank_Output_ecm__DM1 EQU CYREG_PRT0_DM1
Crank_Output_ecm__DM2 EQU CYREG_PRT0_DM2
Crank_Output_ecm__DR EQU CYREG_PRT0_DR
Crank_Output_ecm__INP_DIS EQU CYREG_PRT0_INP_DIS
Crank_Output_ecm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Crank_Output_ecm__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Crank_Output_ecm__LCD_EN EQU CYREG_PRT0_LCD_EN
Crank_Output_ecm__MASK EQU 0x01
Crank_Output_ecm__PORT EQU 0
Crank_Output_ecm__PRT EQU CYREG_PRT0_PRT
Crank_Output_ecm__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Crank_Output_ecm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Crank_Output_ecm__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Crank_Output_ecm__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Crank_Output_ecm__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Crank_Output_ecm__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Crank_Output_ecm__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Crank_Output_ecm__PS EQU CYREG_PRT0_PS
Crank_Output_ecm__SHIFT EQU 0
Crank_Output_ecm__SLW EQU CYREG_PRT0_SLW

; Crank_Signal_BuffAmp_ABuf
Crank_Signal_BuffAmp_ABuf__CR EQU CYREG_OPAMP2_CR
Crank_Signal_BuffAmp_ABuf__MX EQU CYREG_OPAMP2_MX
Crank_Signal_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Crank_Signal_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Crank_Signal_BuffAmp_ABuf__PM_ACT_MSK EQU 0x04
Crank_Signal_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Crank_Signal_BuffAmp_ABuf__PM_STBY_MSK EQU 0x04
Crank_Signal_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
Crank_Signal_BuffAmp_ABuf__SW EQU CYREG_OPAMP2_SW
Crank_Signal_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
Crank_Signal_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP2_TR1

; Crank_Signal_VDAC8
Crank_Signal_VDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
Crank_Signal_VDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
Crank_Signal_VDAC8_viDAC8__D EQU CYREG_DAC0_D
Crank_Signal_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Crank_Signal_VDAC8_viDAC8__PM_ACT_MSK EQU 0x01
Crank_Signal_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Crank_Signal_VDAC8_viDAC8__PM_STBY_MSK EQU 0x01
Crank_Signal_VDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
Crank_Signal_VDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
Crank_Signal_VDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
Crank_Signal_VDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
Crank_Signal_VDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
Crank_Signal_VDAC8_viDAC8__TR EQU CYREG_DAC0_TR
Crank_Signal_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
Crank_Signal_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
Crank_Signal_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
Crank_Signal_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
Crank_Signal_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
Crank_Signal_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
Crank_Signal_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
Crank_Signal_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
Crank_Signal_VDAC8_viDAC8__TST EQU CYREG_DAC0_TST

; Crank_Signal_Wave1_DMA
Crank_Signal_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Crank_Signal_Wave1_DMA__DRQ_NUMBER EQU 2
Crank_Signal_Wave1_DMA__NUMBEROF_TDS EQU 0
Crank_Signal_Wave1_DMA__PRIORITY EQU 2
Crank_Signal_Wave1_DMA__TERMIN_EN EQU 0
Crank_Signal_Wave1_DMA__TERMIN_SEL EQU 0
Crank_Signal_Wave1_DMA__TERMOUT0_EN EQU 0
Crank_Signal_Wave1_DMA__TERMOUT0_SEL EQU 0
Crank_Signal_Wave1_DMA__TERMOUT1_EN EQU 0
Crank_Signal_Wave1_DMA__TERMOUT1_SEL EQU 0

; Crank_Signal_Wave2_DMA
Crank_Signal_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Crank_Signal_Wave2_DMA__DRQ_NUMBER EQU 3
Crank_Signal_Wave2_DMA__NUMBEROF_TDS EQU 0
Crank_Signal_Wave2_DMA__PRIORITY EQU 2
Crank_Signal_Wave2_DMA__TERMIN_EN EQU 0
Crank_Signal_Wave2_DMA__TERMIN_SEL EQU 0
Crank_Signal_Wave2_DMA__TERMOUT0_EN EQU 0
Crank_Signal_Wave2_DMA__TERMOUT0_SEL EQU 0
Crank_Signal_Wave2_DMA__TERMOUT1_EN EQU 0
Crank_Signal_Wave2_DMA__TERMOUT1_SEL EQU 0

; Fan_1
Fan_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Fan_1__0__MASK EQU 0x08
Fan_1__0__PC EQU CYREG_PRT0_PC3
Fan_1__0__PORT EQU 0
Fan_1__0__SHIFT EQU 3
Fan_1__AG EQU CYREG_PRT0_AG
Fan_1__AMUX EQU CYREG_PRT0_AMUX
Fan_1__BIE EQU CYREG_PRT0_BIE
Fan_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Fan_1__BYP EQU CYREG_PRT0_BYP
Fan_1__CTL EQU CYREG_PRT0_CTL
Fan_1__DM0 EQU CYREG_PRT0_DM0
Fan_1__DM1 EQU CYREG_PRT0_DM1
Fan_1__DM2 EQU CYREG_PRT0_DM2
Fan_1__DR EQU CYREG_PRT0_DR
Fan_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Fan_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Fan_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Fan_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Fan_1__MASK EQU 0x08
Fan_1__PORT EQU 0
Fan_1__PRT EQU CYREG_PRT0_PRT
Fan_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Fan_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Fan_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Fan_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Fan_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Fan_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Fan_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Fan_1__PS EQU CYREG_PRT0_PS
Fan_1__SHIFT EQU 3
Fan_1__SLW EQU CYREG_PRT0_SLW

; GlitchFilter_1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B0_UDB02_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B0_UDB02_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B0_UDB02_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B0_UDB02_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B0_UDB02_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B0_UDB02_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; Glow_Plug_pin
Glow_Plug_pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Glow_Plug_pin__0__MASK EQU 0x01
Glow_Plug_pin__0__PC EQU CYREG_PRT2_PC0
Glow_Plug_pin__0__PORT EQU 2
Glow_Plug_pin__0__SHIFT EQU 0
Glow_Plug_pin__AG EQU CYREG_PRT2_AG
Glow_Plug_pin__AMUX EQU CYREG_PRT2_AMUX
Glow_Plug_pin__BIE EQU CYREG_PRT2_BIE
Glow_Plug_pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Glow_Plug_pin__BYP EQU CYREG_PRT2_BYP
Glow_Plug_pin__CTL EQU CYREG_PRT2_CTL
Glow_Plug_pin__DM0 EQU CYREG_PRT2_DM0
Glow_Plug_pin__DM1 EQU CYREG_PRT2_DM1
Glow_Plug_pin__DM2 EQU CYREG_PRT2_DM2
Glow_Plug_pin__DR EQU CYREG_PRT2_DR
Glow_Plug_pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Glow_Plug_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Glow_Plug_pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Glow_Plug_pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Glow_Plug_pin__MASK EQU 0x01
Glow_Plug_pin__PORT EQU 2
Glow_Plug_pin__PRT EQU CYREG_PRT2_PRT
Glow_Plug_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Glow_Plug_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Glow_Plug_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Glow_Plug_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Glow_Plug_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Glow_Plug_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Glow_Plug_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Glow_Plug_pin__PS EQU CYREG_PRT2_PS
Glow_Plug_pin__SHIFT EQU 0
Glow_Plug_pin__SLW EQU CYREG_PRT2_SLW

; Glow_plug_indicator
Glow_plug_indicator__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Glow_plug_indicator__0__MASK EQU 0x04
Glow_plug_indicator__0__PC EQU CYREG_PRT1_PC2
Glow_plug_indicator__0__PORT EQU 1
Glow_plug_indicator__0__SHIFT EQU 2
Glow_plug_indicator__AG EQU CYREG_PRT1_AG
Glow_plug_indicator__AMUX EQU CYREG_PRT1_AMUX
Glow_plug_indicator__BIE EQU CYREG_PRT1_BIE
Glow_plug_indicator__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Glow_plug_indicator__BYP EQU CYREG_PRT1_BYP
Glow_plug_indicator__CTL EQU CYREG_PRT1_CTL
Glow_plug_indicator__DM0 EQU CYREG_PRT1_DM0
Glow_plug_indicator__DM1 EQU CYREG_PRT1_DM1
Glow_plug_indicator__DM2 EQU CYREG_PRT1_DM2
Glow_plug_indicator__DR EQU CYREG_PRT1_DR
Glow_plug_indicator__INP_DIS EQU CYREG_PRT1_INP_DIS
Glow_plug_indicator__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Glow_plug_indicator__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Glow_plug_indicator__LCD_EN EQU CYREG_PRT1_LCD_EN
Glow_plug_indicator__MASK EQU 0x04
Glow_plug_indicator__PORT EQU 1
Glow_plug_indicator__PRT EQU CYREG_PRT1_PRT
Glow_plug_indicator__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Glow_plug_indicator__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Glow_plug_indicator__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Glow_plug_indicator__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Glow_plug_indicator__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Glow_plug_indicator__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Glow_plug_indicator__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Glow_plug_indicator__PS EQU CYREG_PRT1_PS
Glow_plug_indicator__SHIFT EQU 2
Glow_plug_indicator__SLW EQU CYREG_PRT1_SLW

; MASS_AIRFLOW
MASS_AIRFLOW_viDAC8__CR0 EQU CYREG_DAC2_CR0
MASS_AIRFLOW_viDAC8__CR1 EQU CYREG_DAC2_CR1
MASS_AIRFLOW_viDAC8__D EQU CYREG_DAC2_D
MASS_AIRFLOW_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
MASS_AIRFLOW_viDAC8__PM_ACT_MSK EQU 0x04
MASS_AIRFLOW_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
MASS_AIRFLOW_viDAC8__PM_STBY_MSK EQU 0x04
MASS_AIRFLOW_viDAC8__STROBE EQU CYREG_DAC2_STROBE
MASS_AIRFLOW_viDAC8__SW0 EQU CYREG_DAC2_SW0
MASS_AIRFLOW_viDAC8__SW2 EQU CYREG_DAC2_SW2
MASS_AIRFLOW_viDAC8__SW3 EQU CYREG_DAC2_SW3
MASS_AIRFLOW_viDAC8__SW4 EQU CYREG_DAC2_SW4
MASS_AIRFLOW_viDAC8__TR EQU CYREG_DAC2_TR
MASS_AIRFLOW_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
MASS_AIRFLOW_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
MASS_AIRFLOW_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
MASS_AIRFLOW_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
MASS_AIRFLOW_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
MASS_AIRFLOW_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
MASS_AIRFLOW_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
MASS_AIRFLOW_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
MASS_AIRFLOW_viDAC8__TST EQU CYREG_DAC2_TST

; Mass_Air_Voltage_Output
Mass_Air_Voltage_Output__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Mass_Air_Voltage_Output__0__MASK EQU 0x80
Mass_Air_Voltage_Output__0__PC EQU CYREG_PRT1_PC7
Mass_Air_Voltage_Output__0__PORT EQU 1
Mass_Air_Voltage_Output__0__SHIFT EQU 7
Mass_Air_Voltage_Output__AG EQU CYREG_PRT1_AG
Mass_Air_Voltage_Output__AMUX EQU CYREG_PRT1_AMUX
Mass_Air_Voltage_Output__BIE EQU CYREG_PRT1_BIE
Mass_Air_Voltage_Output__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Mass_Air_Voltage_Output__BYP EQU CYREG_PRT1_BYP
Mass_Air_Voltage_Output__CTL EQU CYREG_PRT1_CTL
Mass_Air_Voltage_Output__DM0 EQU CYREG_PRT1_DM0
Mass_Air_Voltage_Output__DM1 EQU CYREG_PRT1_DM1
Mass_Air_Voltage_Output__DM2 EQU CYREG_PRT1_DM2
Mass_Air_Voltage_Output__DR EQU CYREG_PRT1_DR
Mass_Air_Voltage_Output__INP_DIS EQU CYREG_PRT1_INP_DIS
Mass_Air_Voltage_Output__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Mass_Air_Voltage_Output__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Mass_Air_Voltage_Output__LCD_EN EQU CYREG_PRT1_LCD_EN
Mass_Air_Voltage_Output__MASK EQU 0x80
Mass_Air_Voltage_Output__PORT EQU 1
Mass_Air_Voltage_Output__PRT EQU CYREG_PRT1_PRT
Mass_Air_Voltage_Output__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Mass_Air_Voltage_Output__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Mass_Air_Voltage_Output__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Mass_Air_Voltage_Output__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Mass_Air_Voltage_Output__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Mass_Air_Voltage_Output__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Mass_Air_Voltage_Output__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Mass_Air_Voltage_Output__PS EQU CYREG_PRT1_PS
Mass_Air_Voltage_Output__SHIFT EQU 7
Mass_Air_Voltage_Output__SLW EQU CYREG_PRT1_SLW

; Opamp_1_ABuf
Opamp_1_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x02
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x02
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; PWM_1_FANCONTROLLER
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_FANCONTROLLER_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_FANCONTROLLER_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_FANCONTROLLER_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; Rref
Rref_and_thermistor_between__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Rref_and_thermistor_between__0__MASK EQU 0x08
Rref_and_thermistor_between__0__PC EQU CYREG_PRT2_PC3
Rref_and_thermistor_between__0__PORT EQU 2
Rref_and_thermistor_between__0__SHIFT EQU 3
Rref_and_thermistor_between__AG EQU CYREG_PRT2_AG
Rref_and_thermistor_between__AMUX EQU CYREG_PRT2_AMUX
Rref_and_thermistor_between__BIE EQU CYREG_PRT2_BIE
Rref_and_thermistor_between__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rref_and_thermistor_between__BYP EQU CYREG_PRT2_BYP
Rref_and_thermistor_between__CTL EQU CYREG_PRT2_CTL
Rref_and_thermistor_between__DM0 EQU CYREG_PRT2_DM0
Rref_and_thermistor_between__DM1 EQU CYREG_PRT2_DM1
Rref_and_thermistor_between__DM2 EQU CYREG_PRT2_DM2
Rref_and_thermistor_between__DR EQU CYREG_PRT2_DR
Rref_and_thermistor_between__INP_DIS EQU CYREG_PRT2_INP_DIS
Rref_and_thermistor_between__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rref_and_thermistor_between__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rref_and_thermistor_between__LCD_EN EQU CYREG_PRT2_LCD_EN
Rref_and_thermistor_between__MASK EQU 0x08
Rref_and_thermistor_between__PORT EQU 2
Rref_and_thermistor_between__PRT EQU CYREG_PRT2_PRT
Rref_and_thermistor_between__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rref_and_thermistor_between__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rref_and_thermistor_between__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rref_and_thermistor_between__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rref_and_thermistor_between__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rref_and_thermistor_between__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rref_and_thermistor_between__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rref_and_thermistor_between__PS EQU CYREG_PRT2_PS
Rref_and_thermistor_between__SHIFT EQU 3
Rref_and_thermistor_between__SLW EQU CYREG_PRT2_SLW
Rref10Kpin1__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Rref10Kpin1__0__MASK EQU 0x20
Rref10Kpin1__0__PC EQU CYREG_PRT2_PC5
Rref10Kpin1__0__PORT EQU 2
Rref10Kpin1__0__SHIFT EQU 5
Rref10Kpin1__AG EQU CYREG_PRT2_AG
Rref10Kpin1__AMUX EQU CYREG_PRT2_AMUX
Rref10Kpin1__BIE EQU CYREG_PRT2_BIE
Rref10Kpin1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rref10Kpin1__BYP EQU CYREG_PRT2_BYP
Rref10Kpin1__CTL EQU CYREG_PRT2_CTL
Rref10Kpin1__DM0 EQU CYREG_PRT2_DM0
Rref10Kpin1__DM1 EQU CYREG_PRT2_DM1
Rref10Kpin1__DM2 EQU CYREG_PRT2_DM2
Rref10Kpin1__DR EQU CYREG_PRT2_DR
Rref10Kpin1__INP_DIS EQU CYREG_PRT2_INP_DIS
Rref10Kpin1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rref10Kpin1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rref10Kpin1__LCD_EN EQU CYREG_PRT2_LCD_EN
Rref10Kpin1__MASK EQU 0x20
Rref10Kpin1__PORT EQU 2
Rref10Kpin1__PRT EQU CYREG_PRT2_PRT
Rref10Kpin1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rref10Kpin1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rref10Kpin1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rref10Kpin1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rref10Kpin1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rref10Kpin1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rref10Kpin1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rref10Kpin1__PS EQU CYREG_PRT2_PS
Rref10Kpin1__SHIFT EQU 5
Rref10Kpin1__SLW EQU CYREG_PRT2_SLW

; Spare_1
Spare_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Spare_1__0__MASK EQU 0x10
Spare_1__0__PC EQU CYREG_PRT1_PC4
Spare_1__0__PORT EQU 1
Spare_1__0__SHIFT EQU 4
Spare_1__AG EQU CYREG_PRT1_AG
Spare_1__AMUX EQU CYREG_PRT1_AMUX
Spare_1__BIE EQU CYREG_PRT1_BIE
Spare_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Spare_1__BYP EQU CYREG_PRT1_BYP
Spare_1__CTL EQU CYREG_PRT1_CTL
Spare_1__DM0 EQU CYREG_PRT1_DM0
Spare_1__DM1 EQU CYREG_PRT1_DM1
Spare_1__DM2 EQU CYREG_PRT1_DM2
Spare_1__DR EQU CYREG_PRT1_DR
Spare_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Spare_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Spare_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Spare_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Spare_1__MASK EQU 0x10
Spare_1__PORT EQU 1
Spare_1__PRT EQU CYREG_PRT1_PRT
Spare_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Spare_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Spare_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Spare_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Spare_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Spare_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Spare_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Spare_1__PS EQU CYREG_PRT1_PS
Spare_1__SHIFT EQU 4
Spare_1__SLW EQU CYREG_PRT1_SLW

; Spare_2
Spare_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Spare_2__0__MASK EQU 0x20
Spare_2__0__PC EQU CYREG_PRT1_PC5
Spare_2__0__PORT EQU 1
Spare_2__0__SHIFT EQU 5
Spare_2__AG EQU CYREG_PRT1_AG
Spare_2__AMUX EQU CYREG_PRT1_AMUX
Spare_2__BIE EQU CYREG_PRT1_BIE
Spare_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Spare_2__BYP EQU CYREG_PRT1_BYP
Spare_2__CTL EQU CYREG_PRT1_CTL
Spare_2__DM0 EQU CYREG_PRT1_DM0
Spare_2__DM1 EQU CYREG_PRT1_DM1
Spare_2__DM2 EQU CYREG_PRT1_DM2
Spare_2__DR EQU CYREG_PRT1_DR
Spare_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Spare_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Spare_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Spare_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Spare_2__MASK EQU 0x20
Spare_2__PORT EQU 1
Spare_2__PRT EQU CYREG_PRT1_PRT
Spare_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Spare_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Spare_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Spare_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Spare_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Spare_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Spare_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Spare_2__PS EQU CYREG_PRT1_PS
Spare_2__SHIFT EQU 5
Spare_2__SLW EQU CYREG_PRT1_SLW

; Temp_Checker
Temp_Checker__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Temp_Checker__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Temp_Checker__INTC_MASK EQU 0x01
Temp_Checker__INTC_NUMBER EQU 0
Temp_Checker__INTC_PRIOR_NUM EQU 7
Temp_Checker__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Temp_Checker__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Temp_Checker__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Thermoster_Vss
Thermoster_Vss__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Thermoster_Vss__0__MASK EQU 0x04
Thermoster_Vss__0__PC EQU CYREG_PRT2_PC2
Thermoster_Vss__0__PORT EQU 2
Thermoster_Vss__0__SHIFT EQU 2
Thermoster_Vss__AG EQU CYREG_PRT2_AG
Thermoster_Vss__AMUX EQU CYREG_PRT2_AMUX
Thermoster_Vss__BIE EQU CYREG_PRT2_BIE
Thermoster_Vss__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Thermoster_Vss__BYP EQU CYREG_PRT2_BYP
Thermoster_Vss__CTL EQU CYREG_PRT2_CTL
Thermoster_Vss__DM0 EQU CYREG_PRT2_DM0
Thermoster_Vss__DM1 EQU CYREG_PRT2_DM1
Thermoster_Vss__DM2 EQU CYREG_PRT2_DM2
Thermoster_Vss__DR EQU CYREG_PRT2_DR
Thermoster_Vss__INP_DIS EQU CYREG_PRT2_INP_DIS
Thermoster_Vss__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Thermoster_Vss__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Thermoster_Vss__LCD_EN EQU CYREG_PRT2_LCD_EN
Thermoster_Vss__MASK EQU 0x04
Thermoster_Vss__PORT EQU 2
Thermoster_Vss__PRT EQU CYREG_PRT2_PRT
Thermoster_Vss__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Thermoster_Vss__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Thermoster_Vss__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Thermoster_Vss__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Thermoster_Vss__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Thermoster_Vss__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Thermoster_Vss__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Thermoster_Vss__PS EQU CYREG_PRT2_PS
Thermoster_Vss__SHIFT EQU 2
Thermoster_Vss__SLW EQU CYREG_PRT2_SLW

; Timer_1
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Timer_Sytem
Timer_Sytem_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Sytem_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Sytem_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_Sytem_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
Timer_Sytem_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Sytem_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Sytem_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Sytem_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Sytem_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Sytem_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
Timer_Sytem_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_Sytem_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_Sytem_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_Sytem_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_Sytem_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_Sytem_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Timer_Sytem_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Timer_Sytem_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_Sytem_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Timer_Sytem_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Timer_Sytem_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_Sytem_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Timer_Sytem_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Timer_Sytem_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_Sytem_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_Sytem_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_Sytem_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Timer_Sytem_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Timer_Sytem_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_Sytem_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Timer_Sytem_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Timer_Sytem_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_Sytem_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Timer_Sytem_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Timer_Sytem_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_Sytem_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_Sytem_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_Sytem_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
Timer_Sytem_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
Timer_Sytem_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_Sytem_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
Timer_Sytem_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
Timer_Sytem_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_Sytem_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_Sytem_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
Timer_Sytem_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB12_F1

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; isr_CKP_counter
isr_CKP_counter__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_CKP_counter__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_CKP_counter__INTC_MASK EQU 0x02
isr_CKP_counter__INTC_NUMBER EQU 1
isr_CKP_counter__INTC_PRIOR_NUM EQU 7
isr_CKP_counter__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_CKP_counter__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_CKP_counter__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_Not_Runing
isr_Not_Runing__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Not_Runing__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Not_Runing__INTC_MASK EQU 0x04
isr_Not_Runing__INTC_NUMBER EQU 2
isr_Not_Runing__INTC_PRIOR_NUM EQU 7
isr_Not_Runing__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_Not_Runing__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Not_Runing__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; mass_air
mass_air__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
mass_air__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
mass_air__INTC_MASK EQU 0x08
mass_air__INTC_NUMBER EQU 3
mass_air__INTC_PRIOR_NUM EQU 7
mass_air__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
mass_air__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
mass_air__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE6
Dedicated_Output__MASK EQU 0x40
Dedicated_Output__PC EQU CYREG_PRT3_PC6
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 6
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
