# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do TEST_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/choug/fpgaProjects/reconfigurable-soc/TEST {C:/Users/choug/fpgaProjects/reconfigurable-soc/TEST/TEST.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:52:11 on Feb 25,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/choug/fpgaProjects/reconfigurable-soc/TEST" C:/Users/choug/fpgaProjects/reconfigurable-soc/TEST/TEST.sv 
# -- Compiling module TEST
# 
# Top level modules:
# 	TEST
# End time: 21:52:11 on Feb 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
