// Seed: 1890999102
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6
);
  logic id_7;
  logic id_8 = (1);
  initial id_8 = id_5;
endmodule
