#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jul  6 17:55:58 2022
# Process ID: 6548
# Current directory: C:/Users/Dusan/Desktop/projekat_radi/divider/project_7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3884 C:\Users\Dusan\Desktop\projekat_radi\divider\project_7\project_7.xpr
# Log file: C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/vivado.log
# Journal file: C:/Users/Dusan/Desktop/projekat_radi/divider/project_7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/project_7.xpr
update_compile_order -fileset sources_1
create_peripheral xilinx.com user PIVOT 1.0 -dir C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PIVOT:1.0]
set_property VALUE 7 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:PIVOT:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:PIVOT:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PIVOT:1.0]
set_property  ip_repo_paths  C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/../ip_repo/PIVOT_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PIVOT_v1_0 -directory C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/../ip_repo c:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0/src {C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/project_7.srcs/sources_1/ip/div_gen_0/div_gen_0.xci C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/project_7.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}
add_files -norecurse -copy_to c:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0/src {C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/project_7.srcs/sources_1/new/dsp.vhd C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/project_7.srcs/sources_1/new/ip_pivot.vhd C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/project_7.srcs/sources_1/new/top_pivot.vhd C:/Users/Dusan/Desktop/projekat_radi/divider/project_7/project_7.srcs/sources_1/new/divider_32.vhd}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
current_project project_7
current_project edit_PIVOT_v1_0
refresh_design
update_compile_order -fileset sources_1
generate_target all [get_files c:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0/src/div_gen_0/div_gen_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0/src/div_gen_0/div_gen_0.xci]
generate_target all [get_files c:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs div_gen_0_synth_1
wait_on_run div_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
reset_run blk_mem_gen_0_synth_1
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
refresh_design
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0
create_project pivot C:/Users/Dusan/Desktop/projekat_radi/divider/pivot -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
current_project project_7
current_project pivot
set_property target_language VHDL [current_project]
current_project project_7
current_project pivot
current_project project_7
current_project pivot
create_bd_design "pivot"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {0.5 -31 -15} [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  C:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0 [current_project]
current_project project_7
current_project pivot
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PIVOT:1.0 PIVOT_0
endgroup
delete_bd_objs [get_bd_cells PIVOT_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PIVOT:1.0 PIVOT_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PIVOT_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PIVOT_0/S00_AXI]
make_wrapper -files [get_files C:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.srcs/sources_1/bd/pivot/pivot.bd] -top
add_files -norecurse c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/hdl/pivot_wrapper.vhd
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_bd_design [get_bd_designs pivot]
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {C:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.srcs/sources_1/bd/pivot/pivot.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {120}] [get_bd_cells processing_system7_0]
endgroup
reset_run pivot_processing_system7_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project project_7
close_project
close_bd_design [get_bd_designs pivot]
