INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tasos/Desktop/exc1/exc1.sim/sim_1/synth/timing/xsim/dec3to8_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec3to8
INFO: [VRFC 10-311] analyzing module glbl
