<!doctype html>
<html>
<head>
<title>PWRTMG (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; PWRTMG (DDRC) Register</p><h1>PWRTMG (DDRC) Register</h1>
<h2>PWRTMG (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PWRTMG</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000034</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD070034 (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00402010</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Low Power Timing Register</td></tr>
</table>
<p>This register is static. Static registers can only be written when the controller is in reset.</p>
<h2>PWRTMG (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>selfref_to_x32</td><td class="center">23:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x40</td><td>After this many clocks of NOP or deselect the DDRC automatically puts the SDRAM into Self Refresh. This must be enabled in the PWRCTL.selfref_en.<br/>Unit: Multiples of 32 clocks.<br/>FOR PERFORMANCE ONLY.</td></tr>
<tr valign=top><td>t_dpd_x4096</td><td class="center">15:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x20</td><td>Minimum deep power-down time.<br/>For LPDDR3, value from the JEDEC specification is 500us.<br/>Unit: Multiples of 4096 clocks.<br/>FOR PERFORMANCE ONLY.</td></tr>
<tr valign=top><td>powerdown_to_x32</td><td class="center"> 4:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x10</td><td>After this many clocks of NOP or deselect the DDRC automatically puts the SDRAM into power-down. This must be enabled in the PWRCTL.powerdown_en.<br/>Unit: Multiples of 32 clocks<br/>FOR PERFORMANCE ONLY.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>