strict digraph "" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fabce5bf510>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_next']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fabcfd44890>",
		fillcolor=turquoise,
		label="17:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fabcfd44910>]",
		style=filled,
		typ=Block];
	"17:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL"	[def_var="['r_reg']",
		label="Leaf_17:AL"];
	"17:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
}
