0.6
2019.1
May 24 2019
15:06:07
C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/Regs.v,1604027694,systemVerilog,,C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/SPI.v,,Regs,,,,,,,,
C:/Users/Brian Worts/Desktop/Senior Project/Oscilloscope_Senior_Project/Verilog/SPI_Test/SPI_Test.srcs/sources_1/new/SPI.v,1604079634,systemVerilog,,,,SPI,,,,,,,,
