// Seed: 667318420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  final $signed(96);
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input logic [7:0] id_2;
  output reg id_1;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  always @(id_2[1 : (1)] or posedge id_3) @(1 or negedge 1) id_1 <= -1;
endmodule
