#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Programas\verilog\lib\ivl\system.vpi";
:vpi_module "D:\Programas\verilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programas\verilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programas\verilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programas\verilog\lib\ivl\va_math.vpi";
S_000001f0b841b640 .scope module, "testbench_ControlUnit" "testbench_ControlUnit" 2 1;
 .timescale 0 0;
v000001f0b8418120_0 .net "ALUOp", 1 0, v000001f0b841aa80_0;  1 drivers
v000001f0b84172a0_0 .net "ALUSrc", 0 0, v000001f0b8419d80_0;  1 drivers
v000001f0b8417340_0 .net "Jump", 0 0, v000001f0b8419e20_0;  1 drivers
v000001f0b84173e0_0 .net "RegDst", 0 0, v000001f0b8417f40_0;  1 drivers
v000001f0b8417480_0 .net "RegWrite", 0 0, v000001f0b8417fe0_0;  1 drivers
v000001f0b84155f0_0 .var "opcode", 5 0;
S_000001f0b8419bf0 .scope module, "dut" "ControlUnit" 2 19, 3 11 0, S_000001f0b841b640;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "Jump";
    .port_info 5 /OUTPUT 2 "ALUOp";
v000001f0b841aa80_0 .var "ALUOp", 1 0;
v000001f0b8419d80_0 .var "ALUSrc", 0 0;
v000001f0b8419e20_0 .var "Jump", 0 0;
v000001f0b8417f40_0 .var "RegDst", 0 0;
v000001f0b8417fe0_0 .var "RegWrite", 0 0;
v000001f0b8418080_0 .net "opcode", 5 0, v000001f0b84155f0_0;  1 drivers
E_000001f0b8418980 .event anyedge, v000001f0b8418080_0;
    .scope S_000001f0b8419bf0;
T_0 ;
    %wait E_000001f0b8418980;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8417f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8419d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8417fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8419e20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f0b841aa80_0, 0, 2;
    %load/vec4 v000001f0b8418080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8417f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8419d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8417fe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f0b841aa80_0, 0, 2;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0b8417f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8419d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0b8417fe0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f0b841aa80_0, 0, 2;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8417f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0b8419d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0b8417fe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f0b841aa80_0, 0, 2;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8417f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0b8419d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0b8417fe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f0b841aa80_0, 0, 2;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8417f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0b8419d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0b8417fe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f0b841aa80_0, 0, 2;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8417f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8419d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0b8417fe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f0b841aa80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f0b8419e20_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f0b841b640;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001f0b84155f0_0, 0, 6;
    %vpi_call 2 35 "$display", "Opcode - RegDst - ALUSrc - RegWrite - Jump - ALUOp" {0 0 0};
    %vpi_call 2 36 "$monitor", "%b - %b - %b - %b - %b - %b", v000001f0b84155f0_0, v000001f0b84173e0_0, v000001f0b84172a0_0, v000001f0b8417480_0, v000001f0b8417340_0, v000001f0b8418120_0 {0 0 0};
    %vpi_call 2 37 "$display", " " {0 0 0};
    %delay 10, 0;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v000001f0b84155f0_0, 0, 6;
    %vpi_call 2 43 "$display", "Opcode - RegDst - ALUSrc - RegWrite - Jump - ALUOp" {0 0 0};
    %vpi_call 2 44 "$monitor", "%b - %b - %b - %b - %b - %b", v000001f0b84155f0_0, v000001f0b84173e0_0, v000001f0b84172a0_0, v000001f0b8417480_0, v000001f0b8417340_0, v000001f0b8418120_0 {0 0 0};
    %vpi_call 2 45 "$display", " " {0 0 0};
    %delay 10, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001f0b84155f0_0, 0, 6;
    %vpi_call 2 49 "$display", "Opcode - RegDst - ALUSrc - RegWrite - Jump - ALUOp" {0 0 0};
    %vpi_call 2 50 "$monitor", "%b - %b - %b - %b - %b - %b", v000001f0b84155f0_0, v000001f0b84173e0_0, v000001f0b84172a0_0, v000001f0b8417480_0, v000001f0b8417340_0, v000001f0b8418120_0 {0 0 0};
    %vpi_call 2 51 "$display", " " {0 0 0};
    %delay 10, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v000001f0b84155f0_0, 0, 6;
    %vpi_call 2 56 "$display", "Opcode - RegDst - ALUSrc - RegWrite - Jump - ALUOp" {0 0 0};
    %vpi_call 2 57 "$monitor", "%b - %b - %b - %b - %b - %b", v000001f0b84155f0_0, v000001f0b84173e0_0, v000001f0b84172a0_0, v000001f0b8417480_0, v000001f0b8417340_0, v000001f0b8418120_0 {0 0 0};
    %vpi_call 2 58 "$display", " " {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001f0b84155f0_0, 0, 6;
    %vpi_call 2 62 "$display", "Opcode - RegDst - ALUSrc - RegWrite - Jump - ALUOp" {0 0 0};
    %vpi_call 2 63 "$monitor", "%b - %b - %b - %b - %b - %b", v000001f0b84155f0_0, v000001f0b84173e0_0, v000001f0b84172a0_0, v000001f0b8417480_0, v000001f0b8417340_0, v000001f0b8418120_0 {0 0 0};
    %vpi_call 2 64 "$display", " " {0 0 0};
    %delay 10, 0;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000001f0b84155f0_0, 0, 6;
    %vpi_call 2 68 "$display", "Opcode - RegDst - ALUSrc - RegWrite - Jump - ALUOp" {0 0 0};
    %vpi_call 2 69 "$monitor", "%b - %b - %b - %b - %b - %b", v000001f0b84155f0_0, v000001f0b84173e0_0, v000001f0b84172a0_0, v000001f0b8417480_0, v000001f0b8417340_0, v000001f0b8418120_0 {0 0 0};
    %vpi_call 2 70 "$display", " " {0 0 0};
    %delay 10, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001f0b841b640;
T_2 ;
    %vpi_call 2 81 "$dumpfile", "ControlUnit.vcd" {0 0 0};
    %vpi_call 2 82 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f0b841b640 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench_Control.v";
    "ControlUnit.v";
