INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.sim/sim_1/synth/func/xsim/tb_top_layer_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module flg
INFO: [VRFC 10-311] analyzing module r16
INFO: [VRFC 10-311] analyzing module r16_0
INFO: [VRFC 10-311] analyzing module rgf
INFO: [VRFC 10-311] analyzing module top_layer
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aluno/Documents/cortex-m0-v3/cortex-m0/cortex_m0.srcs/sources_1/new/tb_top_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_layer
