{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 06 17:33:37 2025 " "Info: Processing started: Sun Jul 06 17:33:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ver1 -c ver1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ver1 -c ver1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ver1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ver1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ver1 " "Info: Found entity 1: ver1" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ver1 " "Info: Elaborating entity \"ver1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ver1.v(62) " "Warning (10230): Verilog HDL assignment warning at ver1.v(62): truncated value with size 32 to match size of target (3)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ver1.v(63) " "Warning (10230): Verilog HDL assignment warning at ver1.v(63): truncated value with size 32 to match size of target (3)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ver1.v(65) " "Warning (10230): Verilog HDL assignment warning at ver1.v(65): truncated value with size 32 to match size of target (3)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ver1.v(68) " "Warning (10230): Verilog HDL assignment warning at ver1.v(68): truncated value with size 32 to match size of target (3)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(72) " "Warning (10230): Verilog HDL assignment warning at ver1.v(72): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(73) " "Warning (10230): Verilog HDL assignment warning at ver1.v(73): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(74) " "Warning (10230): Verilog HDL assignment warning at ver1.v(74): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(75) " "Warning (10230): Verilog HDL assignment warning at ver1.v(75): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(76) " "Warning (10230): Verilog HDL assignment warning at ver1.v(76): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(79) " "Warning (10230): Verilog HDL assignment warning at ver1.v(79): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(80) " "Warning (10230): Verilog HDL assignment warning at ver1.v(80): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(81) " "Warning (10230): Verilog HDL assignment warning at ver1.v(81): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(82) " "Warning (10230): Verilog HDL assignment warning at ver1.v(82): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(83) " "Warning (10230): Verilog HDL assignment warning at ver1.v(83): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(84) " "Warning (10230): Verilog HDL assignment warning at ver1.v(84): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(85) " "Warning (10230): Verilog HDL assignment warning at ver1.v(85): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(86) " "Warning (10230): Verilog HDL assignment warning at ver1.v(86): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(87) " "Warning (10230): Verilog HDL assignment warning at ver1.v(87): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(88) " "Warning (10230): Verilog HDL assignment warning at ver1.v(88): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(90) " "Warning (10230): Verilog HDL assignment warning at ver1.v(90): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(91) " "Warning (10230): Verilog HDL assignment warning at ver1.v(91): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(92) " "Warning (10230): Verilog HDL assignment warning at ver1.v(92): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(93) " "Warning (10230): Verilog HDL assignment warning at ver1.v(93): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ver1.v(94) " "Warning (10230): Verilog HDL assignment warning at ver1.v(94): truncated value with size 32 to match size of target (1)" {  } { { "ver1.v" "" { Text "E:/ver1/ver1.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CLR " "Info: Promoted clear signal driven by pin \"CLR\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "T3 " "Info: Promoted clock signal driven by pin \"T3\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Info: Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "33 " "Info: Implemented 33 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "6 " "Info: Implemented 6 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 06 17:33:48 2025 " "Info: Processing ended: Sun Jul 06 17:33:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
