- ğŸ‘‹ Hi, Iâ€™m @Roshini Udaya
- ğŸ‘€ Iâ€™m interested in exploring CPU architecture/ technologies and trying to implement them using RTL.
- ğŸŒ± Iâ€™m currently learning to verify standard protocols using SystemVerilog and Universal Verification Methodology(UVM). 
- ğŸ’ï¸ Iâ€™m looking to collaborate on projects related to Digital Design.
- ğŸ“« How to reach me: roshiniuday@gmail.com
- âš¡ Fond of Painting, food, and graphic design.
-  
## My Tech Stack:

![C++](https://img.shields.io/badge/C%2B%2B%20-%200000ff?style=for-the-badge)
![Verilog](https://img.shields.io/badge/Verilog%20-%20%23F7DF1E?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog%20-%20%234285F4?style=for-the-badge)
![UVM](https://img.shields.io/badge/UVM%20-%20%23232F3E?style=for-the-badge)


<!---
RoshiniUdayaKumar/RoshiniUdayaKumar is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
