/*
 *  CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 * 
 *  Copyright (c) 1993 - 2021 ARM Physical IP, Inc.  All Rights Reserved.
 * 
 *  Use of this Software is subject to the terms and conditions of the
 *  applicable license agreement with ARM Physical IP, Inc.
 *  In addition, this Software is protected by patents, copyright law 
 *  and international treaties.
 * 
 *  The copyright notice(s) in this Software does not indicate actual or
 *  intended publication of this Software.
 * 
 *  Compiler Name: High Speed Single Port SRAM RVT MVT Compiler
 * 
 *  Creation Date: Tue Apr 27 11:31:45 2021
 * 
 *  Instance Options:
 *    Instance Name:                 gf12lp_1rw_lg12_w32_bit
 *    Number of Words:               4096
 *    Number of Bits:                32
 *    Multiplexer Width:             4
 *    Multi-Vt selection:            BASE
 *    Frequency <MHz>:               1
 *    Activity Factor <%>:           50
 *    Pipeline:                      off
 *    Bit-Write Mask:                on
 *    Word Partition Size:           1
 *    Write-thru:                    off
 *    Top Metal Layer:               m5-m10
 *    Power Type:                    otc
 *    Redundancy:                    off
 *    Redundant Columns:             2
 *    Redundant Rows:                0
 *    BIST MUXes:                    off
 *    Scan Only:                     off
 *    Number of slices:              2
 *    Soft Error Repair (SER):       none
 *    Power Gating:                  off
 *    Back Biasing:                  off
 *    Retention:                     on
 *    Extra Margin Adjustment:       on
 *    Advanced Test Features:        off
 *    Bus-notation:                  on
 *    Power Ground Rename:           vddpe:VDDPE,vddce:VDDCE,vsse:VSSE
 *    Name Case:                     upper
 *    Check Instance Name:           off
 *    Diodes:                        on
 *    Drive Strength:                6
 *    Site Definitions:              off
 *    Number of banks:               4
 *    Vmin Assist:                   off
 *    Library Name:                  gf12lp_1rw_lg12_w32_bit
 *    Liberty setting:               nldm
 *    End of life guardband:         0
 *    C4 Full OBS:                   off
 *    LeftRight Bank Enable:         off
 * 
 *  Compiler Versions:
 *    Memory Version:                r0p0
 *    Lang compiler Version:         4.9.3-EAC
 *    View Name:                     Liberty
 *    AMCI Version:                  2.0.14-EAC
 *    RTE Version:                   2.4.6-EAC
 *    EOS Data Routines Version:     2.3.5-EAC
 *    liberty_memcomp Version:       2.4.20-EAC
 * 
 *  Verified With:
 *    Synopsys Primetime, Cadence Encounter Timing System, Synopsys Design Compiler,
 *    Cadence RTL Compiler.
 * 
 *  Modeling Assumptions:
 *    This library contains a black box description for a memory element. At
 *    the library level, a default_max_transition constraint is set to the 
 *    maximum characterized input slew.  Each output has a max_capacitance 
 *    constraint set to the highest characterized output load.  These two 
 *    constraints force Design Compiler to synthesize circuits that operate 
 *    within the characterization space.  The user can tighten these constraints,
 *    if desired.  When writing SDF from Synopsys Design Compiler or Synopsys
 *    Primetime, use the version 3.0 or 2.1 option. This ensures the SDF will
 *    annotate to simulation models provided with this generator.
 * 
 *  Modeling Limitations:
 *    Due to limitations of the .lib format, some data reduction was necessary.
 *    When reducing data, minimum values were chosen for the fast case corner
 *    and maximum values were used for the typical and best case corners.  It
 *    is recommended that critical timing and setup and hold times be checked 
 *    at all corners.
 * 
 *  Known Bugs: N/A
 * 
 *  Known Work Arounds: N/A
 * 
*/

library(gf12lp_1rw_lg12_w32_bit_ffpg_sigcmin_0p88v_0p88v_m40c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Apr 27 11:31:45 2021";
  comment             :  "Copyright (c) 1993 - 2021 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : -40;
  nom_voltage         : 0.88;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit        : "1kohm";

  /* default attributes */
  default_fanout_load            : 1.000;
  default_cell_leakage_power     : 0.000;
  default_inout_pin_cap          : 0.005;
  default_input_pin_cap          : 0.005;
  default_output_pin_cap         : 0.000;

  /* threshold definitions */
  default_leakage_power_density  : 0.000;
  slew_derate_from_library       : 0.500;
  slew_lower_threshold_pct_fall  : 30.000;
  slew_upper_threshold_pct_fall  : 70.000;
  slew_lower_threshold_pct_rise  : 30.000;
  slew_upper_threshold_pct_rise  : 70.000;
  input_threshold_pct_fall       : 50.000;
  input_threshold_pct_rise       : 50.000;
  output_threshold_pct_fall      : 50.000;
  output_threshold_pct_rise      : 50.000;

  /* k-factors */
  k_process_cell_fall            : 0.000;
  k_process_cell_leakage_power   : 0.000;
  k_process_cell_rise            : 0.000;
  k_process_fall_transition      : 0.000;
  k_process_hold_fall            : 0.000;
  k_process_hold_rise            : 0.000;
  k_process_internal_power       : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low  : 0.000;
  k_process_pin_cap              : 0.000;
  k_process_recovery_fall        : 0.000;
  k_process_recovery_rise        : 0.000;
  k_process_rise_transition      : 0.000;
  k_process_setup_fall           : 0.000;
  k_process_setup_rise           : 0.000;
  k_process_wire_cap             : 0.000;
  k_process_wire_res             : 0.000;
  k_temp_cell_fall               : 0.000;
  k_temp_cell_rise               : 0.000;
  k_temp_hold_fall               : 0.000;
  k_temp_hold_rise               : 0.000;
  k_temp_min_pulse_width_high    : 0.000;
  k_temp_min_pulse_width_low     : 0.000;
  k_temp_min_period              : 0.000;
  k_temp_rise_propagation        : 0.000;
  k_temp_fall_propagation        : 0.000;
  k_temp_rise_transition         : 0.000;
  k_temp_fall_transition         : 0.000;
  k_temp_recovery_fall           : 0.000;
  k_temp_recovery_rise           : 0.000;
  k_temp_setup_fall              : 0.000;
  k_temp_setup_rise              : 0.000;
  k_volt_cell_fall               : 0.000;
  k_volt_cell_rise               : 0.000;
  k_volt_hold_fall               : 0.000;
  k_volt_hold_rise               : 0.000;
  k_volt_min_pulse_width_high    : 0.000;
  k_volt_min_pulse_width_low     : 0.000;
  k_volt_min_period              : 0.000;
  k_volt_rise_propagation        : 0.000;
  k_volt_fall_propagation        : 0.000;
  k_volt_rise_transition         : 0.000;
  k_volt_fall_transition         : 0.000;
  k_volt_recovery_fall           : 0.000;
  k_volt_recovery_rise           : 0.000;
  k_volt_setup_fall              : 0.000;
  k_volt_setup_rise              : 0.000;

  /* Additional instance information */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  define ("inrush_current", "cell", "float");

  /* templates */ 
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_clockslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_clockslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setuphold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_clockslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_clockslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_clockslew_clockslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_clockslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_inputslew_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(gf12lp_1rw_lg12_w32_bit_cts1x7_inputslew_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_clockslew_bistload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_inputslew_outputload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_inputslew_bistload_energy_template) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_outputload_energy_template) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_bistload_energy_template) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }

  type (gf12lp_1rw_lg12_w32_bit_Q) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_A) {
    base_type : array ;
    data_type : bit ;
    bit_width : 12;
    bit_from : 11;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_D) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_WEN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_EMA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (gf12lp_1rw_lg12_w32_bit_EMAW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }

  /* voltage-maps */
  voltage_map (VDDPE, 0.88);
  voltage_map (VDDCE, 0.88);
  voltage_map (VSSE, 0.0);

  /* operating-conditions */
  operating_conditions(ffpg_sigcmin_0p88v_0p88v_m40c) {
    process      : 1;
    temperature  : -40;
    voltage      : 0.88;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ffpg_sigcmin_0p88v_0p88v_m40c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  cell(gf12lp_1rw_lg12_w32_bit) {
    area : 16572.023040;
    dont_use : true;
    dont_touch : true;
    interface_timing : true;
    is_memory_cell : true;
    /* Peak current of all modes. */
    peak_current : 44.482208;
    /* Peak current when entering or exiting the power modes. */
    inrush_current : 13.346751;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 0.010747;
    memory() {
      type : ram;
      address_width : 12;
      word_width : 32;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
      direction : inout;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
      direction : inout;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
      direction : inout;
    }
    bus(Q) {
      bus_type : gf12lp_1rw_lg12_w32_bit_Q;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDCE + !VDDPE + VSSE";
      memory_read() {
        address : A;
      }
      max_capacitance : 0.214000;
      max_transition : 0.151200;
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.314595, 0.317314, 0.320317, 0.325074, 0.332587, 0.346745, 0.373565", \
            "0.315069, 0.317788, 0.320791, 0.325548, 0.333061, 0.347219, 0.374039", \
            "0.316069, 0.318788, 0.321791, 0.326548, 0.334061, 0.348219, 0.375039", \
            "0.317069, 0.319788, 0.322791, 0.327548, 0.335061, 0.349219, 0.376039", \
            "0.317329, 0.320048, 0.323051, 0.327808, 0.335321, 0.349479, 0.376299", \
            "0.320586, 0.323305, 0.326308, 0.331065, 0.338578, 0.352736, 0.379556", \
            "0.324587, 0.327306, 0.330309, 0.335066, 0.342579, 0.356737, 0.383557" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.105676, 0.108434, 0.111258, 0.116149, 0.124067, 0.138459, 0.165245", \
            "0.105807, 0.108565, 0.111389, 0.116280, 0.124198, 0.138590, 0.165376", \
            "0.105874, 0.108632, 0.111456, 0.116347, 0.124265, 0.138657, 0.165443", \
            "0.106827, 0.109585, 0.112409, 0.117300, 0.125218, 0.139610, 0.166396", \
            "0.108670, 0.111428, 0.114252, 0.119143, 0.127061, 0.141453, 0.168239", \
            "0.111840, 0.114598, 0.117422, 0.122313, 0.130231, 0.144623, 0.171409", \
            "0.115858, 0.118616, 0.121440, 0.126331, 0.134249, 0.148641, 0.175427" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.328998, 0.333199, 0.336980, 0.343161, 0.352722, 0.368478, 0.399393", \
            "0.329998, 0.334199, 0.337980, 0.344161, 0.353722, 0.369478, 0.400393", \
            "0.330998, 0.335199, 0.338980, 0.345161, 0.354722, 0.370478, 0.401393", \
            "0.331998, 0.336199, 0.339980, 0.346161, 0.355722, 0.371478, 0.402393", \
            "0.332998, 0.337199, 0.340980, 0.347161, 0.356722, 0.372478, 0.403393", \
            "0.334595, 0.338796, 0.342577, 0.348758, 0.358319, 0.374075, 0.404990", \
            "0.338707, 0.342908, 0.346689, 0.352870, 0.362431, 0.378187, 0.409102" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.107228, 0.111777, 0.115432, 0.121522, 0.130737, 0.147341, 0.178100", \
            "0.107479, 0.112028, 0.115683, 0.121773, 0.130988, 0.147592, 0.178351", \
            "0.107632, 0.112181, 0.115836, 0.121926, 0.131141, 0.147745, 0.178504", \
            "0.108317, 0.112866, 0.116521, 0.122611, 0.131826, 0.148430, 0.179189", \
            "0.110278, 0.114827, 0.118482, 0.124572, 0.133787, 0.150391, 0.181150", \
            "0.113378, 0.117927, 0.121582, 0.127672, 0.136887, 0.153491, 0.184250", \
            "0.117544, 0.122093, 0.125748, 0.131838, 0.141053, 0.157657, 0.188416" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.320182, 0.322901, 0.325904, 0.330661, 0.338174, 0.352332, 0.379152", \
            "0.320656, 0.323375, 0.326378, 0.331135, 0.338648, 0.352806, 0.379626", \
            "0.321656, 0.324375, 0.327378, 0.332135, 0.339648, 0.353806, 0.380626", \
            "0.322656, 0.325375, 0.328378, 0.333135, 0.340648, 0.354806, 0.381626", \
            "0.322916, 0.325635, 0.328638, 0.333395, 0.340908, 0.355066, 0.381886", \
            "0.326173, 0.328892, 0.331895, 0.336652, 0.344165, 0.358323, 0.385143", \
            "0.330174, 0.332893, 0.335896, 0.340653, 0.348166, 0.362324, 0.389144" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.105676, 0.108434, 0.111258, 0.116149, 0.124067, 0.138459, 0.165245", \
            "0.105807, 0.108565, 0.111389, 0.116280, 0.124198, 0.138590, 0.165376", \
            "0.105874, 0.108632, 0.111456, 0.116347, 0.124265, 0.138657, 0.165443", \
            "0.106827, 0.109585, 0.112409, 0.117300, 0.125218, 0.139610, 0.166396", \
            "0.108670, 0.111428, 0.114252, 0.119143, 0.127061, 0.141453, 0.168239", \
            "0.111840, 0.114598, 0.117422, 0.122313, 0.130231, 0.144623, 0.171409", \
            "0.115858, 0.118616, 0.121440, 0.126331, 0.134249, 0.148641, 0.175427" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.334586, 0.338787, 0.342568, 0.348749, 0.358310, 0.374066, 0.404981", \
            "0.335586, 0.339787, 0.343568, 0.349749, 0.359310, 0.375066, 0.405981", \
            "0.336586, 0.340787, 0.344568, 0.350749, 0.360310, 0.376066, 0.406981", \
            "0.337586, 0.341787, 0.345568, 0.351749, 0.361310, 0.377066, 0.407981", \
            "0.338586, 0.342787, 0.346568, 0.352749, 0.362310, 0.378066, 0.408981", \
            "0.340183, 0.344384, 0.348165, 0.354346, 0.363907, 0.379663, 0.410578", \
            "0.344295, 0.348496, 0.352277, 0.358458, 0.368019, 0.383775, 0.414690" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.107228, 0.111777, 0.115432, 0.121522, 0.130737, 0.147341, 0.178100", \
            "0.107479, 0.112028, 0.115683, 0.121773, 0.130988, 0.147592, 0.178351", \
            "0.107632, 0.112181, 0.115836, 0.121926, 0.131141, 0.147745, 0.178504", \
            "0.108317, 0.112866, 0.116521, 0.122611, 0.131826, 0.148430, 0.179189", \
            "0.110278, 0.114827, 0.118482, 0.124572, 0.133787, 0.150391, 0.181150", \
            "0.113378, 0.117927, 0.121582, 0.127672, 0.136887, 0.153491, 0.184250", \
            "0.117544, 0.122093, 0.125748, 0.131838, 0.141053, 0.157657, 0.188416" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.342923, 0.345642, 0.348645, 0.353402, 0.360915, 0.375073, 0.401893", \
            "0.343397, 0.346116, 0.349119, 0.353876, 0.361389, 0.375547, 0.402367", \
            "0.344397, 0.347116, 0.350119, 0.354876, 0.362389, 0.376547, 0.403367", \
            "0.345397, 0.348116, 0.351119, 0.355876, 0.363389, 0.377547, 0.404367", \
            "0.345657, 0.348376, 0.351379, 0.356136, 0.363649, 0.377807, 0.404627", \
            "0.348914, 0.351633, 0.354636, 0.359393, 0.366906, 0.381064, 0.407884", \
            "0.352915, 0.355634, 0.358637, 0.363394, 0.370907, 0.385065, 0.411885" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.105676, 0.108434, 0.111258, 0.116149, 0.124067, 0.138459, 0.165245", \
            "0.105807, 0.108565, 0.111389, 0.116280, 0.124198, 0.138590, 0.165376", \
            "0.105874, 0.108632, 0.111456, 0.116347, 0.124265, 0.138657, 0.165443", \
            "0.106827, 0.109585, 0.112409, 0.117300, 0.125218, 0.139610, 0.166396", \
            "0.108670, 0.111428, 0.114252, 0.119143, 0.127061, 0.141453, 0.168239", \
            "0.111840, 0.114598, 0.117422, 0.122313, 0.130231, 0.144623, 0.171409", \
            "0.115858, 0.118616, 0.121440, 0.126331, 0.134249, 0.148641, 0.175427" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.357327, 0.361528, 0.365309, 0.371490, 0.381051, 0.396807, 0.427722", \
            "0.358327, 0.362528, 0.366309, 0.372490, 0.382051, 0.397807, 0.428722", \
            "0.359327, 0.363528, 0.367309, 0.373490, 0.383051, 0.398807, 0.429722", \
            "0.360327, 0.364528, 0.368309, 0.374490, 0.384051, 0.399807, 0.430722", \
            "0.361327, 0.365528, 0.369309, 0.375490, 0.385051, 0.400807, 0.431722", \
            "0.362924, 0.367125, 0.370906, 0.377087, 0.386648, 0.402404, 0.433319", \
            "0.367036, 0.371237, 0.375018, 0.381199, 0.390760, 0.406516, 0.437431" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.107228, 0.111777, 0.115432, 0.121522, 0.130737, 0.147341, 0.178100", \
            "0.107479, 0.112028, 0.115683, 0.121773, 0.130988, 0.147592, 0.178351", \
            "0.107632, 0.112181, 0.115836, 0.121926, 0.131141, 0.147745, 0.178504", \
            "0.108317, 0.112866, 0.116521, 0.122611, 0.131826, 0.148430, 0.179189", \
            "0.110278, 0.114827, 0.118482, 0.124572, 0.133787, 0.150391, 0.181150", \
            "0.113378, 0.117927, 0.121582, 0.127672, 0.136887, 0.153491, 0.184250", \
            "0.117544, 0.122093, 0.125748, 0.131838, 0.141053, 0.157657, 0.188416" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b0 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.365042, 0.367761, 0.370764, 0.375521, 0.383034, 0.397192, 0.424012", \
            "0.365516, 0.368235, 0.371238, 0.375995, 0.383508, 0.397666, 0.424486", \
            "0.366516, 0.369235, 0.372238, 0.376995, 0.384508, 0.398666, 0.425486", \
            "0.367516, 0.370235, 0.373238, 0.377995, 0.385508, 0.399666, 0.426486", \
            "0.367776, 0.370495, 0.373498, 0.378255, 0.385768, 0.399926, 0.426746", \
            "0.371033, 0.373752, 0.376755, 0.381512, 0.389025, 0.403183, 0.430003", \
            "0.375034, 0.377753, 0.380756, 0.385513, 0.393026, 0.407184, 0.434004" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.105676, 0.108434, 0.111258, 0.116149, 0.124067, 0.138459, 0.165245", \
            "0.105807, 0.108565, 0.111389, 0.116280, 0.124198, 0.138590, 0.165376", \
            "0.105874, 0.108632, 0.111456, 0.116347, 0.124265, 0.138657, 0.165443", \
            "0.106827, 0.109585, 0.112409, 0.117300, 0.125218, 0.139610, 0.166396", \
            "0.108670, 0.111428, 0.114252, 0.119143, 0.127061, 0.141453, 0.168239", \
            "0.111840, 0.114598, 0.117422, 0.122313, 0.130231, 0.144623, 0.171409", \
            "0.115858, 0.118616, 0.121440, 0.126331, 0.134249, 0.148641, 0.175427" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.379446, 0.383647, 0.387428, 0.393609, 0.403170, 0.418926, 0.449841", \
            "0.380446, 0.384647, 0.388428, 0.394609, 0.404170, 0.419926, 0.450841", \
            "0.381446, 0.385647, 0.389428, 0.395609, 0.405170, 0.420926, 0.451841", \
            "0.382446, 0.386647, 0.390428, 0.396609, 0.406170, 0.421926, 0.452841", \
            "0.383446, 0.387647, 0.391428, 0.397609, 0.407170, 0.422926, 0.453841", \
            "0.385043, 0.389244, 0.393025, 0.399206, 0.408767, 0.424523, 0.455438", \
            "0.389155, 0.393356, 0.397137, 0.403318, 0.412879, 0.428635, 0.459550" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.107228, 0.111777, 0.115432, 0.121522, 0.130737, 0.147341, 0.178100", \
            "0.107479, 0.112028, 0.115683, 0.121773, 0.130988, 0.147592, 0.178351", \
            "0.107632, 0.112181, 0.115836, 0.121926, 0.131141, 0.147745, 0.178504", \
            "0.108317, 0.112866, 0.116521, 0.122611, 0.131826, 0.148430, 0.179189", \
            "0.110278, 0.114827, 0.118482, 0.124572, 0.133787, 0.150391, 0.181150", \
            "0.113378, 0.117927, 0.121582, 0.127672, 0.136887, 0.153491, 0.184250", \
            "0.117544, 0.122093, 0.125748, 0.131838, 0.141053, 0.157657, 0.188416" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.423662, 0.426381, 0.429384, 0.434141, 0.441654, 0.455812, 0.482632", \
            "0.424136, 0.426855, 0.429858, 0.434615, 0.442128, 0.456286, 0.483106", \
            "0.425136, 0.427855, 0.430858, 0.435615, 0.443128, 0.457286, 0.484106", \
            "0.426136, 0.428855, 0.431858, 0.436615, 0.444128, 0.458286, 0.485106", \
            "0.426396, 0.429115, 0.432118, 0.436875, 0.444388, 0.458546, 0.485366", \
            "0.429653, 0.432372, 0.435375, 0.440132, 0.447645, 0.461803, 0.488623", \
            "0.433654, 0.436373, 0.439376, 0.444133, 0.451646, 0.465804, 0.492624" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.105676, 0.108434, 0.111258, 0.116149, 0.124067, 0.138459, 0.165245", \
            "0.105807, 0.108565, 0.111389, 0.116280, 0.124198, 0.138590, 0.165376", \
            "0.105874, 0.108632, 0.111456, 0.116347, 0.124265, 0.138657, 0.165443", \
            "0.106827, 0.109585, 0.112409, 0.117300, 0.125218, 0.139610, 0.166396", \
            "0.108670, 0.111428, 0.114252, 0.119143, 0.127061, 0.141453, 0.168239", \
            "0.111840, 0.114598, 0.117422, 0.122313, 0.130231, 0.144623, 0.171409", \
            "0.115858, 0.118616, 0.121440, 0.126331, 0.134249, 0.148641, 0.175427" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.438066, 0.442267, 0.446048, 0.452229, 0.461790, 0.477546, 0.508461", \
            "0.439066, 0.443267, 0.447048, 0.453229, 0.462790, 0.478546, 0.509461", \
            "0.440066, 0.444267, 0.448048, 0.454229, 0.463790, 0.479546, 0.510461", \
            "0.441066, 0.445267, 0.449048, 0.455229, 0.464790, 0.480546, 0.511461", \
            "0.442066, 0.446267, 0.450048, 0.456229, 0.465790, 0.481546, 0.512461", \
            "0.443663, 0.447864, 0.451645, 0.457826, 0.467387, 0.483143, 0.514058", \
            "0.447775, 0.451976, 0.455757, 0.461938, 0.471499, 0.487255, 0.518170" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.107228, 0.111777, 0.115432, 0.121522, 0.130737, 0.147341, 0.178100", \
            "0.107479, 0.112028, 0.115683, 0.121773, 0.130988, 0.147592, 0.178351", \
            "0.107632, 0.112181, 0.115836, 0.121926, 0.131141, 0.147745, 0.178504", \
            "0.108317, 0.112866, 0.116521, 0.122611, 0.131826, 0.148430, 0.179189", \
            "0.110278, 0.114827, 0.118482, 0.124572, 0.133787, 0.150391, 0.181150", \
            "0.113378, 0.117927, 0.121582, 0.127672, 0.136887, 0.153491, 0.184250", \
            "0.117544, 0.122093, 0.125748, 0.131838, 0.141053, 0.157657, 0.188416" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b0 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.466886, 0.469605, 0.472608, 0.477365, 0.484878, 0.499036, 0.525856", \
            "0.467360, 0.470079, 0.473082, 0.477839, 0.485352, 0.499510, 0.526330", \
            "0.468360, 0.471079, 0.474082, 0.478839, 0.486352, 0.500510, 0.527330", \
            "0.469360, 0.472079, 0.475082, 0.479839, 0.487352, 0.501510, 0.528330", \
            "0.469620, 0.472339, 0.475342, 0.480099, 0.487612, 0.501770, 0.528590", \
            "0.472877, 0.475596, 0.478599, 0.483356, 0.490869, 0.505027, 0.531847", \
            "0.476878, 0.479597, 0.482600, 0.487357, 0.494870, 0.509028, 0.535848" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.105676, 0.108434, 0.111258, 0.116149, 0.124067, 0.138459, 0.165245", \
            "0.105807, 0.108565, 0.111389, 0.116280, 0.124198, 0.138590, 0.165376", \
            "0.105874, 0.108632, 0.111456, 0.116347, 0.124265, 0.138657, 0.165443", \
            "0.106827, 0.109585, 0.112409, 0.117300, 0.125218, 0.139610, 0.166396", \
            "0.108670, 0.111428, 0.114252, 0.119143, 0.127061, 0.141453, 0.168239", \
            "0.111840, 0.114598, 0.117422, 0.122313, 0.130231, 0.144623, 0.171409", \
            "0.115858, 0.118616, 0.121440, 0.126331, 0.134249, 0.148641, 0.175427" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.481290, 0.485491, 0.489272, 0.495453, 0.505014, 0.520770, 0.551685", \
            "0.482290, 0.486491, 0.490272, 0.496453, 0.506014, 0.521770, 0.552685", \
            "0.483290, 0.487491, 0.491272, 0.497453, 0.507014, 0.522770, 0.553685", \
            "0.484290, 0.488491, 0.492272, 0.498453, 0.508014, 0.523770, 0.554685", \
            "0.485290, 0.489491, 0.493272, 0.499453, 0.509014, 0.524770, 0.555685", \
            "0.486887, 0.491088, 0.494869, 0.501050, 0.510611, 0.526367, 0.557282", \
            "0.490999, 0.495200, 0.498981, 0.505162, 0.514723, 0.530479, 0.561394" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.107228, 0.111777, 0.115432, 0.121522, 0.130737, 0.147341, 0.178100", \
            "0.107479, 0.112028, 0.115683, 0.121773, 0.130988, 0.147592, 0.178351", \
            "0.107632, 0.112181, 0.115836, 0.121926, 0.131141, 0.147745, 0.178504", \
            "0.108317, 0.112866, 0.116521, 0.122611, 0.131826, 0.148430, 0.179189", \
            "0.110278, 0.114827, 0.118482, 0.124572, 0.133787, 0.150391, 0.181150", \
            "0.113378, 0.117927, 0.121582, 0.127672, 0.136887, 0.153491, 0.184250", \
            "0.117544, 0.122093, 0.125748, 0.131838, 0.141053, 0.157657, 0.188416" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&!EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b0";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.486874, 0.489593, 0.492596, 0.497353, 0.504866, 0.519024, 0.545844", \
            "0.487348, 0.490067, 0.493070, 0.497827, 0.505340, 0.519498, 0.546318", \
            "0.488348, 0.491067, 0.494070, 0.498827, 0.506340, 0.520498, 0.547318", \
            "0.489348, 0.492067, 0.495070, 0.499827, 0.507340, 0.521498, 0.548318", \
            "0.489608, 0.492327, 0.495330, 0.500087, 0.507600, 0.521758, 0.548578", \
            "0.492865, 0.495584, 0.498587, 0.503344, 0.510857, 0.525015, 0.551835", \
            "0.496866, 0.499585, 0.502588, 0.507345, 0.514858, 0.529016, 0.555836" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.105676, 0.108434, 0.111258, 0.116149, 0.124067, 0.138459, 0.165245", \
            "0.105807, 0.108565, 0.111389, 0.116280, 0.124198, 0.138590, 0.165376", \
            "0.105874, 0.108632, 0.111456, 0.116347, 0.124265, 0.138657, 0.165443", \
            "0.106827, 0.109585, 0.112409, 0.117300, 0.125218, 0.139610, 0.166396", \
            "0.108670, 0.111428, 0.114252, 0.119143, 0.127061, 0.141453, 0.168239", \
            "0.111840, 0.114598, 0.117422, 0.122313, 0.130231, 0.144623, 0.171409", \
            "0.115858, 0.118616, 0.121440, 0.126331, 0.134249, 0.148641, 0.175427" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.501278, 0.505479, 0.509260, 0.515441, 0.525002, 0.540758, 0.571673", \
            "0.502278, 0.506479, 0.510260, 0.516441, 0.526002, 0.541758, 0.572673", \
            "0.503278, 0.507479, 0.511260, 0.517441, 0.527002, 0.542758, 0.573673", \
            "0.504278, 0.508479, 0.512260, 0.518441, 0.528002, 0.543758, 0.574673", \
            "0.505278, 0.509479, 0.513260, 0.519441, 0.529002, 0.544758, 0.575673", \
            "0.506875, 0.511076, 0.514857, 0.521038, 0.530599, 0.546355, 0.577270", \
            "0.510987, 0.515188, 0.518969, 0.525150, 0.534711, 0.550467, 0.581382" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.107228, 0.111777, 0.115432, 0.121522, 0.130737, 0.147341, 0.178100", \
            "0.107479, 0.112028, 0.115683, 0.121773, 0.130988, 0.147592, 0.178351", \
            "0.107632, 0.112181, 0.115836, 0.121926, 0.131141, 0.147745, 0.178504", \
            "0.108317, 0.112866, 0.116521, 0.122611, 0.131826, 0.148430, 0.179189", \
            "0.110278, 0.114827, 0.118482, 0.124572, 0.133787, 0.150391, 0.181150", \
            "0.113378, 0.117927, 0.121582, 0.127672, 0.136887, 0.153491, 0.184250", \
            "0.117544, 0.122093, 0.125748, 0.131838, 0.141053, 0.157657, 0.188416" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&EMA[0]";
        sdf_cond : "RET1N == 1'b1 && CEN == 1'b0 && GWEN == 1'b1 && EMA[2] == 1'b1 && \
                EMA[1] == 1'b1 && EMA[0] == 1'b1";
        cell_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.529127, 0.531846, 0.534849, 0.539606, 0.547119, 0.561277, 0.588097", \
            "0.529601, 0.532320, 0.535323, 0.540080, 0.547593, 0.561751, 0.588571", \
            "0.530601, 0.533320, 0.536323, 0.541080, 0.548593, 0.562751, 0.589571", \
            "0.531601, 0.534320, 0.537323, 0.542080, 0.549593, 0.563751, 0.590571", \
            "0.531861, 0.534580, 0.537583, 0.542340, 0.549853, 0.564011, 0.590831", \
            "0.535118, 0.537837, 0.540840, 0.545597, 0.553110, 0.567268, 0.594088", \
            "0.539119, 0.541838, 0.544841, 0.549598, 0.557111, 0.571269, 0.598089" \
          );
        }
        retaining_rise(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.105676, 0.108434, 0.111258, 0.116149, 0.124067, 0.138459, 0.165245", \
            "0.105807, 0.108565, 0.111389, 0.116280, 0.124198, 0.138590, 0.165376", \
            "0.105874, 0.108632, 0.111456, 0.116347, 0.124265, 0.138657, 0.165443", \
            "0.106827, 0.109585, 0.112409, 0.117300, 0.125218, 0.139610, 0.166396", \
            "0.108670, 0.111428, 0.114252, 0.119143, 0.127061, 0.141453, 0.168239", \
            "0.111840, 0.114598, 0.117422, 0.122313, 0.130231, 0.144623, 0.171409", \
            "0.115858, 0.118616, 0.121440, 0.126331, 0.134249, 0.148641, 0.175427" \
          );
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        retain_rise_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403", \
            "0.009763, 0.015256, 0.021603, 0.034314, 0.058132, 0.107647, 0.208403" \
          );
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.543531, 0.547732, 0.551513, 0.557694, 0.567255, 0.583011, 0.613926", \
            "0.544531, 0.548732, 0.552513, 0.558694, 0.568255, 0.584011, 0.614926", \
            "0.545531, 0.549732, 0.553513, 0.559694, 0.569255, 0.585011, 0.615926", \
            "0.546531, 0.550732, 0.554513, 0.560694, 0.570255, 0.586011, 0.616926", \
            "0.547531, 0.551732, 0.555513, 0.561694, 0.571255, 0.587011, 0.617926", \
            "0.549128, 0.553329, 0.557110, 0.563291, 0.572852, 0.588608, 0.619523", \
            "0.553240, 0.557441, 0.561222, 0.567403, 0.576964, 0.592720, 0.623635" \
          );
        }
        retaining_fall(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_retain_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.107228, 0.111777, 0.115432, 0.121522, 0.130737, 0.147341, 0.178100", \
            "0.107479, 0.112028, 0.115683, 0.121773, 0.130988, 0.147592, 0.178351", \
            "0.107632, 0.112181, 0.115836, 0.121926, 0.131141, 0.147745, 0.178504", \
            "0.108317, 0.112866, 0.116521, 0.122611, 0.131826, 0.148430, 0.179189", \
            "0.110278, 0.114827, 0.118482, 0.124572, 0.133787, 0.150391, 0.181150", \
            "0.113378, 0.117927, 0.121582, 0.127672, 0.136887, 0.153491, 0.184250", \
            "0.117544, 0.122093, 0.125748, 0.131838, 0.141053, 0.157657, 0.188416" \
          );
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
        retain_fall_slew(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596", \
            "0.007672, 0.012284, 0.017670, 0.028352, 0.048652, 0.089954, 0.175596" \
          );
        }
      }
      internal_power() {
        related_pin : CLK;
        related_pg_pin : "VDDPE";
        when : "RET1N&!CEN&GWEN";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.028617, 0.028646, 0.028674, 0.028703, 0.028732, 0.028760, 0.028789", \
            "0.028646, 0.028674, 0.028703, 0.028732, 0.028760, 0.028789, 0.028818", \
            "0.028674, 0.028703, 0.028732, 0.028760, 0.028789, 0.028818, 0.028847", \
            "0.028703, 0.028732, 0.028760, 0.028789, 0.028818, 0.028847, 0.028876", \
            "0.028732, 0.028760, 0.028789, 0.028818, 0.028847, 0.028876, 0.028904", \
            "0.028760, 0.028789, 0.028818, 0.028847, 0.028876, 0.028904, 0.028933", \
            "0.028789, 0.028818, 0.028847, 0.028876, 0.028904, 0.028933, 0.028962" \
          );
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_outputload_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.001000, 0.007000, 0.014000, 0.028000, 0.054000, 0.107000, 0.214000");
          values (\
            "0.040064, 0.040104, 0.040144, 0.040184, 0.040224, 0.040264, 0.040305", \
            "0.040104, 0.040144, 0.040184, 0.040224, 0.040264, 0.040305, 0.040345", \
            "0.040144, 0.040184, 0.040224, 0.040264, 0.040305, 0.040345, 0.040385", \
            "0.040184, 0.040224, 0.040264, 0.040305, 0.040345, 0.040385, 0.040426", \
            "0.040224, 0.040264, 0.040305, 0.040345, 0.040385, 0.040426, 0.040466", \
            "0.040264, 0.040305, 0.040345, 0.040385, 0.040426, 0.040466, 0.040507", \
            "0.040305, 0.040345, 0.040385, 0.040426, 0.040466, 0.040507, 0.040547" \
          );
        }
      }
    }
    pin(CLK) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.010089;
      clock : true;
      max_transition : 0.063000;
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.168536, 0.168704, 0.168873, 0.169042, 0.169211, 0.169380, 0.169549");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("4.063911, 4.067975, 4.072042, 4.076114, 4.080191, 4.084272, 4.088355");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.213198, 0.213411, 0.213625, 0.213838, 0.214052, 0.214266, 0.214480");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("4.117958, 4.122076, 4.126198, 4.130324, 4.134455, 4.138588, 4.142726");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.213952, 0.214166, 0.214380, 0.214594, 0.214809, 0.215023, 0.215239");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("4.321856, 4.326177, 4.330503, 4.334833, 4.339170, 4.343508, 4.347851");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.214423, 0.214638, 0.214852, 0.215067, 0.215282, 0.215498, 0.215713");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&!EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("4.490535, 4.495025, 4.499519, 4.504020, 4.508525, 4.513033, 4.517545");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.215262, 0.215477, 0.215692, 0.215908, 0.216124, 0.216340, 0.216556");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("4.795402, 4.800198, 4.804999, 4.809803, 4.814613, 4.819427, 4.824246");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.217415, 0.217632, 0.217850, 0.218068, 0.218286, 0.218504, 0.218723");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&!EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.005205, 5.010210, 5.015221, 5.020235, 5.025256, 5.030282, 5.035311");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.217437, 0.217654, 0.217872, 0.218090, 0.218308, 0.218526, 0.218745");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&!EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.034244, 5.039277, 5.044316, 5.049361, 5.054410, 5.059465, 5.064524");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.219880, 0.220100, 0.220320, 0.220540, 0.220761, 0.220981, 0.221202");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for read mode */
      internal_power() {
        when : "RET1N&!CEN&GWEN&EMA[2]&EMA[1]&EMA[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.171603, 5.176774, 5.181951, 5.187132, 5.192319, 5.197512, 5.202709");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.234725, 0.234960, 0.235195, 0.235430, 0.235666, 0.235901, 0.236137");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("4.797183, 4.801980, 4.806782, 4.811589, 4.816400, 4.821216, 4.826037");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.279386, 0.279665, 0.279945, 0.280225, 0.280505, 0.280785, 0.281066");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.303454, 5.308758, 5.314067, 5.319381, 5.324701, 5.330025, 5.335356");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.292599, 0.292892, 0.293185, 0.293478, 0.293771, 0.294065, 0.294359");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.357859, 5.363216, 5.368580, 5.373947, 5.379321, 5.384701, 5.390086");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.293759, 0.294052, 0.294347, 0.294641, 0.294935, 0.295230, 0.295526");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.561452, 5.567013, 5.572581, 5.578152, 5.583731, 5.589315, 5.594904");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.293876, 0.294170, 0.294464, 0.294759, 0.295053, 0.295349, 0.295644");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.730183, 5.735913, 5.741648, 5.747389, 5.753138, 5.758890, 5.764649");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.294710, 0.295005, 0.295300, 0.295596, 0.295891, 0.296187, 0.296483");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.035092, 6.041129, 6.047169, 6.053216, 6.059270, 6.065328, 6.071394");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.296911, 0.297207, 0.297505, 0.297802, 0.298100, 0.298398, 0.298696");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.244938, 6.251183, 6.257434, 6.263692, 6.269956, 6.276225, 6.282502");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.297385, 0.297682, 0.297980, 0.298278, 0.298576, 0.298875, 0.299173");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.274368, 6.280643, 6.286923, 6.293210, 6.299502, 6.305803, 6.312108");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.247851, 0.248099, 0.248347, 0.248595, 0.248844, 0.249093, 0.249342");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("4.814837, 4.819652, 4.824471, 4.829296, 4.834126, 4.838959, 4.843798");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.292511, 0.292804, 0.293097, 0.293390, 0.293683, 0.293977, 0.294271");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.303985, 5.309290, 5.314598, 5.319913, 5.325233, 5.330559, 5.335888");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.293311, 0.293604, 0.293898, 0.294192, 0.294486, 0.294780, 0.295075");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.358393, 5.363753, 5.369117, 5.374485, 5.379860, 5.385240, 5.390626");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.293788, 0.294082, 0.294376, 0.294670, 0.294965, 0.295260, 0.295555");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.562007, 5.567569, 5.573136, 5.578710, 5.584289, 5.589873, 5.595463");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.294622, 0.294917, 0.295212, 0.295507, 0.295802, 0.296098, 0.296394");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.730756, 5.736486, 5.742223, 5.747965, 5.753714, 5.759467, 5.765226");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.296822, 0.297118, 0.297415, 0.297713, 0.298011, 0.298309, 0.298607");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.035696, 6.041732, 6.047773, 6.053822, 6.059876, 6.065936, 6.072002");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.296940, 0.297237, 0.297534, 0.297832, 0.298130, 0.298428, 0.298726");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.245562, 6.251808, 6.258060, 6.264318, 6.270583, 6.276852, 6.283130");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.299194, 0.299494, 0.299793, 0.300093, 0.300393, 0.300693, 0.300994");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.274995, 6.281270, 6.287552, 6.293838, 6.300133, 6.306433, 6.312739");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.247876, 0.248124, 0.248372, 0.248620, 0.248869, 0.249118, 0.249367");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.302395, 5.307697, 5.313005, 5.318318, 5.323636, 5.328960, 5.334289");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.292541, 0.292833, 0.293126, 0.293419, 0.293713, 0.294006, 0.294300");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.356786, 5.362144, 5.367506, 5.372873, 5.378246, 5.383625, 5.389009");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.293340, 0.293633, 0.293927, 0.294221, 0.294515, 0.294810, 0.295105");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.560339, 5.565900, 5.571466, 5.577038, 5.582615, 5.588196, 5.593785");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.293817, 0.294111, 0.294405, 0.294700, 0.294995, 0.295289, 0.295585");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.729037, 5.734766, 5.740500, 5.746241, 5.751987, 5.757740, 5.763497");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.294652, 0.294946, 0.295241, 0.295536, 0.295832, 0.296128, 0.296424");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.033887, 6.039919, 6.045960, 6.052006, 6.058059, 6.064115, 6.070180");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.296851, 0.297148, 0.297445, 0.297743, 0.298040, 0.298338, 0.298637");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.243689, 6.249934, 6.256184, 6.262440, 6.268701, 6.274970, 6.281246");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.296970, 0.297267, 0.297564, 0.297862, 0.298160, 0.298458, 0.298756");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.273113, 6.279386, 6.285666, 6.291951, 6.298243, 6.304541, 6.310845");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.299224, 0.299524, 0.299823, 0.300123, 0.300423, 0.300723, 0.301024");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.410086, 6.416496, 6.422913, 6.429336, 6.435765, 6.442200, 6.448643");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.247901, 0.248149, 0.248397, 0.248645, 0.248894, 0.249143, 0.249392");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.302924, 5.308228, 5.313535, 5.318849, 5.324169, 5.329492, 5.334822");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.292570, 0.292862, 0.293155, 0.293448, 0.293742, 0.294036, 0.294330");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.357323, 5.362679, 5.368043, 5.373410, 5.378784, 5.384162, 5.389548");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.293369, 0.293663, 0.293956, 0.294250, 0.294545, 0.294839, 0.295134");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.560895, 5.566457, 5.572022, 5.577596, 5.583173, 5.588756, 5.594344");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.293847, 0.294141, 0.294435, 0.294729, 0.295024, 0.295319, 0.295614");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("5.729610, 5.735339, 5.741075, 5.746816, 5.752562, 5.758315, 5.764074");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.294681, 0.294976, 0.295271, 0.295566, 0.295861, 0.296157, 0.296454");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.034490, 6.040523, 6.046564, 6.052610, 6.058664, 6.064722, 6.070787");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.296881, 0.297178, 0.297475, 0.297772, 0.298070, 0.298368, 0.298667");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.244313, 6.250558, 6.256809, 6.263065, 6.269329, 6.275598, 6.281873");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.297000, 0.297297, 0.297594, 0.297892, 0.298189, 0.298488, 0.298786");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.273741, 6.280014, 6.286295, 6.292581, 6.298874, 6.305172, 6.311477");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.299254, 0.299554, 0.299853, 0.300153, 0.300453, 0.300754, 0.301054");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for write mode */
      internal_power() {
        when : "RET1N&!CEN&!GWEN&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("6.410727, 6.417137, 6.423555, 6.429979, 6.436409, 6.442845, 6.449289");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.079049, 0.079128, 0.079207, 0.079286, 0.079365, 0.079445, 0.079524");
        }
      }
      /* Internal energy table for ds mode */
      internal_power() {
        when : "RET1N&CEN";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for ds mode */
      internal_power() {
        when : "RET1N&CEN";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.030201, 0.030231, 0.030262, 0.030292, 0.030322, 0.030353, 0.030383");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.049609, 0.049659, 0.049709, 0.049758, 0.049808, 0.049858, 0.049908");
        }
      }
      /* Internal energy table for precharge mode */
      internal_power() {
        when : "!RET1N";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
      }
      /* Internal energy table for precharge mode */
      internal_power() {
        when : "!RET1N";
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.030201, 0.030231, 0.030262, 0.030292, 0.030322, 0.030353, 0.030383");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_clockslew_energy_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.049609, 0.049659, 0.049709, 0.049758, 0.049808, 0.049858, 0.049908");
        }
      }
      minimum_period() {
        constraint : 0.373758;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.379236;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.401531;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.423216;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.481836;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.525060;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.545048;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.587301;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.379727;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.385205;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.407500;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.429185;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.487805;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.531029;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.551017;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.593270;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.532784;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.538262;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.560557;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.582242;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.640862;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.684086;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.704074;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.746327;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq0";
      }
      minimum_period() {
        constraint : 0.538993;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.544471;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.566766;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.588451;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.647071;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.690295;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.710283;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.752536;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&!EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq0";
      }
      minimum_period() {
        constraint : 0.390730;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.396208;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.418503;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.440188;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.498808;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.542032;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.562020;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.604273;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.390730;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.396208;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.418503;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.440188;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.498808;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.542032;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.562020;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.604273;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&!EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq0aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.532784;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.538262;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.560557;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.582242;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.640862;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.684086;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.704074;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.746327;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&!EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq0aEMASeq1";
      }
      minimum_period() {
        constraint : 0.538993;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.544471;
        when : "!STOV&RET1N&!EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.566766;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.588451;
        when : "!STOV&RET1N&!EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq0aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.647071;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.690295;
        when : "!STOV&RET1N&EMA[2]&!EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq0aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.710283;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&!EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq0aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 0.752536;
        when : "!STOV&RET1N&EMA[2]&EMA[1]&EMA[0]&EMAW[1]&EMAW[0]&EMAS";
        sdf_cond : "STOVeq0aRET1Neq1aEMA2eq1aEMA1eq1aEMA0eq1aEMAW1eq1aEMAW0eq1aEMASeq1";
      }
      minimum_period() {
        constraint : 1.505072;
        when : "STOV&RET1N";
        sdf_cond : "STOVeq1aRET1Neq1";
      }
      min_pulse_width() {
        constraint_high : 0.125497;
        constraint_low : 0.124677;
        when : "!STOV&RET1N&!CEN";
        sdf_cond : "STOVeq0aRET1Neq1aCENeq0";
      }
      min_pulse_width() {
        constraint_high : 0.752536;
        constraint_low : 0.752536;
        when : "STOV&RET1N&!CEN";
        sdf_cond : "STOVeq1aRET1Neq1aCENeq0";
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.105605, 0.105613, 0.105969, 0.106755, 0.108611, 0.111647, 0.115734");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.004445, 0.004488, 0.005488, 0.006488, 0.007488, 0.008488, 0.009488");
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.105605, 0.105613, 0.105969, 0.106755, 0.108611, 0.111647, 0.115734");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.004860, 0.004866, 0.004883, 0.005883, 0.006883, 0.007883, 0.008883");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.105605, 0.105613, 0.105969, 0.106755, 0.108611, 0.111647, 0.115734");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.004860, 0.004866, 0.004883, 0.005883, 0.006883, 0.007883, 0.008883");
        }
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.105605, 0.105613, 0.105969, 0.106755, 0.108611, 0.111647, 0.115734");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.004445, 0.004488, 0.005488, 0.006488, 0.007488, 0.008488, 0.009488");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.145608, 0.145793, 0.146127, 0.146877, 0.148607, 0.151817, 0.155824");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.004445, 0.004488, 0.005488, 0.006488, 0.007488, 0.008488, 0.009488");
        }
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.145608, 0.145793, 0.146127, 0.146877, 0.148607, 0.151817, 0.155824");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.004860, 0.004866, 0.004883, 0.005883, 0.006883, 0.007883, 0.008883");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_fall(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.145608, 0.145793, 0.146127, 0.146877, 0.148607, 0.151817, 0.155824");
        }
        fall_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.004860, 0.004866, 0.004883, 0.005883, 0.006883, 0.007883, 0.008883");
        }
        cell_rise(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_delay_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.145608, 0.145793, 0.146127, 0.146877, 0.148607, 0.151817, 0.155824");
        }
        rise_transition(gf12lp_1rw_lg12_w32_bit_cts1x7_clockslew_slew_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          values ("0.004445, 0.004488, 0.005488, 0.006488, 0.007488, 0.008488, 0.009488");
        }
      }
    }
    pin(CEN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005978;
      max_transition : 0.126000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.074023, 0.074029, 0.074581, 0.076195, 0.079896, 0.085510, 0.093174", \
            "0.073749, 0.073756, 0.074307, 0.075921, 0.079622, 0.085236, 0.092901", \
            "0.073561, 0.073568, 0.074119, 0.075733, 0.079434, 0.085048, 0.092713", \
            "0.072724, 0.072731, 0.073282, 0.074896, 0.078597, 0.084211, 0.091875", \
            "0.070920, 0.070926, 0.071477, 0.073092, 0.076792, 0.082407, 0.090071", \
            "0.068058, 0.068065, 0.068616, 0.070230, 0.073931, 0.079545, 0.087209", \
            "0.064253, 0.064260, 0.064811, 0.066425, 0.070126, 0.075740, 0.083404" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.064016, 0.064387, 0.065004, 0.066820, 0.069975, 0.074401, 0.080009", \
            "0.063016, 0.063387, 0.064004, 0.065820, 0.068975, 0.073401, 0.079009", \
            "0.062016, 0.062387, 0.063004, 0.064820, 0.067975, 0.072401, 0.078009", \
            "0.061016, 0.061387, 0.062004, 0.063820, 0.066975, 0.071401, 0.077009", \
            "0.060016, 0.060387, 0.061004, 0.062820, 0.065975, 0.070401, 0.076009", \
            "0.058153, 0.058524, 0.059141, 0.060957, 0.064112, 0.068538, 0.074146", \
            "0.053903, 0.054274, 0.054891, 0.056707, 0.059862, 0.064288, 0.069896" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.057682, 0.057596, 0.057152, 0.055368, 0.051509, 0.046123, 0.038660", \
            "0.057708, 0.057623, 0.057179, 0.055394, 0.051535, 0.046150, 0.038686", \
            "0.057964, 0.057878, 0.057434, 0.055649, 0.051791, 0.046405, 0.038941", \
            "0.058886, 0.058800, 0.058356, 0.056572, 0.052713, 0.047328, 0.039864", \
            "0.060712, 0.060627, 0.060183, 0.058398, 0.054539, 0.049154, 0.041690", \
            "0.063782, 0.063697, 0.063253, 0.061468, 0.057610, 0.052224, 0.044760", \
            "0.067952, 0.067866, 0.067422, 0.065637, 0.061779, 0.056393, 0.048930" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.066346, 0.066236, 0.065586, 0.063824, 0.060447, 0.056160, 0.050359", \
            "0.066420, 0.066310, 0.065660, 0.063899, 0.060521, 0.056235, 0.050433", \
            "0.066669, 0.066560, 0.065909, 0.064148, 0.060771, 0.056484, 0.050683", \
            "0.067586, 0.067476, 0.066826, 0.065064, 0.061687, 0.057400, 0.051599", \
            "0.069407, 0.069298, 0.068647, 0.066886, 0.063509, 0.059222, 0.053421", \
            "0.072487, 0.072377, 0.071727, 0.069966, 0.066588, 0.062302, 0.056500", \
            "0.076659, 0.076550, 0.075899, 0.074138, 0.070761, 0.066474, 0.060673" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.409229, 0.409178, 0.408154, 0.406379, 0.402352, 0.396712, 0.389671", \
            "0.409292, 0.409241, 0.408217, 0.406442, 0.402415, 0.396775, 0.389734", \
            "0.409434, 0.409383, 0.408359, 0.406584, 0.402557, 0.396917, 0.389876", \
            "0.410351, 0.410299, 0.409276, 0.407500, 0.403473, 0.397834, 0.390793", \
            "0.412114, 0.412062, 0.411039, 0.409263, 0.405236, 0.399597, 0.392556", \
            "0.415353, 0.415301, 0.414278, 0.412502, 0.408475, 0.402836, 0.395795", \
            "0.419455, 0.419403, 0.418380, 0.416604, 0.412577, 0.406938, 0.399897" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.858928, 0.857798, 0.856668, 0.856155, 0.852154, 0.845568, 0.835810", \
            "0.860058, 0.858927, 0.857797, 0.857284, 0.853283, 0.846695, 0.836936", \
            "0.861188, 0.860057, 0.858927, 0.858413, 0.854412, 0.847823, 0.838062", \
            "0.863426, 0.862295, 0.861164, 0.860650, 0.856652, 0.850066, 0.840308", \
            "0.872476, 0.871343, 0.870211, 0.869695, 0.865702, 0.859116, 0.849358", \
            "0.885648, 0.884513, 0.883378, 0.882860, 0.878874, 0.872288, 0.862530", \
            "0.905164, 0.904025, 0.902887, 0.902366, 0.898390, 0.891804, 0.882046" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("0.170253, 0.170423, 0.170593, 0.170764, 0.170935, 0.171106, 0.171277");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("0.297177, 0.297474, 0.297772, 0.298070, 0.298368, 0.298666, 0.298965");
        }
      }
    }
    pin(GWEN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002536;
      max_transition : 0.126000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.071280, 0.071378, 0.072357, 0.074426, 0.079018, 0.087748, 0.101111", \
            "0.071092, 0.071190, 0.072168, 0.074238, 0.078830, 0.087560, 0.100923", \
            "0.070802, 0.070900, 0.071878, 0.073948, 0.078540, 0.087270, 0.100633", \
            "0.070032, 0.070130, 0.071109, 0.073178, 0.077771, 0.086501, 0.099864", \
            "0.068260, 0.068358, 0.069336, 0.071406, 0.075998, 0.084728, 0.098091", \
            "0.065119, 0.065217, 0.066196, 0.068265, 0.072858, 0.081588, 0.094950", \
            "0.061143, 0.061241, 0.062220, 0.064289, 0.068882, 0.077612, 0.090974" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.068175, 0.068599, 0.069296, 0.071415, 0.075729, 0.082971, 0.092283", \
            "0.068162, 0.068586, 0.069283, 0.071402, 0.075715, 0.082958, 0.092270", \
            "0.067769, 0.068194, 0.068891, 0.071010, 0.075323, 0.082566, 0.091878", \
            "0.066976, 0.067400, 0.068097, 0.070217, 0.074530, 0.081772, 0.091084", \
            "0.065148, 0.065572, 0.066269, 0.068388, 0.072702, 0.079944, 0.089256", \
            "0.062233, 0.062658, 0.063354, 0.065474, 0.069787, 0.077030, 0.086342", \
            "0.058103, 0.058527, 0.059224, 0.061343, 0.065656, 0.072899, 0.082211" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.055929, 0.055873, 0.054824, 0.052888, 0.048232, 0.039342, 0.029234", \
            "0.055960, 0.055905, 0.054856, 0.052920, 0.048264, 0.039373, 0.029360", \
            "0.056162, 0.056106, 0.055057, 0.053121, 0.048465, 0.039575, 0.029740", \
            "0.057164, 0.057109, 0.056059, 0.054123, 0.049467, 0.040577, 0.030515", \
            "0.059017, 0.058962, 0.057912, 0.055976, 0.051321, 0.042430, 0.032293", \
            "0.062136, 0.062080, 0.061031, 0.059095, 0.054439, 0.045549, 0.035535", \
            "0.066200, 0.066145, 0.065095, 0.063159, 0.058503, 0.049613, 0.039658" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.061753, 0.061693, 0.060608, 0.058669, 0.054231, 0.046955, 0.037551", \
            "0.061765, 0.061705, 0.060620, 0.058680, 0.054243, 0.046967, 0.037563", \
            "0.062009, 0.061949, 0.060864, 0.058924, 0.054487, 0.047211, 0.037806", \
            "0.062892, 0.062832, 0.061747, 0.059808, 0.055370, 0.048094, 0.038690", \
            "0.064773, 0.064713, 0.063628, 0.061688, 0.057251, 0.049975, 0.040570", \
            "0.067938, 0.067878, 0.066793, 0.064853, 0.060416, 0.053140, 0.043735", \
            "0.071991, 0.071932, 0.070846, 0.068907, 0.064469, 0.057193, 0.047789" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("0.098109, 0.098207, 0.098305, 0.098404, 0.098502, 0.098600, 0.098699");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("0.066635, 0.066701, 0.066768, 0.066835, 0.066902, 0.066969, 0.067036");
        }
      }
    }
    bus(A) {
      bus_type : gf12lp_1rw_lg12_w32_bit_A;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002481;
      max_transition : 0.126000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.129575, 0.129857, 0.130807, 0.132873, 0.137321, 0.145171, 0.156804", \
            "0.128575, 0.128857, 0.129807, 0.131873, 0.136321, 0.144170, 0.155804", \
            "0.127575, 0.127857, 0.128807, 0.130873, 0.135321, 0.143170, 0.154804", \
            "0.126575, 0.126857, 0.127807, 0.129873, 0.134321, 0.142170, 0.153804", \
            "0.125575, 0.125857, 0.126807, 0.128873, 0.133321, 0.141170, 0.152804", \
            "0.123439, 0.123721, 0.124671, 0.126737, 0.131185, 0.139034, 0.150669", \
            "0.119283, 0.119565, 0.120515, 0.122581, 0.127028, 0.134878, 0.146513" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.113633, 0.113859, 0.114850, 0.116639, 0.120507, 0.126115, 0.132957", \
            "0.113440, 0.113666, 0.114656, 0.116445, 0.120314, 0.125921, 0.132763", \
            "0.113269, 0.113495, 0.114485, 0.116274, 0.120143, 0.125750, 0.132592", \
            "0.112491, 0.112716, 0.113707, 0.115496, 0.119364, 0.124972, 0.131814", \
            "0.110479, 0.110705, 0.111695, 0.113484, 0.117353, 0.122960, 0.129802", \
            "0.107556, 0.107782, 0.108772, 0.110561, 0.114430, 0.120037, 0.126880", \
            "0.103304, 0.103530, 0.104521, 0.106310, 0.110178, 0.115785, 0.122628" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.060362, 0.060326, 0.059449, 0.057610, 0.053066, 0.044923, 0.033876", \
            "0.060421, 0.060385, 0.059508, 0.057669, 0.053125, 0.044982, 0.033935", \
            "0.060583, 0.060547, 0.059669, 0.057831, 0.053286, 0.045144, 0.034097", \
            "0.061470, 0.061435, 0.060557, 0.058719, 0.054174, 0.046031, 0.034985", \
            "0.063367, 0.063331, 0.062453, 0.060615, 0.056070, 0.047928, 0.036881", \
            "0.066499, 0.066463, 0.065585, 0.063747, 0.059202, 0.051060, 0.040013", \
            "0.070567, 0.070531, 0.069653, 0.067815, 0.063270, 0.055128, 0.044081" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.064417, 0.064366, 0.063342, 0.061567, 0.057540, 0.051900, 0.044859", \
            "0.064480, 0.064429, 0.063405, 0.061630, 0.057602, 0.051963, 0.044922", \
            "0.064622, 0.064571, 0.063547, 0.061772, 0.057745, 0.052105, 0.045064", \
            "0.065538, 0.065487, 0.064463, 0.062688, 0.058661, 0.053022, 0.045980", \
            "0.067301, 0.067250, 0.066226, 0.064451, 0.060424, 0.054784, 0.047743", \
            "0.070540, 0.070489, 0.069465, 0.067690, 0.063663, 0.058023, 0.050982", \
            "0.074642, 0.074591, 0.073567, 0.071792, 0.067765, 0.062126, 0.055084" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("0.102198, 0.102300, 0.102402, 0.102505, 0.102607, 0.102710, 0.102812");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("0.093234, 0.093328, 0.093421, 0.093514, 0.093608, 0.093701, 0.093795");
        }
      }
    }
    bus(D) {
      bus_type : gf12lp_1rw_lg12_w32_bit_D;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : CLK;
      }
      capacitance : 0.001947;
      max_transition : 0.126000;
      pin(D[31]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[31]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN31eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[31]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN31eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[31]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[31]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[30]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[30]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN30eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[30]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN30eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[30]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[30]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[29]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[29]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN29eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[29]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN29eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[29]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[29]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[28]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[28]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN28eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[28]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN28eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[28]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[28]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[27]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[27]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN27eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[27]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN27eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[27]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[27]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[26]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[26]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN26eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[26]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN26eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[26]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[26]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[25]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[25]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN25eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[25]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN25eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[25]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[25]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[24]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[24]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN24eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[24]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN24eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[24]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[24]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[23]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[23]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN23eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[23]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN23eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[23]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[23]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[22]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[22]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN22eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[22]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN22eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[22]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[22]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[21]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[21]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN21eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[21]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN21eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[21]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[21]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[20]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[20]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN20eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[20]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN20eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[20]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[20]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[19]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[19]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN19eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[19]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN19eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[19]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[19]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[18]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[18]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN18eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[18]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN18eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[18]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[18]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[17]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[17]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN17eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[17]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN17eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[17]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[17]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[16]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[16]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN16eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[16]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN16eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[16]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[16]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[15]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[15]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN15eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[15]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN15eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[15]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[15]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[14]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[14]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN14eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[14]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN14eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[14]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[14]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[13]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[13]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN13eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[13]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN13eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[13]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[13]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[12]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[12]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN12eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[12]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN12eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[12]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[12]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[11]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[11]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN11eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[11]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN11eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[11]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[11]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[10]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[10]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN10eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[10]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN10eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[10]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[10]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[9]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[9]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN9eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[9]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN9eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[9]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[9]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[8]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[8]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN8eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[8]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN8eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[8]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[8]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[7]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[7]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN7eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[7]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN7eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[7]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[7]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[6]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[6]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN6eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[6]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN6eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[6]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[6]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[5]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[5]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN5eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[5]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN5eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[5]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[5]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[4]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[4]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN4eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[4]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN4eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[4]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[4]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[3]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[3]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN3eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[3]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN3eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[3]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[3]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[2]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[2]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN2eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[2]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN2eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[2]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[2]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[1]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[1]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN1eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[1]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN1eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[1]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[1]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
      pin(D[0]) {
        direction : input;
        timing() {
          related_pin : CLK;
          timing_type : setup_rising;
          when : "RET1N&!CEN&!WEN[0]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN0eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.014448, 0.014513, 0.015091, 0.016896, 0.020417, 0.026847, 0.035693", \
              "0.014215, 0.014280, 0.014858, 0.016663, 0.020184, 0.026614, 0.035460", \
              "0.013996, 0.014060, 0.014638, 0.016444, 0.019965, 0.026394, 0.035240", \
              "0.012988, 0.013052, 0.013630, 0.015436, 0.018957, 0.025386, 0.034232", \
              "0.011195, 0.011259, 0.011837, 0.013643, 0.017163, 0.023593, 0.032439", \
              "0.008200, 0.008265, 0.008843, 0.010648, 0.014169, 0.020599, 0.029444", \
              "0.004140, 0.004205, 0.004783, 0.006588, 0.010109, 0.016539, 0.025385" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.013333, 0.013436, 0.013839, 0.015602, 0.019243, 0.025332, 0.033442", \
              "0.013151, 0.013254, 0.013656, 0.015420, 0.019061, 0.025150, 0.033260", \
              "0.012741, 0.012844, 0.013247, 0.015010, 0.018652, 0.024741, 0.032850", \
              "0.012009, 0.012112, 0.012514, 0.014277, 0.017919, 0.024008, 0.032117", \
              "0.010393, 0.010496, 0.010898, 0.012662, 0.016303, 0.022392, 0.030502", \
              "0.007026, 0.007129, 0.007531, 0.009295, 0.012936, 0.019025, 0.027135", \
              "0.003189, 0.003292, 0.003695, 0.005458, 0.009100, 0.015189, 0.023298" \
            );
          }
        }
        timing() {
          related_pin : CLK;
          timing_type : hold_rising;
          when : "RET1N&!CEN&!WEN[0]&!GWEN";
          sdf_cond : "RET1Neq1aCENeq0aWEN0eq0aGWENeq0";
          rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.104662, 0.104465, 0.103813, 0.102078, 0.098366, 0.092072, 0.083083", \
              "0.104727, 0.104531, 0.103879, 0.102144, 0.098431, 0.092138, 0.083148", \
              "0.104875, 0.104679, 0.104026, 0.102292, 0.098579, 0.092286, 0.083296", \
              "0.105683, 0.105486, 0.104834, 0.103099, 0.099387, 0.093093, 0.084104", \
              "0.107636, 0.107440, 0.106788, 0.105053, 0.101340, 0.095047, 0.086058", \
              "0.110814, 0.110618, 0.109965, 0.108231, 0.104518, 0.098224, 0.089235", \
              "0.114860, 0.114663, 0.114011, 0.112276, 0.108564, 0.102270, 0.093281" \
            );
          }
          fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
            index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
            index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values (\
              "0.103012, 0.102865, 0.102418, 0.100777, 0.097079, 0.090948, 0.082775", \
              "0.103104, 0.102958, 0.102511, 0.100869, 0.097172, 0.091041, 0.082867", \
              "0.103257, 0.103110, 0.102664, 0.101022, 0.097324, 0.091193, 0.083020", \
              "0.104098, 0.103952, 0.103505, 0.101864, 0.098166, 0.092035, 0.083862", \
              "0.105981, 0.105834, 0.105387, 0.103746, 0.100048, 0.093917, 0.085744", \
              "0.109212, 0.109066, 0.108619, 0.106978, 0.103280, 0.097149, 0.088976", \
              "0.113196, 0.113050, 0.112603, 0.110962, 0.107264, 0.101133, 0.092960" \
            );
          }
        }
        internal_power() {
          when : "WEN[0]&GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.033280, 0.033442, 0.033475, 0.034184, 0.034218, 0.034253, 0.034287");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.022695, 0.022872, 0.022895, 0.022918, 0.022940, 0.022963, 0.022986");
          }
        }
        internal_power() {
          when : "!WEN[0]&!GWEN";
          related_pg_pin : "VDDPE";
          rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.035887, 0.036630, 0.036667, 0.036703, 0.036740, 0.037054, 0.037091");
          }
          fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
            index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
            values ("0.025335, 0.025787, 0.025813, 0.025839, 0.025865, 0.025890, 0.025916");
          }
        }
      }
    }
    bus(WEN) {
      bus_type : gf12lp_1rw_lg12_w32_bit_WEN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002216;
      max_transition : 0.126000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.010775, 0.011775, 0.012775, 0.013776, 0.015841, 0.022829, 0.032594", \
            "0.010561, 0.011561, 0.012561, 0.013561, 0.015627, 0.022615, 0.032380", \
            "0.010428, 0.011428, 0.012428, 0.013428, 0.015494, 0.022482, 0.032247", \
            "0.009544, 0.010544, 0.011544, 0.012544, 0.014609, 0.021597, 0.031362", \
            "0.007605, 0.008605, 0.009605, 0.010605, 0.012671, 0.019659, 0.029424", \
            "0.004394, 0.005394, 0.006394, 0.007394, 0.009459, 0.016447, 0.026212", \
            "0.000354, 0.001354, 0.002354, 0.003354, 0.005420, 0.012408, 0.022173" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.005165, 0.005222, 0.005718, 0.007146, 0.010875, 0.017589, 0.027224", \
            "0.005046, 0.005103, 0.005599, 0.007027, 0.010756, 0.017470, 0.027105", \
            "0.004856, 0.004914, 0.005409, 0.006837, 0.010566, 0.017281, 0.026915", \
            "0.004130, 0.004187, 0.004682, 0.006110, 0.009840, 0.016554, 0.026188", \
            "0.002160, 0.002217, 0.002712, 0.004140, 0.007870, 0.014584, 0.024218", \
            "0.000000, 0.000000, 0.000000, 0.000957, 0.004686, 0.011400, 0.021035", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000632, 0.007346, 0.016980" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.101413, 0.101328, 0.100985, 0.099588, 0.096220, 0.089364, 0.080062", \
            "0.101652, 0.101567, 0.101224, 0.099827, 0.096459, 0.089603, 0.080302", \
            "0.101900, 0.101815, 0.101472, 0.100075, 0.096708, 0.089851, 0.080550", \
            "0.102715, 0.102630, 0.102288, 0.100891, 0.097523, 0.090666, 0.081365", \
            "0.104363, 0.104277, 0.103935, 0.102538, 0.099170, 0.092313, 0.083012", \
            "0.107683, 0.107598, 0.107256, 0.105859, 0.102491, 0.095634, 0.086333", \
            "0.111693, 0.111608, 0.111266, 0.109869, 0.106501, 0.099644, 0.090343" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.106865, 0.106767, 0.106338, 0.104935, 0.101314, 0.094475, 0.085088", \
            "0.106966, 0.106868, 0.106439, 0.105036, 0.101415, 0.094576, 0.085189", \
            "0.107378, 0.107280, 0.106851, 0.105448, 0.101827, 0.094988, 0.085601", \
            "0.108122, 0.108024, 0.107595, 0.106191, 0.102571, 0.095732, 0.086345", \
            "0.109861, 0.109763, 0.109334, 0.107930, 0.104309, 0.097470, 0.088084", \
            "0.113044, 0.112946, 0.112517, 0.111114, 0.107493, 0.100654, 0.091267", \
            "0.117006, 0.116908, 0.116479, 0.115076, 0.111455, 0.104616, 0.095229" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("0.035069, 0.035104, 0.035140, 0.035175, 0.035210, 0.035245, 0.035280");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("0.020852, 0.020873, 0.020893, 0.020914, 0.021288, 0.021310, 0.021331");
        }
      }
    }
    pin(STOV) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002560;
      max_transition : 0.126000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.407202, 0.407484, 0.408434, 0.410500, 0.414947, 0.422797, 0.434431", \
            "0.406202, 0.406484, 0.407434, 0.409500, 0.413947, 0.421797, 0.433431", \
            "0.405202, 0.405484, 0.406434, 0.408500, 0.412947, 0.420797, 0.432431", \
            "0.404202, 0.404484, 0.405434, 0.407500, 0.411947, 0.419797, 0.431431", \
            "0.403202, 0.403484, 0.404434, 0.406500, 0.410947, 0.418797, 0.430431", \
            "0.401066, 0.401348, 0.402298, 0.404364, 0.408811, 0.416661, 0.428295", \
            "0.396910, 0.397192, 0.398142, 0.400208, 0.404655, 0.412505, 0.424139" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.405637, 0.405863, 0.406854, 0.408643, 0.412511, 0.418119, 0.424961", \
            "0.405444, 0.405670, 0.406660, 0.408449, 0.412318, 0.417925, 0.424767", \
            "0.405273, 0.405499, 0.406489, 0.408278, 0.412147, 0.417754, 0.424596", \
            "0.404495, 0.404720, 0.405711, 0.407500, 0.411368, 0.416976, 0.423818", \
            "0.402483, 0.402709, 0.403699, 0.405488, 0.409357, 0.414964, 0.421806", \
            "0.399560, 0.399786, 0.400776, 0.402565, 0.406434, 0.412041, 0.418884", \
            "0.395308, 0.395534, 0.396525, 0.398314, 0.402182, 0.407789, 0.414632" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.754179, 0.754143, 0.753266, 0.751427, 0.746883, 0.738740, 0.727693", \
            "0.754238, 0.754202, 0.753325, 0.751486, 0.746942, 0.738799, 0.727752", \
            "0.754400, 0.754364, 0.753486, 0.751648, 0.747103, 0.738961, 0.727914", \
            "0.755287, 0.755252, 0.754374, 0.752536, 0.747991, 0.739848, 0.728802", \
            "0.757184, 0.757148, 0.756270, 0.754432, 0.749887, 0.741745, 0.730698", \
            "0.760316, 0.760280, 0.759402, 0.757564, 0.753019, 0.744877, 0.733830", \
            "0.764384, 0.764348, 0.763470, 0.761632, 0.757087, 0.748945, 0.737898" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.754265, 0.754214, 0.753190, 0.751415, 0.747388, 0.741748, 0.734707", \
            "0.754328, 0.754277, 0.753253, 0.751478, 0.747451, 0.741811, 0.734770", \
            "0.754470, 0.754419, 0.753395, 0.751620, 0.747593, 0.741953, 0.734912", \
            "0.755387, 0.755335, 0.754312, 0.752536, 0.748509, 0.742870, 0.735829", \
            "0.757150, 0.757098, 0.756075, 0.754299, 0.750272, 0.744633, 0.737592", \
            "0.760389, 0.760337, 0.759314, 0.757538, 0.753511, 0.747872, 0.740831", \
            "0.764491, 0.764439, 0.763416, 0.761640, 0.757613, 0.751974, 0.744933" \
          );
        }
      }
    }
    bus(EMA) {
      bus_type : gf12lp_1rw_lg12_w32_bit_EMA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002000;
      max_transition : 0.126000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.129575, 0.129857, 0.130807, 0.132873, 0.137321, 0.145171, 0.156804", \
            "0.128575, 0.128857, 0.129807, 0.131873, 0.136321, 0.144170, 0.155804", \
            "0.127575, 0.127857, 0.128807, 0.130873, 0.135321, 0.143170, 0.154804", \
            "0.126575, 0.126857, 0.127807, 0.129873, 0.134321, 0.142170, 0.153804", \
            "0.125575, 0.125857, 0.126807, 0.128873, 0.133321, 0.141170, 0.152804", \
            "0.123439, 0.123721, 0.124671, 0.126737, 0.131185, 0.139034, 0.150669", \
            "0.119283, 0.119565, 0.120515, 0.122581, 0.127028, 0.134878, 0.146513" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.113633, 0.113859, 0.114850, 0.116639, 0.120507, 0.126115, 0.132957", \
            "0.113440, 0.113666, 0.114656, 0.116445, 0.120314, 0.125921, 0.132763", \
            "0.113269, 0.113495, 0.114485, 0.116274, 0.120143, 0.125750, 0.132592", \
            "0.112491, 0.112716, 0.113707, 0.115496, 0.119364, 0.124972, 0.131814", \
            "0.110479, 0.110705, 0.111695, 0.113484, 0.117353, 0.122960, 0.129802", \
            "0.107556, 0.107782, 0.108772, 0.110561, 0.114430, 0.120037, 0.126880", \
            "0.103304, 0.103530, 0.104521, 0.106310, 0.110178, 0.115785, 0.122628" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.058141, 0.058084, 0.057085, 0.055124, 0.050943, 0.045184, 0.037441", \
            "0.059141, 0.059084, 0.058085, 0.056124, 0.051943, 0.046184, 0.038441", \
            "0.060141, 0.060084, 0.059085, 0.057124, 0.052943, 0.047184, 0.039441", \
            "0.061141, 0.061084, 0.060085, 0.058124, 0.053943, 0.048184, 0.040441", \
            "0.062141, 0.062084, 0.061085, 0.059124, 0.054943, 0.049184, 0.041441", \
            "0.064332, 0.064275, 0.063276, 0.061315, 0.057134, 0.051375, 0.043632", \
            "0.068400, 0.068343, 0.067345, 0.065383, 0.061202, 0.055443, 0.047700" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.054365, 0.053365, 0.053299, 0.051398, 0.047465, 0.042681, 0.036488", \
            "0.054521, 0.053521, 0.053456, 0.051555, 0.047621, 0.042838, 0.036644", \
            "0.054741, 0.053741, 0.053676, 0.051775, 0.047842, 0.043058, 0.036865", \
            "0.055658, 0.054658, 0.054593, 0.052692, 0.048758, 0.043975, 0.037781", \
            "0.057495, 0.056495, 0.056430, 0.054529, 0.050596, 0.045812, 0.039619", \
            "0.060550, 0.059550, 0.059485, 0.057584, 0.053651, 0.048867, 0.042674", \
            "0.064748, 0.063748, 0.063683, 0.061781, 0.057848, 0.053064, 0.046871" \
          );
        }
      }
    }
    bus(EMAW) {
      bus_type : gf12lp_1rw_lg12_w32_bit_EMAW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003137;
      max_transition : 0.126000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.129575, 0.129857, 0.130807, 0.132873, 0.137321, 0.145171, 0.156804", \
            "0.128575, 0.128857, 0.129807, 0.131873, 0.136321, 0.144170, 0.155804", \
            "0.127575, 0.127857, 0.128807, 0.130873, 0.135321, 0.143170, 0.154804", \
            "0.126575, 0.126857, 0.127807, 0.129873, 0.134321, 0.142170, 0.153804", \
            "0.125575, 0.125857, 0.126807, 0.128873, 0.133321, 0.141170, 0.152804", \
            "0.123439, 0.123721, 0.124671, 0.126737, 0.131185, 0.139034, 0.150669", \
            "0.119283, 0.119565, 0.120515, 0.122581, 0.127028, 0.134878, 0.146513" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.113633, 0.113859, 0.114850, 0.116639, 0.120507, 0.126115, 0.132957", \
            "0.113440, 0.113666, 0.114656, 0.116445, 0.120314, 0.125921, 0.132763", \
            "0.113269, 0.113495, 0.114485, 0.116274, 0.120143, 0.125750, 0.132592", \
            "0.112491, 0.112716, 0.113707, 0.115496, 0.119364, 0.124972, 0.131814", \
            "0.110479, 0.110705, 0.111695, 0.113484, 0.117353, 0.122960, 0.129802", \
            "0.107556, 0.107782, 0.108772, 0.110561, 0.114430, 0.120037, 0.126880", \
            "0.103304, 0.103530, 0.104521, 0.106310, 0.110178, 0.115785, 0.122628" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.013386, 0.013182, 0.012191, 0.010759, 0.009033, 0.007149, 0.005253", \
            "0.013399, 0.013196, 0.012205, 0.010773, 0.009047, 0.007163, 0.005267", \
            "0.013535, 0.013331, 0.012340, 0.010908, 0.009182, 0.007298, 0.005402", \
            "0.014096, 0.013892, 0.012902, 0.011470, 0.009743, 0.007859, 0.005964", \
            "0.015795, 0.015591, 0.014600, 0.013168, 0.011442, 0.009558, 0.007662", \
            "0.019709, 0.019506, 0.018515, 0.017083, 0.015356, 0.013472, 0.011576", \
            "0.026061, 0.025857, 0.024866, 0.023434, 0.021708, 0.019824, 0.017928" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.013151, 0.012957, 0.011964, 0.010457, 0.008641, 0.006561, 0.004180", \
            "0.013161, 0.012966, 0.011973, 0.010467, 0.008650, 0.006570, 0.004190", \
            "0.013243, 0.013048, 0.012055, 0.010549, 0.008732, 0.006652, 0.004272", \
            "0.013846, 0.013652, 0.012658, 0.011152, 0.009336, 0.007255, 0.004875", \
            "0.015511, 0.015316, 0.014323, 0.012817, 0.011000, 0.008920, 0.006540", \
            "0.019424, 0.019229, 0.018236, 0.016730, 0.014913, 0.012833, 0.010453", \
            "0.025809, 0.025615, 0.024622, 0.023115, 0.021299, 0.019219, 0.016838" \
          );
        }
      }
    }
    pin(EMAS) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003344;
      max_transition : 0.126000;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.129575, 0.129857, 0.130807, 0.132873, 0.137321, 0.145171, 0.156804", \
            "0.128575, 0.128857, 0.129807, 0.131873, 0.136321, 0.144170, 0.155804", \
            "0.127575, 0.127857, 0.128807, 0.130873, 0.135321, 0.143170, 0.154804", \
            "0.126575, 0.126857, 0.127807, 0.129873, 0.134321, 0.142170, 0.153804", \
            "0.125575, 0.125857, 0.126807, 0.128873, 0.133321, 0.141170, 0.152804", \
            "0.123439, 0.123721, 0.124671, 0.126737, 0.131185, 0.139034, 0.150669", \
            "0.119283, 0.119565, 0.120515, 0.122581, 0.127028, 0.134878, 0.146513" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.113633, 0.113859, 0.114850, 0.116639, 0.120507, 0.126115, 0.132957", \
            "0.113440, 0.113666, 0.114656, 0.116445, 0.120314, 0.125921, 0.132763", \
            "0.113269, 0.113495, 0.114485, 0.116274, 0.120143, 0.125750, 0.132592", \
            "0.112491, 0.112716, 0.113707, 0.115496, 0.119364, 0.124972, 0.131814", \
            "0.110479, 0.110705, 0.111695, 0.113484, 0.117353, 0.122960, 0.129802", \
            "0.107556, 0.107782, 0.108772, 0.110561, 0.114430, 0.120037, 0.126880", \
            "0.103304, 0.103530, 0.104521, 0.106310, 0.110178, 0.115785, 0.122628" \
          );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        when : "RET1N&!CEN";
        sdf_cond : "RET1Neq1aCENeq0";
        rise_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.043421, 0.042421, 0.041421, 0.040609, 0.036363, 0.030294, 0.022225", \
            "0.043469, 0.042469, 0.041469, 0.040657, 0.036411, 0.030342, 0.022273", \
            "0.043696, 0.042696, 0.041696, 0.040884, 0.036638, 0.030569, 0.022500", \
            "0.044633, 0.043633, 0.042633, 0.041822, 0.037576, 0.031506, 0.023437", \
            "0.046472, 0.045472, 0.044472, 0.043660, 0.039414, 0.033345, 0.025276", \
            "0.049650, 0.048650, 0.047650, 0.046838, 0.042592, 0.036523, 0.028454", \
            "0.053712, 0.052712, 0.051712, 0.050900, 0.046654, 0.040585, 0.032516" \
          );
        }
        fall_constraint(gf12lp_1rw_lg12_w32_bit_clockslew_inputslew_setuphold_template) {
          index_1 ("0.000203, 0.001000, 0.003000, 0.007000, 0.015000, 0.031000, 0.063000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.043421, 0.042421, 0.041421, 0.040609, 0.036363, 0.030294, 0.022225", \
            "0.043469, 0.042469, 0.041469, 0.040657, 0.036411, 0.030342, 0.022273", \
            "0.043696, 0.042696, 0.041696, 0.040884, 0.036638, 0.030569, 0.022500", \
            "0.044633, 0.043633, 0.042633, 0.041822, 0.037576, 0.031506, 0.023437", \
            "0.046472, 0.045472, 0.044472, 0.043660, 0.039414, 0.033345, 0.025276", \
            "0.049650, 0.048650, 0.047650, 0.046838, 0.042592, 0.036523, 0.028454", \
            "0.053712, 0.052712, 0.051712, 0.050900, 0.046654, 0.040585, 0.032516" \
          );
        }
      }
    }
    pin(RET1N) {
      direction : input;
      always_on : true;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.006890;
      max_transition : 0.126000;
      internal_power() {
        when : "CEN";
        related_pg_pin : "VDDCE";
        rise_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("5.310032, 5.315342, 5.320657, 5.325978, 5.331304, 5.336636, 5.341972");
        }
        fall_power(gf12lp_1rw_lg12_w32_bit_inputslew_energy_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values ("0.454407, 0.454861, 0.455316, 0.455771, 0.456227, 0.456683, 0.457140");
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_setup_rising;
        rise_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        rise_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.409143, 0.409107, 0.408230, 0.406391, 0.401847, 0.393704, 0.382657", \
            "0.409202, 0.409166, 0.408289, 0.406450, 0.401906, 0.393763, 0.382716", \
            "0.409364, 0.409328, 0.408450, 0.406612, 0.402067, 0.393925, 0.382878", \
            "0.410251, 0.410216, 0.409338, 0.407500, 0.402955, 0.394812, 0.383766", \
            "0.412148, 0.412112, 0.411234, 0.409396, 0.404851, 0.396709, 0.385662", \
            "0.415280, 0.415244, 0.414366, 0.412528, 0.407983, 0.399841, 0.388794", \
            "0.419348, 0.419312, 0.418434, 0.416596, 0.412051, 0.403909, 0.392862" \
          );
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_setup_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_setup_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(gf12lp_1rw_lg12_w32_bit_inputslew_inputslew_hold_template) {
          index_1 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          index_2 ("0.000405, 0.002000, 0.006000, 0.014000, 0.030000, 0.062000, 0.126000");
          values (\
            "0.020453, 0.020402, 0.019378, 0.017603, 0.013576, 0.007936, 0.000895", \
            "0.020516, 0.020465, 0.019441, 0.017666, 0.013639, 0.007999, 0.000958", \
            "0.020658, 0.020607, 0.019583, 0.017808, 0.013781, 0.008141, 0.001100", \
            "0.021575, 0.021523, 0.020500, 0.018724, 0.014697, 0.009058, 0.002017", \
            "0.023338, 0.023286, 0.022263, 0.020487, 0.016460, 0.010821, 0.003780", \
            "0.026577, 0.026525, 0.025502, 0.023726, 0.019699, 0.014060, 0.007019", \
            "0.030679, 0.030627, 0.029604, 0.027828, 0.023801, 0.018162, 0.011121" \
          );
        }
      }
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"CEN&RET1N";
      value : 8.222e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"CEN&RET1N";
      value : 3.309e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!CEN&RET1N";
      value : 0.025074;
    }
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!CEN&RET1N";
      value : 3.313e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 8.041e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 2.345e-03;
    }
  }
}
