{"vcs1":{"timestamp_begin":1747647936.849228827, "rt":15.23, "ut":15.70, "st":0.88}}
{"vcselab":{"timestamp_begin":1747647952.195849033, "rt":0.66, "ut":0.49, "st":0.16}}
{"link":{"timestamp_begin":1747647952.943081577, "rt":0.71, "ut":0.37, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747647935.733073767}
{"VCS_COMP_START_TIME": 1747647935.733073767}
{"VCS_COMP_END_TIME": 1747647953.868437628}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488336}}
{"vcselab": {"peak_mem": 183884}}
