{
  "Top": "estimate_ISI",
  "RtlTop": "estimate_ISI",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "spksTime": {
      "index": "0",
      "type": {
        "dataType": "ap_ufixed",
        "dataWidth": "19",
        "interfaceRef": "spksTime_V"
      }
    },
    "spksPre": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_ufixed",
        "dataWidth": "19",
        "multiInterfaceRef": [
          "spksPre_V_i",
          "spksPre_V_o"
        ]
      }
    },
    "ISI": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "interfaceRef": "ISI_V"
      }
    },
    "ISIpre": {
      "index": "3",
      "type": {
        "kinds": ["pointer"],
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "multiInterfaceRef": [
          "ISIpre_V_i",
          "ISIpre_V_o"
        ]
      }
    },
    "penalty": {
      "index": "4",
      "type": {
        "dataType": "ap_ufixed",
        "dataWidth": "5",
        "interfaceRef": "penalty_V"
      }
    },
    "yes": {
      "index": "5",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "yes"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "estimate_ISI",
    "Version": "1.0",
    "DisplayName": "Estimate_isi",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/Documents\/Vivado_hls\/Compiled_Code\/ISI_RealTime_FIX.cpp"],
    "Vhdl": [
      "impl\/vhdl\/estimate_ISI_mul_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/estimate_ISI.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/estimate_ISI_mul_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/estimate_ISI.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/e2\/ISI_REAL_FIXED\/solution1\/.autopilot\/db\/estimate_ISI.design.xml",
    "DebugDir": "\/home\/e2\/ISI_REAL_FIXED\/solution1\/.debug",
    "ProtoInst": ["\/home\/e2\/ISI_REAL_FIXED\/solution1\/.debug\/estimate_ISI.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "ISI_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 13",
          "Width": "16"
        }},
      "bundle_name": "ISI_V",
      "bundle_role": "default"
    },
    "ISIpre_V_i": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 13",
          "Width": "16"
        }},
      "bundle_name": "ISIpre_V",
      "bundle_role": "i"
    },
    "ISIpre_V_o": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 13",
          "Width": "16"
        }},
      "bundle_name": "ISIpre_V",
      "bundle_role": "o"
    },
    "penalty_V": {
      "type": "data",
      "dir": "in",
      "width": "5",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 0",
          "Width": "5"
        }},
      "bundle_name": "penalty_V",
      "bundle_role": "default"
    },
    "spksPre_V_i": {
      "type": "data",
      "dir": "in",
      "width": "19",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "19"
        }},
      "bundle_name": "spksPre_V",
      "bundle_role": "i"
    },
    "spksPre_V_o": {
      "type": "data",
      "dir": "out",
      "width": "19",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "19"
        }},
      "bundle_name": "spksPre_V",
      "bundle_role": "o"
    },
    "spksTime_V": {
      "type": "data",
      "dir": "in",
      "width": "19",
      "ctype": {"DATA": {
          "Type": "real fixed unsigned 13",
          "Width": "19"
        }},
      "bundle_name": "spksTime_V",
      "bundle_role": "default"
    },
    "yes": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "yes",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "spksTime_V": {
      "dir": "in",
      "width": "19"
    },
    "spksPre_V_i": {
      "dir": "in",
      "width": "19"
    },
    "spksPre_V_o": {
      "dir": "out",
      "width": "19"
    },
    "spksPre_V_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ISI_V": {
      "dir": "out",
      "width": "16"
    },
    "ISI_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ISIpre_V_i": {
      "dir": "in",
      "width": "16"
    },
    "ISIpre_V_o": {
      "dir": "out",
      "width": "16"
    },
    "ISIpre_V_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "penalty_V": {
      "dir": "in",
      "width": "5"
    },
    "yes": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "estimate_ISI"},
    "Info": {"estimate_ISI": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"estimate_ISI": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.457"
        },
        "Area": {
          "DSP48E": "1",
          "FF": "62",
          "LUT": "143",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "estimate_ISI",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-07-05 13:54:36 BST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
