
BNO055_SENSOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d18  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08004ef8  08004ef8  00014ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fa8  08004fa8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004fa8  08004fa8  00014fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fb0  08004fb0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fb0  08004fb0  00014fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004fb4  08004fb4  00014fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004fb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  20000070  08005028  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08005028  00020180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f983  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f42  00000000  00000000  0002fa23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  00031968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b98  00000000  00000000  000325c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db94  00000000  00000000  00033160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fd99  00000000  00000000  00050cf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba6cd  00000000  00000000  00060a8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011b15a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003844  00000000  00000000  0011b1ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004ee0 	.word	0x08004ee0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08004ee0 	.word	0x08004ee0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__aeabi_d2iz>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a74:	d215      	bcs.n	8000aa2 <__aeabi_d2iz+0x36>
 8000a76:	d511      	bpl.n	8000a9c <__aeabi_d2iz+0x30>
 8000a78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d912      	bls.n	8000aa8 <__aeabi_d2iz+0x3c>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d105      	bne.n	8000ab4 <__aeabi_d2iz+0x48>
 8000aa8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	bf08      	it	eq
 8000aae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ad0:	f000 b974 	b.w	8000dbc <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9d08      	ldr	r5, [sp, #32]
 8000af2:	4604      	mov	r4, r0
 8000af4:	468e      	mov	lr, r1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d14d      	bne.n	8000b96 <__udivmoddi4+0xaa>
 8000afa:	428a      	cmp	r2, r1
 8000afc:	4694      	mov	ip, r2
 8000afe:	d969      	bls.n	8000bd4 <__udivmoddi4+0xe8>
 8000b00:	fab2 f282 	clz	r2, r2
 8000b04:	b152      	cbz	r2, 8000b1c <__udivmoddi4+0x30>
 8000b06:	fa01 f302 	lsl.w	r3, r1, r2
 8000b0a:	f1c2 0120 	rsb	r1, r2, #32
 8000b0e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b12:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b16:	ea41 0e03 	orr.w	lr, r1, r3
 8000b1a:	4094      	lsls	r4, r2
 8000b1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b20:	0c21      	lsrs	r1, r4, #16
 8000b22:	fbbe f6f8 	udiv	r6, lr, r8
 8000b26:	fa1f f78c 	uxth.w	r7, ip
 8000b2a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b2e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b32:	fb06 f107 	mul.w	r1, r6, r7
 8000b36:	4299      	cmp	r1, r3
 8000b38:	d90a      	bls.n	8000b50 <__udivmoddi4+0x64>
 8000b3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b3e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000b42:	f080 811f 	bcs.w	8000d84 <__udivmoddi4+0x298>
 8000b46:	4299      	cmp	r1, r3
 8000b48:	f240 811c 	bls.w	8000d84 <__udivmoddi4+0x298>
 8000b4c:	3e02      	subs	r6, #2
 8000b4e:	4463      	add	r3, ip
 8000b50:	1a5b      	subs	r3, r3, r1
 8000b52:	b2a4      	uxth	r4, r4
 8000b54:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b58:	fb08 3310 	mls	r3, r8, r0, r3
 8000b5c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b60:	fb00 f707 	mul.w	r7, r0, r7
 8000b64:	42a7      	cmp	r7, r4
 8000b66:	d90a      	bls.n	8000b7e <__udivmoddi4+0x92>
 8000b68:	eb1c 0404 	adds.w	r4, ip, r4
 8000b6c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b70:	f080 810a 	bcs.w	8000d88 <__udivmoddi4+0x29c>
 8000b74:	42a7      	cmp	r7, r4
 8000b76:	f240 8107 	bls.w	8000d88 <__udivmoddi4+0x29c>
 8000b7a:	4464      	add	r4, ip
 8000b7c:	3802      	subs	r0, #2
 8000b7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b82:	1be4      	subs	r4, r4, r7
 8000b84:	2600      	movs	r6, #0
 8000b86:	b11d      	cbz	r5, 8000b90 <__udivmoddi4+0xa4>
 8000b88:	40d4      	lsrs	r4, r2
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b90:	4631      	mov	r1, r6
 8000b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b96:	428b      	cmp	r3, r1
 8000b98:	d909      	bls.n	8000bae <__udivmoddi4+0xc2>
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	f000 80ef 	beq.w	8000d7e <__udivmoddi4+0x292>
 8000ba0:	2600      	movs	r6, #0
 8000ba2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ba6:	4630      	mov	r0, r6
 8000ba8:	4631      	mov	r1, r6
 8000baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bae:	fab3 f683 	clz	r6, r3
 8000bb2:	2e00      	cmp	r6, #0
 8000bb4:	d14a      	bne.n	8000c4c <__udivmoddi4+0x160>
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d302      	bcc.n	8000bc0 <__udivmoddi4+0xd4>
 8000bba:	4282      	cmp	r2, r0
 8000bbc:	f200 80f9 	bhi.w	8000db2 <__udivmoddi4+0x2c6>
 8000bc0:	1a84      	subs	r4, r0, r2
 8000bc2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	469e      	mov	lr, r3
 8000bca:	2d00      	cmp	r5, #0
 8000bcc:	d0e0      	beq.n	8000b90 <__udivmoddi4+0xa4>
 8000bce:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bd2:	e7dd      	b.n	8000b90 <__udivmoddi4+0xa4>
 8000bd4:	b902      	cbnz	r2, 8000bd8 <__udivmoddi4+0xec>
 8000bd6:	deff      	udf	#255	; 0xff
 8000bd8:	fab2 f282 	clz	r2, r2
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	f040 8092 	bne.w	8000d06 <__udivmoddi4+0x21a>
 8000be2:	eba1 010c 	sub.w	r1, r1, ip
 8000be6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bea:	fa1f fe8c 	uxth.w	lr, ip
 8000bee:	2601      	movs	r6, #1
 8000bf0:	0c20      	lsrs	r0, r4, #16
 8000bf2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bf6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bfa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bfe:	fb0e f003 	mul.w	r0, lr, r3
 8000c02:	4288      	cmp	r0, r1
 8000c04:	d908      	bls.n	8000c18 <__udivmoddi4+0x12c>
 8000c06:	eb1c 0101 	adds.w	r1, ip, r1
 8000c0a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x12a>
 8000c10:	4288      	cmp	r0, r1
 8000c12:	f200 80cb 	bhi.w	8000dac <__udivmoddi4+0x2c0>
 8000c16:	4643      	mov	r3, r8
 8000c18:	1a09      	subs	r1, r1, r0
 8000c1a:	b2a4      	uxth	r4, r4
 8000c1c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c20:	fb07 1110 	mls	r1, r7, r0, r1
 8000c24:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c28:	fb0e fe00 	mul.w	lr, lr, r0
 8000c2c:	45a6      	cmp	lr, r4
 8000c2e:	d908      	bls.n	8000c42 <__udivmoddi4+0x156>
 8000c30:	eb1c 0404 	adds.w	r4, ip, r4
 8000c34:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000c38:	d202      	bcs.n	8000c40 <__udivmoddi4+0x154>
 8000c3a:	45a6      	cmp	lr, r4
 8000c3c:	f200 80bb 	bhi.w	8000db6 <__udivmoddi4+0x2ca>
 8000c40:	4608      	mov	r0, r1
 8000c42:	eba4 040e 	sub.w	r4, r4, lr
 8000c46:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c4a:	e79c      	b.n	8000b86 <__udivmoddi4+0x9a>
 8000c4c:	f1c6 0720 	rsb	r7, r6, #32
 8000c50:	40b3      	lsls	r3, r6
 8000c52:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c56:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c5a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c5e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c62:	431c      	orrs	r4, r3
 8000c64:	40f9      	lsrs	r1, r7
 8000c66:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c6a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c6e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c72:	0c20      	lsrs	r0, r4, #16
 8000c74:	fa1f fe8c 	uxth.w	lr, ip
 8000c78:	fb09 1118 	mls	r1, r9, r8, r1
 8000c7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c80:	fb08 f00e 	mul.w	r0, r8, lr
 8000c84:	4288      	cmp	r0, r1
 8000c86:	fa02 f206 	lsl.w	r2, r2, r6
 8000c8a:	d90b      	bls.n	8000ca4 <__udivmoddi4+0x1b8>
 8000c8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c90:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c94:	f080 8088 	bcs.w	8000da8 <__udivmoddi4+0x2bc>
 8000c98:	4288      	cmp	r0, r1
 8000c9a:	f240 8085 	bls.w	8000da8 <__udivmoddi4+0x2bc>
 8000c9e:	f1a8 0802 	sub.w	r8, r8, #2
 8000ca2:	4461      	add	r1, ip
 8000ca4:	1a09      	subs	r1, r1, r0
 8000ca6:	b2a4      	uxth	r4, r4
 8000ca8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000cac:	fb09 1110 	mls	r1, r9, r0, r1
 8000cb0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000cb4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cb8:	458e      	cmp	lr, r1
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1e2>
 8000cbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000cc0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000cc4:	d26c      	bcs.n	8000da0 <__udivmoddi4+0x2b4>
 8000cc6:	458e      	cmp	lr, r1
 8000cc8:	d96a      	bls.n	8000da0 <__udivmoddi4+0x2b4>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	4461      	add	r1, ip
 8000cce:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cd2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cd6:	eba1 010e 	sub.w	r1, r1, lr
 8000cda:	42a1      	cmp	r1, r4
 8000cdc:	46c8      	mov	r8, r9
 8000cde:	46a6      	mov	lr, r4
 8000ce0:	d356      	bcc.n	8000d90 <__udivmoddi4+0x2a4>
 8000ce2:	d053      	beq.n	8000d8c <__udivmoddi4+0x2a0>
 8000ce4:	b15d      	cbz	r5, 8000cfe <__udivmoddi4+0x212>
 8000ce6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cea:	eb61 010e 	sbc.w	r1, r1, lr
 8000cee:	fa01 f707 	lsl.w	r7, r1, r7
 8000cf2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cf6:	40f1      	lsrs	r1, r6
 8000cf8:	431f      	orrs	r7, r3
 8000cfa:	e9c5 7100 	strd	r7, r1, [r5]
 8000cfe:	2600      	movs	r6, #0
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	f1c2 0320 	rsb	r3, r2, #32
 8000d0a:	40d8      	lsrs	r0, r3
 8000d0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d10:	fa21 f303 	lsr.w	r3, r1, r3
 8000d14:	4091      	lsls	r1, r2
 8000d16:	4301      	orrs	r1, r0
 8000d18:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1c:	fa1f fe8c 	uxth.w	lr, ip
 8000d20:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d24:	fb07 3610 	mls	r6, r7, r0, r3
 8000d28:	0c0b      	lsrs	r3, r1, #16
 8000d2a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d2e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d32:	429e      	cmp	r6, r3
 8000d34:	fa04 f402 	lsl.w	r4, r4, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x260>
 8000d3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000d42:	d22f      	bcs.n	8000da4 <__udivmoddi4+0x2b8>
 8000d44:	429e      	cmp	r6, r3
 8000d46:	d92d      	bls.n	8000da4 <__udivmoddi4+0x2b8>
 8000d48:	3802      	subs	r0, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	b289      	uxth	r1, r1
 8000d50:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d54:	fb07 3316 	mls	r3, r7, r6, r3
 8000d58:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d60:	428b      	cmp	r3, r1
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x28a>
 8000d64:	eb1c 0101 	adds.w	r1, ip, r1
 8000d68:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000d6c:	d216      	bcs.n	8000d9c <__udivmoddi4+0x2b0>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d914      	bls.n	8000d9c <__udivmoddi4+0x2b0>
 8000d72:	3e02      	subs	r6, #2
 8000d74:	4461      	add	r1, ip
 8000d76:	1ac9      	subs	r1, r1, r3
 8000d78:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d7c:	e738      	b.n	8000bf0 <__udivmoddi4+0x104>
 8000d7e:	462e      	mov	r6, r5
 8000d80:	4628      	mov	r0, r5
 8000d82:	e705      	b.n	8000b90 <__udivmoddi4+0xa4>
 8000d84:	4606      	mov	r6, r0
 8000d86:	e6e3      	b.n	8000b50 <__udivmoddi4+0x64>
 8000d88:	4618      	mov	r0, r3
 8000d8a:	e6f8      	b.n	8000b7e <__udivmoddi4+0x92>
 8000d8c:	454b      	cmp	r3, r9
 8000d8e:	d2a9      	bcs.n	8000ce4 <__udivmoddi4+0x1f8>
 8000d90:	ebb9 0802 	subs.w	r8, r9, r2
 8000d94:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d98:	3801      	subs	r0, #1
 8000d9a:	e7a3      	b.n	8000ce4 <__udivmoddi4+0x1f8>
 8000d9c:	4646      	mov	r6, r8
 8000d9e:	e7ea      	b.n	8000d76 <__udivmoddi4+0x28a>
 8000da0:	4620      	mov	r0, r4
 8000da2:	e794      	b.n	8000cce <__udivmoddi4+0x1e2>
 8000da4:	4640      	mov	r0, r8
 8000da6:	e7d1      	b.n	8000d4c <__udivmoddi4+0x260>
 8000da8:	46d0      	mov	r8, sl
 8000daa:	e77b      	b.n	8000ca4 <__udivmoddi4+0x1b8>
 8000dac:	3b02      	subs	r3, #2
 8000dae:	4461      	add	r1, ip
 8000db0:	e732      	b.n	8000c18 <__udivmoddi4+0x12c>
 8000db2:	4630      	mov	r0, r6
 8000db4:	e709      	b.n	8000bca <__udivmoddi4+0xde>
 8000db6:	4464      	add	r4, ip
 8000db8:	3802      	subs	r0, #2
 8000dba:	e742      	b.n	8000c42 <__udivmoddi4+0x156>

08000dbc <__aeabi_idiv0>:
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop

08000dc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b092      	sub	sp, #72	; 0x48
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc6:	f000 fc9e 	bl	8001706 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dca:	f000 f8d5 	bl	8000f78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dce:	f000 f9ab 	bl	8001128 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000dd2:	f000 f95d 	bl	8001090 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000dd6:	f000 f91b 	bl	8001010 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  double xAccel = 0;
 8000dda:	f04f 0200 	mov.w	r2, #0
 8000dde:	f04f 0300 	mov.w	r3, #0
 8000de2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  double yAccel = 0;
 8000de6:	f04f 0200 	mov.w	r2, #0
 8000dea:	f04f 0300 	mov.w	r3, #0
 8000dee:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  double zAccel = 0;
 8000df2:	f04f 0200 	mov.w	r2, #0
 8000df6:	f04f 0300 	mov.w	r3, #0
 8000dfa:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
  double xMag = 0;
 8000dfe:	f04f 0200 	mov.w	r2, #0
 8000e02:	f04f 0300 	mov.w	r3, #0
 8000e06:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  double yMag = 0;
 8000e0a:	f04f 0200 	mov.w	r2, #0
 8000e0e:	f04f 0300 	mov.w	r3, #0
 8000e12:	e9c7 2308 	strd	r2, r3, [r7, #32]
  double zMag = 0;
 8000e16:	f04f 0200 	mov.w	r2, #0
 8000e1a:	f04f 0300 	mov.w	r3, #0
 8000e1e:	e9c7 2306 	strd	r2, r3, [r7, #24]
  double xGyro = 0;
 8000e22:	f04f 0200 	mov.w	r2, #0
 8000e26:	f04f 0300 	mov.w	r3, #0
 8000e2a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  double yGyro = 0;
 8000e2e:	f04f 0200 	mov.w	r2, #0
 8000e32:	f04f 0300 	mov.w	r3, #0
 8000e36:	e9c7 2302 	strd	r2, r3, [r7, #8]
  double zGyro = 0;
 8000e3a:	f04f 0200 	mov.w	r2, #0
 8000e3e:	f04f 0300 	mov.w	r3, #0
 8000e42:	e9c7 2300 	strd	r2, r3, [r7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  BNO055_INIT();
 8000e46:	f000 fa31 	bl	80012ac <BNO055_INIT>
	  xAccel = BNO055_GET_DATA(BNO055_ACCEL_X, 2);
 8000e4a:	2102      	movs	r1, #2
 8000e4c:	2008      	movs	r0, #8
 8000e4e:	f000 fa41 	bl	80012d4 <BNO055_GET_DATA>
 8000e52:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
	  yAccel = BNO055_GET_DATA(BNO055_ACCEL_Y, 2);
 8000e56:	2102      	movs	r1, #2
 8000e58:	200a      	movs	r0, #10
 8000e5a:	f000 fa3b 	bl	80012d4 <BNO055_GET_DATA>
 8000e5e:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
	  zAccel = BNO055_GET_DATA(BNO055_ACCEL_Z, 2);
 8000e62:	2102      	movs	r1, #2
 8000e64:	200c      	movs	r0, #12
 8000e66:	f000 fa35 	bl	80012d4 <BNO055_GET_DATA>
 8000e6a:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
	  xMag = BNO055_GET_DATA(BNO055_MAG_X, 2);
 8000e6e:	2102      	movs	r1, #2
 8000e70:	200e      	movs	r0, #14
 8000e72:	f000 fa2f 	bl	80012d4 <BNO055_GET_DATA>
 8000e76:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	  yMag = BNO055_GET_DATA(BNO055_MAG_Y, 2);
 8000e7a:	2102      	movs	r1, #2
 8000e7c:	2010      	movs	r0, #16
 8000e7e:	f000 fa29 	bl	80012d4 <BNO055_GET_DATA>
 8000e82:	ed87 0b08 	vstr	d0, [r7, #32]
	  zMag = BNO055_GET_DATA(BNO055_MAG_Z, 2);
 8000e86:	2102      	movs	r1, #2
 8000e88:	2012      	movs	r0, #18
 8000e8a:	f000 fa23 	bl	80012d4 <BNO055_GET_DATA>
 8000e8e:	ed87 0b06 	vstr	d0, [r7, #24]
	  xGyro = BNO055_GET_DATA(BNO055_GYRO_X, 2);
 8000e92:	2102      	movs	r1, #2
 8000e94:	2014      	movs	r0, #20
 8000e96:	f000 fa1d 	bl	80012d4 <BNO055_GET_DATA>
 8000e9a:	ed87 0b04 	vstr	d0, [r7, #16]
	  yGyro = BNO055_GET_DATA(BNO055_GYRO_Y, 2);
 8000e9e:	2102      	movs	r1, #2
 8000ea0:	2016      	movs	r0, #22
 8000ea2:	f000 fa17 	bl	80012d4 <BNO055_GET_DATA>
 8000ea6:	ed87 0b02 	vstr	d0, [r7, #8]
	  zGyro = BNO055_GET_DATA(BNO055_GYRO_Z, 2);
 8000eaa:	2102      	movs	r1, #2
 8000eac:	2018      	movs	r0, #24
 8000eae:	f000 fa11 	bl	80012d4 <BNO055_GET_DATA>
 8000eb2:	ed87 0b00 	vstr	d0, [r7]

	  UART_PRINT_TEXT("Accelerometer: ");
 8000eb6:	482a      	ldr	r0, [pc, #168]	; (8000f60 <main+0x1a0>)
 8000eb8:	f000 f9e4 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_TEXT("( ");
 8000ebc:	4829      	ldr	r0, [pc, #164]	; (8000f64 <main+0x1a4>)
 8000ebe:	f000 f9e1 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(xAccel);
 8000ec2:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 8000ec6:	f000 f96f 	bl	80011a8 <UART_PRINT_VAL>
	  UART_PRINT_TEXT(", ");
 8000eca:	4827      	ldr	r0, [pc, #156]	; (8000f68 <main+0x1a8>)
 8000ecc:	f000 f9da 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(yAccel);
 8000ed0:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8000ed4:	f000 f968 	bl	80011a8 <UART_PRINT_VAL>
	  UART_PRINT_TEXT(", ");
 8000ed8:	4823      	ldr	r0, [pc, #140]	; (8000f68 <main+0x1a8>)
 8000eda:	f000 f9d3 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(zAccel);
 8000ede:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8000ee2:	f000 f961 	bl	80011a8 <UART_PRINT_VAL>
	  UART_PRINT_TEXT(" )\n");
 8000ee6:	4821      	ldr	r0, [pc, #132]	; (8000f6c <main+0x1ac>)
 8000ee8:	f000 f9cc 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_TEXT("Magnetometer: ");
 8000eec:	4820      	ldr	r0, [pc, #128]	; (8000f70 <main+0x1b0>)
 8000eee:	f000 f9c9 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_TEXT("( ");
 8000ef2:	481c      	ldr	r0, [pc, #112]	; (8000f64 <main+0x1a4>)
 8000ef4:	f000 f9c6 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(xMag);
 8000ef8:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8000efc:	f000 f954 	bl	80011a8 <UART_PRINT_VAL>
	  UART_PRINT_TEXT(", ");
 8000f00:	4819      	ldr	r0, [pc, #100]	; (8000f68 <main+0x1a8>)
 8000f02:	f000 f9bf 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(yMag);
 8000f06:	ed97 0b08 	vldr	d0, [r7, #32]
 8000f0a:	f000 f94d 	bl	80011a8 <UART_PRINT_VAL>
	  UART_PRINT_TEXT(", ");
 8000f0e:	4816      	ldr	r0, [pc, #88]	; (8000f68 <main+0x1a8>)
 8000f10:	f000 f9b8 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(zMag);
 8000f14:	ed97 0b06 	vldr	d0, [r7, #24]
 8000f18:	f000 f946 	bl	80011a8 <UART_PRINT_VAL>
	  UART_PRINT_TEXT(" )\n");
 8000f1c:	4813      	ldr	r0, [pc, #76]	; (8000f6c <main+0x1ac>)
 8000f1e:	f000 f9b1 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_TEXT("Gyro: ");
 8000f22:	4814      	ldr	r0, [pc, #80]	; (8000f74 <main+0x1b4>)
 8000f24:	f000 f9ae 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_TEXT("( ");
 8000f28:	480e      	ldr	r0, [pc, #56]	; (8000f64 <main+0x1a4>)
 8000f2a:	f000 f9ab 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(xGyro);
 8000f2e:	ed97 0b04 	vldr	d0, [r7, #16]
 8000f32:	f000 f939 	bl	80011a8 <UART_PRINT_VAL>
	  UART_PRINT_TEXT(", ");
 8000f36:	480c      	ldr	r0, [pc, #48]	; (8000f68 <main+0x1a8>)
 8000f38:	f000 f9a4 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(yGyro);
 8000f3c:	ed97 0b02 	vldr	d0, [r7, #8]
 8000f40:	f000 f932 	bl	80011a8 <UART_PRINT_VAL>
	  UART_PRINT_TEXT(", ");
 8000f44:	4808      	ldr	r0, [pc, #32]	; (8000f68 <main+0x1a8>)
 8000f46:	f000 f99d 	bl	8001284 <UART_PRINT_TEXT>
	  UART_PRINT_VAL(zGyro);
 8000f4a:	ed97 0b00 	vldr	d0, [r7]
 8000f4e:	f000 f92b 	bl	80011a8 <UART_PRINT_VAL>
	  UART_PRINT_TEXT(" )\n");
 8000f52:	4806      	ldr	r0, [pc, #24]	; (8000f6c <main+0x1ac>)
 8000f54:	f000 f996 	bl	8001284 <UART_PRINT_TEXT>
	  HAL_Delay(100);
 8000f58:	2064      	movs	r0, #100	; 0x64
 8000f5a:	f000 fc45 	bl	80017e8 <HAL_Delay>
	  BNO055_INIT();
 8000f5e:	e772      	b.n	8000e46 <main+0x86>
 8000f60:	08004ef8 	.word	0x08004ef8
 8000f64:	08004f08 	.word	0x08004f08
 8000f68:	08004f0c 	.word	0x08004f0c
 8000f6c:	08004f10 	.word	0x08004f10
 8000f70:	08004f14 	.word	0x08004f14
 8000f74:	08004f24 	.word	0x08004f24

08000f78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b094      	sub	sp, #80	; 0x50
 8000f7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f7e:	f107 0318 	add.w	r3, r7, #24
 8000f82:	2238      	movs	r2, #56	; 0x38
 8000f84:	2100      	movs	r1, #0
 8000f86:	4618      	mov	r0, r3
 8000f88:	f003 fb26 	bl	80045d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f8c:	1d3b      	adds	r3, r7, #4
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	60da      	str	r2, [r3, #12]
 8000f98:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f9a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f9e:	f001 fcbf 	bl	8002920 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000faa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fac:	2340      	movs	r3, #64	; 0x40
 8000fae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000fb8:	2304      	movs	r3, #4
 8000fba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000fbc:	2328      	movs	r3, #40	; 0x28
 8000fbe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fcc:	f107 0318 	add.w	r3, r7, #24
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f001 fd49 	bl	8002a68 <HAL_RCC_OscConfig>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000fdc:	f000 fa00 	bl	80013e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fec:	2300      	movs	r3, #0
 8000fee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f002 f84d 	bl	8003098 <HAL_RCC_ClockConfig>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001004:	f000 f9ec 	bl	80013e0 <Error_Handler>
  }
}
 8001008:	bf00      	nop
 800100a:	3750      	adds	r7, #80	; 0x50
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001014:	4b1b      	ldr	r3, [pc, #108]	; (8001084 <MX_I2C1_Init+0x74>)
 8001016:	4a1c      	ldr	r2, [pc, #112]	; (8001088 <MX_I2C1_Init+0x78>)
 8001018:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0xF010F3FE;
 800101a:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <MX_I2C1_Init+0x74>)
 800101c:	4a1b      	ldr	r2, [pc, #108]	; (800108c <MX_I2C1_Init+0x7c>)
 800101e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001020:	4b18      	ldr	r3, [pc, #96]	; (8001084 <MX_I2C1_Init+0x74>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001026:	4b17      	ldr	r3, [pc, #92]	; (8001084 <MX_I2C1_Init+0x74>)
 8001028:	2201      	movs	r2, #1
 800102a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800102c:	4b15      	ldr	r3, [pc, #84]	; (8001084 <MX_I2C1_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001032:	4b14      	ldr	r3, [pc, #80]	; (8001084 <MX_I2C1_Init+0x74>)
 8001034:	2200      	movs	r2, #0
 8001036:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001038:	4b12      	ldr	r3, [pc, #72]	; (8001084 <MX_I2C1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800103e:	4b11      	ldr	r3, [pc, #68]	; (8001084 <MX_I2C1_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001044:	4b0f      	ldr	r3, [pc, #60]	; (8001084 <MX_I2C1_Init+0x74>)
 8001046:	2200      	movs	r2, #0
 8001048:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800104a:	480e      	ldr	r0, [pc, #56]	; (8001084 <MX_I2C1_Init+0x74>)
 800104c:	f000 fe6c 	bl	8001d28 <HAL_I2C_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001056:	f000 f9c3 	bl	80013e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800105a:	2100      	movs	r1, #0
 800105c:	4809      	ldr	r0, [pc, #36]	; (8001084 <MX_I2C1_Init+0x74>)
 800105e:	f001 fbc7 	bl	80027f0 <HAL_I2CEx_ConfigAnalogFilter>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001068:	f000 f9ba 	bl	80013e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800106c:	2100      	movs	r1, #0
 800106e:	4805      	ldr	r0, [pc, #20]	; (8001084 <MX_I2C1_Init+0x74>)
 8001070:	f001 fc09 	bl	8002886 <HAL_I2CEx_ConfigDigitalFilter>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800107a:	f000 f9b1 	bl	80013e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	2000008c 	.word	0x2000008c
 8001088:	40005400 	.word	0x40005400
 800108c:	f010f3fe 	.word	0xf010f3fe

08001090 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001094:	4b22      	ldr	r3, [pc, #136]	; (8001120 <MX_USART2_UART_Init+0x90>)
 8001096:	4a23      	ldr	r2, [pc, #140]	; (8001124 <MX_USART2_UART_Init+0x94>)
 8001098:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800109a:	4b21      	ldr	r3, [pc, #132]	; (8001120 <MX_USART2_UART_Init+0x90>)
 800109c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010a2:	4b1f      	ldr	r3, [pc, #124]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010a8:	4b1d      	ldr	r3, [pc, #116]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010ae:	4b1c      	ldr	r3, [pc, #112]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010b4:	4b1a      	ldr	r3, [pc, #104]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010b6:	220c      	movs	r2, #12
 80010b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ba:	4b19      	ldr	r3, [pc, #100]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010c0:	4b17      	ldr	r3, [pc, #92]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010c6:	4b16      	ldr	r3, [pc, #88]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010cc:	4b14      	ldr	r3, [pc, #80]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010d2:	4b13      	ldr	r3, [pc, #76]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010d8:	4811      	ldr	r0, [pc, #68]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010da:	f002 fbe9 	bl	80038b0 <HAL_UART_Init>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80010e4:	f000 f97c 	bl	80013e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010e8:	2100      	movs	r1, #0
 80010ea:	480d      	ldr	r0, [pc, #52]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010ec:	f003 f980 	bl	80043f0 <HAL_UARTEx_SetTxFifoThreshold>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80010f6:	f000 f973 	bl	80013e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010fa:	2100      	movs	r1, #0
 80010fc:	4808      	ldr	r0, [pc, #32]	; (8001120 <MX_USART2_UART_Init+0x90>)
 80010fe:	f003 f9b5 	bl	800446c <HAL_UARTEx_SetRxFifoThreshold>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001108:	f000 f96a 	bl	80013e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800110c:	4804      	ldr	r0, [pc, #16]	; (8001120 <MX_USART2_UART_Init+0x90>)
 800110e:	f003 f936 	bl	800437e <HAL_UARTEx_DisableFifoMode>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001118:	f000 f962 	bl	80013e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800111c:	bf00      	nop
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200000d8 	.word	0x200000d8
 8001124:	40004400 	.word	0x40004400

08001128 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b088      	sub	sp, #32
 800112c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112e:	f107 030c 	add.w	r3, r7, #12
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
 800113c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113e:	4b18      	ldr	r3, [pc, #96]	; (80011a0 <MX_GPIO_Init+0x78>)
 8001140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001142:	4a17      	ldr	r2, [pc, #92]	; (80011a0 <MX_GPIO_Init+0x78>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	64d3      	str	r3, [r2, #76]	; 0x4c
 800114a:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <MX_GPIO_Init+0x78>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001156:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <MX_GPIO_Init+0x78>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800115a:	4a11      	ldr	r2, [pc, #68]	; (80011a0 <MX_GPIO_Init+0x78>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001162:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <MX_GPIO_Init+0x78>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001174:	480b      	ldr	r0, [pc, #44]	; (80011a4 <MX_GPIO_Init+0x7c>)
 8001176:	f000 fdbf 	bl	8001cf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800117a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800117e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001180:	2301      	movs	r3, #1
 8001182:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001188:	2300      	movs	r3, #0
 800118a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	4619      	mov	r1, r3
 8001192:	4804      	ldr	r0, [pc, #16]	; (80011a4 <MX_GPIO_Init+0x7c>)
 8001194:	f000 fc2e 	bl	80019f4 <HAL_GPIO_Init>

}
 8001198:	bf00      	nop
 800119a:	3720      	adds	r7, #32
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40021000 	.word	0x40021000
 80011a4:	48000400 	.word	0x48000400

080011a8 <UART_PRINT_VAL>:

/* USER CODE BEGIN 4 */
void UART_PRINT_VAL(double value){
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b094      	sub	sp, #80	; 0x50
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	ed87 0b00 	vstr	d0, [r7]
	char total[50];
	sprintf(total, "%i", (int)value);
 80011b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011b6:	f7ff fc59 	bl	8000a6c <__aeabi_d2iz>
 80011ba:	4602      	mov	r2, r0
 80011bc:	f107 0314 	add.w	r3, r7, #20
 80011c0:	492d      	ldr	r1, [pc, #180]	; (8001278 <UART_PRINT_VAL+0xd0>)
 80011c2:	4618      	mov	r0, r3
 80011c4:	f003 fa10 	bl	80045e8 <siprintf>
	strcat(total, ".");
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff f827 	bl	8000220 <strlen>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	4413      	add	r3, r2
 80011dc:	4927      	ldr	r1, [pc, #156]	; (800127c <UART_PRINT_VAL+0xd4>)
 80011de:	461a      	mov	r2, r3
 80011e0:	460b      	mov	r3, r1
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	8013      	strh	r3, [r2, #0]
	int y = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	64fb      	str	r3, [r7, #76]	; 0x4c
	int val = abs((int)((value - (int)value) * 10000000));
 80011ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011ee:	f7ff fc3d 	bl	8000a6c <__aeabi_d2iz>
 80011f2:	4603      	mov	r3, r0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f9bd 	bl	8000574 <__aeabi_i2d>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001202:	f7ff f869 	bl	80002d8 <__aeabi_dsub>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4610      	mov	r0, r2
 800120c:	4619      	mov	r1, r3
 800120e:	a318      	add	r3, pc, #96	; (adr r3, 8001270 <UART_PRINT_VAL+0xc8>)
 8001210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001214:	f7ff fa18 	bl	8000648 <__aeabi_dmul>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4610      	mov	r0, r2
 800121e:	4619      	mov	r1, r3
 8001220:	f7ff fc24 	bl	8000a6c <__aeabi_d2iz>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	bfb8      	it	lt
 800122a:	425b      	neglt	r3, r3
 800122c:	64bb      	str	r3, [r7, #72]	; 0x48
	char temp[10];
	sprintf(temp, "%i", val);
 800122e:	f107 0308 	add.w	r3, r7, #8
 8001232:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001234:	4910      	ldr	r1, [pc, #64]	; (8001278 <UART_PRINT_VAL+0xd0>)
 8001236:	4618      	mov	r0, r3
 8001238:	f003 f9d6 	bl	80045e8 <siprintf>
	strcat(total, temp);
 800123c:	f107 0208 	add.w	r2, r7, #8
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	4611      	mov	r1, r2
 8001246:	4618      	mov	r0, r3
 8001248:	f003 f9ee 	bl	8004628 <strcat>
	HAL_UART_Transmit(&huart2, total, strlen(total), 100);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4618      	mov	r0, r3
 8001252:	f7fe ffe5 	bl	8000220 <strlen>
 8001256:	4603      	mov	r3, r0
 8001258:	b29a      	uxth	r2, r3
 800125a:	f107 0114 	add.w	r1, r7, #20
 800125e:	2364      	movs	r3, #100	; 0x64
 8001260:	4807      	ldr	r0, [pc, #28]	; (8001280 <UART_PRINT_VAL+0xd8>)
 8001262:	f002 fb75 	bl	8003950 <HAL_UART_Transmit>
}
 8001266:	bf00      	nop
 8001268:	3750      	adds	r7, #80	; 0x50
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	00000000 	.word	0x00000000
 8001274:	416312d0 	.word	0x416312d0
 8001278:	08004f2c 	.word	0x08004f2c
 800127c:	08004f30 	.word	0x08004f30
 8001280:	200000d8 	.word	0x200000d8

08001284 <UART_PRINT_TEXT>:
void UART_PRINT_TEXT(uint8_t* MSG){
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, MSG, strlen(MSG), 100);
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7fe ffc7 	bl	8000220 <strlen>
 8001292:	4603      	mov	r3, r0
 8001294:	b29a      	uxth	r2, r3
 8001296:	2364      	movs	r3, #100	; 0x64
 8001298:	6879      	ldr	r1, [r7, #4]
 800129a:	4803      	ldr	r0, [pc, #12]	; (80012a8 <UART_PRINT_TEXT+0x24>)
 800129c:	f002 fb58 	bl	8003950 <HAL_UART_Transmit>
}
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	200000d8 	.word	0x200000d8

080012ac <BNO055_INIT>:

void BNO055_INIT(void){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Write(&hi2c1, BNO055_ADDR, 0x3D, 1, 0x07, 1, 100); //OPR_MODE = AMG (turn on all sensors)
 80012b2:	2364      	movs	r3, #100	; 0x64
 80012b4:	9302      	str	r3, [sp, #8]
 80012b6:	2301      	movs	r3, #1
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	2307      	movs	r3, #7
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	2301      	movs	r3, #1
 80012c0:	223d      	movs	r2, #61	; 0x3d
 80012c2:	2152      	movs	r1, #82	; 0x52
 80012c4:	4802      	ldr	r0, [pc, #8]	; (80012d0 <BNO055_INIT+0x24>)
 80012c6:	f000 fdbf 	bl	8001e48 <HAL_I2C_Mem_Write>
}
 80012ca:	bf00      	nop
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	2000008c 	.word	0x2000008c

080012d4 <BNO055_GET_DATA>:
double BNO055_GET_DATA(uint8_t addr, uint16_t dataSize){
 80012d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80012d8:	b08d      	sub	sp, #52	; 0x34
 80012da:	af04      	add	r7, sp, #16
 80012dc:	4603      	mov	r3, r0
 80012de:	460a      	mov	r2, r1
 80012e0:	71fb      	strb	r3, [r7, #7]
 80012e2:	4613      	mov	r3, r2
 80012e4:	80bb      	strh	r3, [r7, #4]
 80012e6:	466b      	mov	r3, sp
 80012e8:	461e      	mov	r6, r3
	double val = 0;
 80012ea:	f04f 0200 	mov.w	r2, #0
 80012ee:	f04f 0300 	mov.w	r3, #0
 80012f2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint16_t value = 0;
 80012f6:	2300      	movs	r3, #0
 80012f8:	82fb      	strh	r3, [r7, #22]
	uint8_t receiveData[dataSize];
 80012fa:	88b9      	ldrh	r1, [r7, #4]
 80012fc:	460b      	mov	r3, r1
 80012fe:	3b01      	subs	r3, #1
 8001300:	613b      	str	r3, [r7, #16]
 8001302:	b28b      	uxth	r3, r1
 8001304:	2200      	movs	r2, #0
 8001306:	4698      	mov	r8, r3
 8001308:	4691      	mov	r9, r2
 800130a:	f04f 0200 	mov.w	r2, #0
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001316:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800131a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800131e:	b28b      	uxth	r3, r1
 8001320:	2200      	movs	r2, #0
 8001322:	461c      	mov	r4, r3
 8001324:	4615      	mov	r5, r2
 8001326:	f04f 0200 	mov.w	r2, #0
 800132a:	f04f 0300 	mov.w	r3, #0
 800132e:	00eb      	lsls	r3, r5, #3
 8001330:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001334:	00e2      	lsls	r2, r4, #3
 8001336:	460b      	mov	r3, r1
 8001338:	3307      	adds	r3, #7
 800133a:	08db      	lsrs	r3, r3, #3
 800133c:	00db      	lsls	r3, r3, #3
 800133e:	ebad 0d03 	sub.w	sp, sp, r3
 8001342:	ab04      	add	r3, sp, #16
 8001344:	3300      	adds	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
	HAL_I2C_Mem_Read(&hi2c1, BNO055_ADDR, addr, 1, receiveData, dataSize, 100);
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	b29a      	uxth	r2, r3
 800134c:	2364      	movs	r3, #100	; 0x64
 800134e:	9302      	str	r3, [sp, #8]
 8001350:	88bb      	ldrh	r3, [r7, #4]
 8001352:	9301      	str	r3, [sp, #4]
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	2301      	movs	r3, #1
 800135a:	2152      	movs	r1, #82	; 0x52
 800135c:	481e      	ldr	r0, [pc, #120]	; (80013d8 <BNO055_GET_DATA+0x104>)
 800135e:	f000 fe87 	bl	8002070 <HAL_I2C_Mem_Read>
	value = (receiveData[1] << 8 | receiveData[0]);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	785b      	ldrb	r3, [r3, #1]
 8001366:	021b      	lsls	r3, r3, #8
 8001368:	b21a      	sxth	r2, r3
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b21b      	sxth	r3, r3
 8001370:	4313      	orrs	r3, r2
 8001372:	b21b      	sxth	r3, r3
 8001374:	82fb      	strh	r3, [r7, #22]
	if(value > 0x7fff){
 8001376:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800137a:	2b00      	cmp	r3, #0
 800137c:	da11      	bge.n	80013a2 <BNO055_GET_DATA+0xce>
		value = ~value;
 800137e:	8afb      	ldrh	r3, [r7, #22]
 8001380:	43db      	mvns	r3, r3
 8001382:	82fb      	strh	r3, [r7, #22]
		val = -value / 100.0;
 8001384:	8afb      	ldrh	r3, [r7, #22]
 8001386:	425b      	negs	r3, r3
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff f8f3 	bl	8000574 <__aeabi_i2d>
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <BNO055_GET_DATA+0x108>)
 8001394:	f7ff fa82 	bl	800089c <__aeabi_ddiv>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 80013a0:	e00c      	b.n	80013bc <BNO055_GET_DATA+0xe8>
	}
	else{
		val = value / 100.0;
 80013a2:	8afb      	ldrh	r3, [r7, #22]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff f8e5 	bl	8000574 <__aeabi_i2d>
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <BNO055_GET_DATA+0x108>)
 80013b0:	f7ff fa74 	bl	800089c <__aeabi_ddiv>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
	}
	return val;
 80013bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013c0:	46b5      	mov	sp, r6
 80013c2:	ec43 2b17 	vmov	d7, r2, r3
}
 80013c6:	eeb0 0a47 	vmov.f32	s0, s14
 80013ca:	eef0 0a67 	vmov.f32	s1, s15
 80013ce:	3724      	adds	r7, #36	; 0x24
 80013d0:	46bd      	mov	sp, r7
 80013d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80013d6:	bf00      	nop
 80013d8:	2000008c 	.word	0x2000008c
 80013dc:	40590000 	.word	0x40590000

080013e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e4:	b672      	cpsid	i
}
 80013e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013e8:	e7fe      	b.n	80013e8 <Error_Handler+0x8>
	...

080013ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f2:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <HAL_MspInit+0x44>)
 80013f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013f6:	4a0e      	ldr	r2, [pc, #56]	; (8001430 <HAL_MspInit+0x44>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	6613      	str	r3, [r2, #96]	; 0x60
 80013fe:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <HAL_MspInit+0x44>)
 8001400:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	607b      	str	r3, [r7, #4]
 8001408:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800140a:	4b09      	ldr	r3, [pc, #36]	; (8001430 <HAL_MspInit+0x44>)
 800140c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800140e:	4a08      	ldr	r2, [pc, #32]	; (8001430 <HAL_MspInit+0x44>)
 8001410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001414:	6593      	str	r3, [r2, #88]	; 0x58
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <HAL_MspInit+0x44>)
 8001418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800141a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800141e:	603b      	str	r3, [r7, #0]
 8001420:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40021000 	.word	0x40021000

08001434 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b09c      	sub	sp, #112	; 0x70
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
 8001448:	60da      	str	r2, [r3, #12]
 800144a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800144c:	f107 0318 	add.w	r3, r7, #24
 8001450:	2244      	movs	r2, #68	; 0x44
 8001452:	2100      	movs	r1, #0
 8001454:	4618      	mov	r0, r3
 8001456:	f003 f8bf 	bl	80045d8 <memset>
  if(hi2c->Instance==I2C1)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a2d      	ldr	r2, [pc, #180]	; (8001514 <HAL_I2C_MspInit+0xe0>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d153      	bne.n	800150c <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001464:	2340      	movs	r3, #64	; 0x40
 8001466:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001468:	2300      	movs	r3, #0
 800146a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800146c:	f107 0318 	add.w	r3, r7, #24
 8001470:	4618      	mov	r0, r3
 8001472:	f002 f82d 	bl	80034d0 <HAL_RCCEx_PeriphCLKConfig>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800147c:	f7ff ffb0 	bl	80013e0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001480:	4b25      	ldr	r3, [pc, #148]	; (8001518 <HAL_I2C_MspInit+0xe4>)
 8001482:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001484:	4a24      	ldr	r2, [pc, #144]	; (8001518 <HAL_I2C_MspInit+0xe4>)
 8001486:	f043 0301 	orr.w	r3, r3, #1
 800148a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148c:	4b22      	ldr	r3, [pc, #136]	; (8001518 <HAL_I2C_MspInit+0xe4>)
 800148e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001490:	f003 0301 	and.w	r3, r3, #1
 8001494:	617b      	str	r3, [r7, #20]
 8001496:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001498:	4b1f      	ldr	r3, [pc, #124]	; (8001518 <HAL_I2C_MspInit+0xe4>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149c:	4a1e      	ldr	r2, [pc, #120]	; (8001518 <HAL_I2C_MspInit+0xe4>)
 800149e:	f043 0302 	orr.w	r3, r3, #2
 80014a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a4:	4b1c      	ldr	r3, [pc, #112]	; (8001518 <HAL_I2C_MspInit+0xe4>)
 80014a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	613b      	str	r3, [r7, #16]
 80014ae:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80014b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014b4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014b6:	2312      	movs	r3, #18
 80014b8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014c2:	2304      	movs	r3, #4
 80014c4:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014ca:	4619      	mov	r1, r3
 80014cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d0:	f000 fa90 	bl	80019f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80014d4:	2380      	movs	r3, #128	; 0x80
 80014d6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014d8:	2312      	movs	r3, #18
 80014da:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e0:	2300      	movs	r3, #0
 80014e2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014e4:	2304      	movs	r3, #4
 80014e6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014ec:	4619      	mov	r1, r3
 80014ee:	480b      	ldr	r0, [pc, #44]	; (800151c <HAL_I2C_MspInit+0xe8>)
 80014f0:	f000 fa80 	bl	80019f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014f4:	4b08      	ldr	r3, [pc, #32]	; (8001518 <HAL_I2C_MspInit+0xe4>)
 80014f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014f8:	4a07      	ldr	r2, [pc, #28]	; (8001518 <HAL_I2C_MspInit+0xe4>)
 80014fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014fe:	6593      	str	r3, [r2, #88]	; 0x58
 8001500:	4b05      	ldr	r3, [pc, #20]	; (8001518 <HAL_I2C_MspInit+0xe4>)
 8001502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001504:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800150c:	bf00      	nop
 800150e:	3770      	adds	r7, #112	; 0x70
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	40005400 	.word	0x40005400
 8001518:	40021000 	.word	0x40021000
 800151c:	48000400 	.word	0x48000400

08001520 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b09a      	sub	sp, #104	; 0x68
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001528:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	605a      	str	r2, [r3, #4]
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001538:	f107 0310 	add.w	r3, r7, #16
 800153c:	2244      	movs	r2, #68	; 0x44
 800153e:	2100      	movs	r1, #0
 8001540:	4618      	mov	r0, r3
 8001542:	f003 f849 	bl	80045d8 <memset>
  if(huart->Instance==USART2)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a1f      	ldr	r2, [pc, #124]	; (80015c8 <HAL_UART_MspInit+0xa8>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d136      	bne.n	80015be <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001550:	2302      	movs	r3, #2
 8001552:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001554:	2300      	movs	r3, #0
 8001556:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001558:	f107 0310 	add.w	r3, r7, #16
 800155c:	4618      	mov	r0, r3
 800155e:	f001 ffb7 	bl	80034d0 <HAL_RCCEx_PeriphCLKConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001568:	f7ff ff3a 	bl	80013e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800156c:	4b17      	ldr	r3, [pc, #92]	; (80015cc <HAL_UART_MspInit+0xac>)
 800156e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001570:	4a16      	ldr	r2, [pc, #88]	; (80015cc <HAL_UART_MspInit+0xac>)
 8001572:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001576:	6593      	str	r3, [r2, #88]	; 0x58
 8001578:	4b14      	ldr	r3, [pc, #80]	; (80015cc <HAL_UART_MspInit+0xac>)
 800157a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_UART_MspInit+0xac>)
 8001586:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001588:	4a10      	ldr	r2, [pc, #64]	; (80015cc <HAL_UART_MspInit+0xac>)
 800158a:	f043 0301 	orr.w	r3, r3, #1
 800158e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001590:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <HAL_UART_MspInit+0xac>)
 8001592:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	60bb      	str	r3, [r7, #8]
 800159a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800159c:	230c      	movs	r3, #12
 800159e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a0:	2302      	movs	r3, #2
 80015a2:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	2300      	movs	r3, #0
 80015aa:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015ac:	2307      	movs	r3, #7
 80015ae:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015b4:	4619      	mov	r1, r3
 80015b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ba:	f000 fa1b 	bl	80019f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80015be:	bf00      	nop
 80015c0:	3768      	adds	r7, #104	; 0x68
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40004400 	.word	0x40004400
 80015cc:	40021000 	.word	0x40021000

080015d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015d4:	e7fe      	b.n	80015d4 <NMI_Handler+0x4>

080015d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015d6:	b480      	push	{r7}
 80015d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015da:	e7fe      	b.n	80015da <HardFault_Handler+0x4>

080015dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e0:	e7fe      	b.n	80015e0 <MemManage_Handler+0x4>

080015e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015e2:	b480      	push	{r7}
 80015e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015e6:	e7fe      	b.n	80015e6 <BusFault_Handler+0x4>

080015e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015ec:	e7fe      	b.n	80015ec <UsageFault_Handler+0x4>

080015ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015ee:	b480      	push	{r7}
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800161c:	f000 f8c6 	bl	80017ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}

08001624 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800162c:	4a14      	ldr	r2, [pc, #80]	; (8001680 <_sbrk+0x5c>)
 800162e:	4b15      	ldr	r3, [pc, #84]	; (8001684 <_sbrk+0x60>)
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001638:	4b13      	ldr	r3, [pc, #76]	; (8001688 <_sbrk+0x64>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d102      	bne.n	8001646 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001640:	4b11      	ldr	r3, [pc, #68]	; (8001688 <_sbrk+0x64>)
 8001642:	4a12      	ldr	r2, [pc, #72]	; (800168c <_sbrk+0x68>)
 8001644:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001646:	4b10      	ldr	r3, [pc, #64]	; (8001688 <_sbrk+0x64>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4413      	add	r3, r2
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	429a      	cmp	r2, r3
 8001652:	d207      	bcs.n	8001664 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001654:	f002 ff96 	bl	8004584 <__errno>
 8001658:	4603      	mov	r3, r0
 800165a:	220c      	movs	r2, #12
 800165c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800165e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001662:	e009      	b.n	8001678 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001664:	4b08      	ldr	r3, [pc, #32]	; (8001688 <_sbrk+0x64>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800166a:	4b07      	ldr	r3, [pc, #28]	; (8001688 <_sbrk+0x64>)
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4413      	add	r3, r2
 8001672:	4a05      	ldr	r2, [pc, #20]	; (8001688 <_sbrk+0x64>)
 8001674:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001676:	68fb      	ldr	r3, [r7, #12]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3718      	adds	r7, #24
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	20008000 	.word	0x20008000
 8001684:	00000400 	.word	0x00000400
 8001688:	20000168 	.word	0x20000168
 800168c:	20000180 	.word	0x20000180

08001690 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001694:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <SystemInit+0x20>)
 8001696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800169a:	4a05      	ldr	r2, [pc, #20]	; (80016b0 <SystemInit+0x20>)
 800169c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80016b4:	480d      	ldr	r0, [pc, #52]	; (80016ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80016b6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b8:	480d      	ldr	r0, [pc, #52]	; (80016f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80016ba:	490e      	ldr	r1, [pc, #56]	; (80016f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016bc:	4a0e      	ldr	r2, [pc, #56]	; (80016f8 <LoopForever+0xe>)
  movs r3, #0
 80016be:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80016c0:	e002      	b.n	80016c8 <LoopCopyDataInit>

080016c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016c6:	3304      	adds	r3, #4

080016c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016cc:	d3f9      	bcc.n	80016c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ce:	4a0b      	ldr	r2, [pc, #44]	; (80016fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80016d0:	4c0b      	ldr	r4, [pc, #44]	; (8001700 <LoopForever+0x16>)
  movs r3, #0
 80016d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d4:	e001      	b.n	80016da <LoopFillZerobss>

080016d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d8:	3204      	adds	r2, #4

080016da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016dc:	d3fb      	bcc.n	80016d6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016de:	f7ff ffd7 	bl	8001690 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016e2:	f002 ff55 	bl	8004590 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016e6:	f7ff fb6b 	bl	8000dc0 <main>

080016ea <LoopForever>:

LoopForever:
    b LoopForever
 80016ea:	e7fe      	b.n	80016ea <LoopForever>
  ldr   r0, =_estack
 80016ec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80016f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80016f8:	08004fb8 	.word	0x08004fb8
  ldr r2, =_sbss
 80016fc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001700:	20000180 	.word	0x20000180

08001704 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001704:	e7fe      	b.n	8001704 <ADC1_2_IRQHandler>

08001706 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800170c:	2300      	movs	r3, #0
 800170e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001710:	2003      	movs	r0, #3
 8001712:	f000 f93d 	bl	8001990 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001716:	2000      	movs	r0, #0
 8001718:	f000 f80e 	bl	8001738 <HAL_InitTick>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d002      	beq.n	8001728 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	71fb      	strb	r3, [r7, #7]
 8001726:	e001      	b.n	800172c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001728:	f7ff fe60 	bl	80013ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800172c:	79fb      	ldrb	r3, [r7, #7]

}
 800172e:	4618      	mov	r0, r3
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b084      	sub	sp, #16
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001740:	2300      	movs	r3, #0
 8001742:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001744:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <HAL_InitTick+0x68>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d022      	beq.n	8001792 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800174c:	4b15      	ldr	r3, [pc, #84]	; (80017a4 <HAL_InitTick+0x6c>)
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	4b13      	ldr	r3, [pc, #76]	; (80017a0 <HAL_InitTick+0x68>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001758:	fbb1 f3f3 	udiv	r3, r1, r3
 800175c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001760:	4618      	mov	r0, r3
 8001762:	f000 f93a 	bl	80019da <HAL_SYSTICK_Config>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d10f      	bne.n	800178c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2b0f      	cmp	r3, #15
 8001770:	d809      	bhi.n	8001786 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001772:	2200      	movs	r2, #0
 8001774:	6879      	ldr	r1, [r7, #4]
 8001776:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800177a:	f000 f914 	bl	80019a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800177e:	4a0a      	ldr	r2, [pc, #40]	; (80017a8 <HAL_InitTick+0x70>)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6013      	str	r3, [r2, #0]
 8001784:	e007      	b.n	8001796 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	73fb      	strb	r3, [r7, #15]
 800178a:	e004      	b.n	8001796 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	73fb      	strb	r3, [r7, #15]
 8001790:	e001      	b.n	8001796 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001796:	7bfb      	ldrb	r3, [r7, #15]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000008 	.word	0x20000008
 80017a4:	20000000 	.word	0x20000000
 80017a8:	20000004 	.word	0x20000004

080017ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017b0:	4b05      	ldr	r3, [pc, #20]	; (80017c8 <HAL_IncTick+0x1c>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	4b05      	ldr	r3, [pc, #20]	; (80017cc <HAL_IncTick+0x20>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4413      	add	r3, r2
 80017ba:	4a03      	ldr	r2, [pc, #12]	; (80017c8 <HAL_IncTick+0x1c>)
 80017bc:	6013      	str	r3, [r2, #0]
}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	2000016c 	.word	0x2000016c
 80017cc:	20000008 	.word	0x20000008

080017d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return uwTick;
 80017d4:	4b03      	ldr	r3, [pc, #12]	; (80017e4 <HAL_GetTick+0x14>)
 80017d6:	681b      	ldr	r3, [r3, #0]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	2000016c 	.word	0x2000016c

080017e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017f0:	f7ff ffee 	bl	80017d0 <HAL_GetTick>
 80017f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001800:	d004      	beq.n	800180c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001802:	4b09      	ldr	r3, [pc, #36]	; (8001828 <HAL_Delay+0x40>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	4413      	add	r3, r2
 800180a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800180c:	bf00      	nop
 800180e:	f7ff ffdf 	bl	80017d0 <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	429a      	cmp	r2, r3
 800181c:	d8f7      	bhi.n	800180e <HAL_Delay+0x26>
  {
  }
}
 800181e:	bf00      	nop
 8001820:	bf00      	nop
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000008 	.word	0x20000008

0800182c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800183c:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <__NVIC_SetPriorityGrouping+0x44>)
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001842:	68ba      	ldr	r2, [r7, #8]
 8001844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001848:	4013      	ands	r3, r2
 800184a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800185c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800185e:	4a04      	ldr	r2, [pc, #16]	; (8001870 <__NVIC_SetPriorityGrouping+0x44>)
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	60d3      	str	r3, [r2, #12]
}
 8001864:	bf00      	nop
 8001866:	3714      	adds	r7, #20
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001878:	4b04      	ldr	r3, [pc, #16]	; (800188c <__NVIC_GetPriorityGrouping+0x18>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	0a1b      	lsrs	r3, r3, #8
 800187e:	f003 0307 	and.w	r3, r3, #7
}
 8001882:	4618      	mov	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	4603      	mov	r3, r0
 8001898:	6039      	str	r1, [r7, #0]
 800189a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800189c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	db0a      	blt.n	80018ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	490c      	ldr	r1, [pc, #48]	; (80018dc <__NVIC_SetPriority+0x4c>)
 80018aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ae:	0112      	lsls	r2, r2, #4
 80018b0:	b2d2      	uxtb	r2, r2
 80018b2:	440b      	add	r3, r1
 80018b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018b8:	e00a      	b.n	80018d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	4908      	ldr	r1, [pc, #32]	; (80018e0 <__NVIC_SetPriority+0x50>)
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	f003 030f 	and.w	r3, r3, #15
 80018c6:	3b04      	subs	r3, #4
 80018c8:	0112      	lsls	r2, r2, #4
 80018ca:	b2d2      	uxtb	r2, r2
 80018cc:	440b      	add	r3, r1
 80018ce:	761a      	strb	r2, [r3, #24]
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	e000e100 	.word	0xe000e100
 80018e0:	e000ed00 	.word	0xe000ed00

080018e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b089      	sub	sp, #36	; 0x24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	60f8      	str	r0, [r7, #12]
 80018ec:	60b9      	str	r1, [r7, #8]
 80018ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	f1c3 0307 	rsb	r3, r3, #7
 80018fe:	2b04      	cmp	r3, #4
 8001900:	bf28      	it	cs
 8001902:	2304      	movcs	r3, #4
 8001904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	3304      	adds	r3, #4
 800190a:	2b06      	cmp	r3, #6
 800190c:	d902      	bls.n	8001914 <NVIC_EncodePriority+0x30>
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	3b03      	subs	r3, #3
 8001912:	e000      	b.n	8001916 <NVIC_EncodePriority+0x32>
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001918:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	fa02 f303 	lsl.w	r3, r2, r3
 8001922:	43da      	mvns	r2, r3
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	401a      	ands	r2, r3
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800192c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	fa01 f303 	lsl.w	r3, r1, r3
 8001936:	43d9      	mvns	r1, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800193c:	4313      	orrs	r3, r2
         );
}
 800193e:	4618      	mov	r0, r3
 8001940:	3724      	adds	r7, #36	; 0x24
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
	...

0800194c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3b01      	subs	r3, #1
 8001958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800195c:	d301      	bcc.n	8001962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800195e:	2301      	movs	r3, #1
 8001960:	e00f      	b.n	8001982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001962:	4a0a      	ldr	r2, [pc, #40]	; (800198c <SysTick_Config+0x40>)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3b01      	subs	r3, #1
 8001968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800196a:	210f      	movs	r1, #15
 800196c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001970:	f7ff ff8e 	bl	8001890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001974:	4b05      	ldr	r3, [pc, #20]	; (800198c <SysTick_Config+0x40>)
 8001976:	2200      	movs	r2, #0
 8001978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800197a:	4b04      	ldr	r3, [pc, #16]	; (800198c <SysTick_Config+0x40>)
 800197c:	2207      	movs	r2, #7
 800197e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	e000e010 	.word	0xe000e010

08001990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f7ff ff47 	bl	800182c <__NVIC_SetPriorityGrouping>
}
 800199e:	bf00      	nop
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b086      	sub	sp, #24
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	4603      	mov	r3, r0
 80019ae:	60b9      	str	r1, [r7, #8]
 80019b0:	607a      	str	r2, [r7, #4]
 80019b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019b4:	f7ff ff5e 	bl	8001874 <__NVIC_GetPriorityGrouping>
 80019b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	68b9      	ldr	r1, [r7, #8]
 80019be:	6978      	ldr	r0, [r7, #20]
 80019c0:	f7ff ff90 	bl	80018e4 <NVIC_EncodePriority>
 80019c4:	4602      	mov	r2, r0
 80019c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019ca:	4611      	mov	r1, r2
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff ff5f 	bl	8001890 <__NVIC_SetPriority>
}
 80019d2:	bf00      	nop
 80019d4:	3718      	adds	r7, #24
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff ffb2 	bl	800194c <SysTick_Config>
 80019e8:	4603      	mov	r3, r0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b087      	sub	sp, #28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80019fe:	2300      	movs	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001a02:	e15a      	b.n	8001cba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	2101      	movs	r1, #1
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a10:	4013      	ands	r3, r2
 8001a12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f000 814c 	beq.w	8001cb4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 0303 	and.w	r3, r3, #3
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d005      	beq.n	8001a34 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d130      	bne.n	8001a96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	2203      	movs	r2, #3
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	43db      	mvns	r3, r3
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	68da      	ldr	r2, [r3, #12]
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	693a      	ldr	r2, [r7, #16]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	43db      	mvns	r3, r3
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4013      	ands	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	091b      	lsrs	r3, r3, #4
 8001a80:	f003 0201 	and.w	r2, r3, #1
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d017      	beq.n	8001ad2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	2203      	movs	r2, #3
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	689a      	ldr	r2, [r3, #8]
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f003 0303 	and.w	r3, r3, #3
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d123      	bne.n	8001b26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	08da      	lsrs	r2, r3, #3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	3208      	adds	r2, #8
 8001ae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001aea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	220f      	movs	r2, #15
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43db      	mvns	r3, r3
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4013      	ands	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	691a      	ldr	r2, [r3, #16]
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	08da      	lsrs	r2, r3, #3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3208      	adds	r2, #8
 8001b20:	6939      	ldr	r1, [r7, #16]
 8001b22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	2203      	movs	r2, #3
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43db      	mvns	r3, r3
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f003 0203 	and.w	r2, r3, #3
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 80a6 	beq.w	8001cb4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b68:	4b5b      	ldr	r3, [pc, #364]	; (8001cd8 <HAL_GPIO_Init+0x2e4>)
 8001b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b6c:	4a5a      	ldr	r2, [pc, #360]	; (8001cd8 <HAL_GPIO_Init+0x2e4>)
 8001b6e:	f043 0301 	orr.w	r3, r3, #1
 8001b72:	6613      	str	r3, [r2, #96]	; 0x60
 8001b74:	4b58      	ldr	r3, [pc, #352]	; (8001cd8 <HAL_GPIO_Init+0x2e4>)
 8001b76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b80:	4a56      	ldr	r2, [pc, #344]	; (8001cdc <HAL_GPIO_Init+0x2e8>)
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	089b      	lsrs	r3, r3, #2
 8001b86:	3302      	adds	r3, #2
 8001b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	220f      	movs	r2, #15
 8001b98:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001baa:	d01f      	beq.n	8001bec <HAL_GPIO_Init+0x1f8>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a4c      	ldr	r2, [pc, #304]	; (8001ce0 <HAL_GPIO_Init+0x2ec>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d019      	beq.n	8001be8 <HAL_GPIO_Init+0x1f4>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a4b      	ldr	r2, [pc, #300]	; (8001ce4 <HAL_GPIO_Init+0x2f0>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d013      	beq.n	8001be4 <HAL_GPIO_Init+0x1f0>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a4a      	ldr	r2, [pc, #296]	; (8001ce8 <HAL_GPIO_Init+0x2f4>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d00d      	beq.n	8001be0 <HAL_GPIO_Init+0x1ec>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a49      	ldr	r2, [pc, #292]	; (8001cec <HAL_GPIO_Init+0x2f8>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d007      	beq.n	8001bdc <HAL_GPIO_Init+0x1e8>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a48      	ldr	r2, [pc, #288]	; (8001cf0 <HAL_GPIO_Init+0x2fc>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d101      	bne.n	8001bd8 <HAL_GPIO_Init+0x1e4>
 8001bd4:	2305      	movs	r3, #5
 8001bd6:	e00a      	b.n	8001bee <HAL_GPIO_Init+0x1fa>
 8001bd8:	2306      	movs	r3, #6
 8001bda:	e008      	b.n	8001bee <HAL_GPIO_Init+0x1fa>
 8001bdc:	2304      	movs	r3, #4
 8001bde:	e006      	b.n	8001bee <HAL_GPIO_Init+0x1fa>
 8001be0:	2303      	movs	r3, #3
 8001be2:	e004      	b.n	8001bee <HAL_GPIO_Init+0x1fa>
 8001be4:	2302      	movs	r3, #2
 8001be6:	e002      	b.n	8001bee <HAL_GPIO_Init+0x1fa>
 8001be8:	2301      	movs	r3, #1
 8001bea:	e000      	b.n	8001bee <HAL_GPIO_Init+0x1fa>
 8001bec:	2300      	movs	r3, #0
 8001bee:	697a      	ldr	r2, [r7, #20]
 8001bf0:	f002 0203 	and.w	r2, r2, #3
 8001bf4:	0092      	lsls	r2, r2, #2
 8001bf6:	4093      	lsls	r3, r2
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001bfe:	4937      	ldr	r1, [pc, #220]	; (8001cdc <HAL_GPIO_Init+0x2e8>)
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	089b      	lsrs	r3, r3, #2
 8001c04:	3302      	adds	r3, #2
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c0c:	4b39      	ldr	r3, [pc, #228]	; (8001cf4 <HAL_GPIO_Init+0x300>)
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	43db      	mvns	r3, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c30:	4a30      	ldr	r2, [pc, #192]	; (8001cf4 <HAL_GPIO_Init+0x300>)
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c36:	4b2f      	ldr	r3, [pc, #188]	; (8001cf4 <HAL_GPIO_Init+0x300>)
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4013      	ands	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c5a:	4a26      	ldr	r2, [pc, #152]	; (8001cf4 <HAL_GPIO_Init+0x300>)
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001c60:	4b24      	ldr	r3, [pc, #144]	; (8001cf4 <HAL_GPIO_Init+0x300>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d003      	beq.n	8001c84 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c84:	4a1b      	ldr	r2, [pc, #108]	; (8001cf4 <HAL_GPIO_Init+0x300>)
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001c8a:	4b1a      	ldr	r3, [pc, #104]	; (8001cf4 <HAL_GPIO_Init+0x300>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	43db      	mvns	r3, r3
 8001c94:	693a      	ldr	r2, [r7, #16]
 8001c96:	4013      	ands	r3, r2
 8001c98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001cae:	4a11      	ldr	r2, [pc, #68]	; (8001cf4 <HAL_GPIO_Init+0x300>)
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f47f ae9d 	bne.w	8001a04 <HAL_GPIO_Init+0x10>
  }
}
 8001cca:	bf00      	nop
 8001ccc:	bf00      	nop
 8001cce:	371c      	adds	r7, #28
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	40010000 	.word	0x40010000
 8001ce0:	48000400 	.word	0x48000400
 8001ce4:	48000800 	.word	0x48000800
 8001ce8:	48000c00 	.word	0x48000c00
 8001cec:	48001000 	.word	0x48001000
 8001cf0:	48001400 	.word	0x48001400
 8001cf4:	40010400 	.word	0x40010400

08001cf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	460b      	mov	r3, r1
 8001d02:	807b      	strh	r3, [r7, #2]
 8001d04:	4613      	mov	r3, r2
 8001d06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d08:	787b      	ldrb	r3, [r7, #1]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d0e:	887a      	ldrh	r2, [r7, #2]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d14:	e002      	b.n	8001d1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d16:	887a      	ldrh	r2, [r7, #2]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d101      	bne.n	8001d3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e081      	b.n	8001e3e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d106      	bne.n	8001d54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff fb70 	bl	8001434 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2224      	movs	r2, #36	; 0x24
 8001d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f022 0201 	bic.w	r2, r2, #1
 8001d6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685a      	ldr	r2, [r3, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d78:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	689a      	ldr	r2, [r3, #8]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d88:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d107      	bne.n	8001da2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	689a      	ldr	r2, [r3, #8]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	e006      	b.n	8001db0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001dae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d104      	bne.n	8001dc2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001dc0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	6812      	ldr	r2, [r2, #0]
 8001dcc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001dd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dd4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68da      	ldr	r2, [r3, #12]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001de4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	691a      	ldr	r2, [r3, #16]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	695b      	ldr	r3, [r3, #20]
 8001dee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	69d9      	ldr	r1, [r3, #28]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6a1a      	ldr	r2, [r3, #32]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f042 0201 	orr.w	r2, r2, #1
 8001e1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2220      	movs	r2, #32
 8001e2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
	...

08001e48 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b088      	sub	sp, #32
 8001e4c:	af02      	add	r7, sp, #8
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	4608      	mov	r0, r1
 8001e52:	4611      	mov	r1, r2
 8001e54:	461a      	mov	r2, r3
 8001e56:	4603      	mov	r3, r0
 8001e58:	817b      	strh	r3, [r7, #10]
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	813b      	strh	r3, [r7, #8]
 8001e5e:	4613      	mov	r3, r2
 8001e60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b20      	cmp	r3, #32
 8001e6c:	f040 80f9 	bne.w	8002062 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d002      	beq.n	8001e7c <HAL_I2C_Mem_Write+0x34>
 8001e76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e82:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e0ed      	b.n	8002064 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d101      	bne.n	8001e96 <HAL_I2C_Mem_Write+0x4e>
 8001e92:	2302      	movs	r3, #2
 8001e94:	e0e6      	b.n	8002064 <HAL_I2C_Mem_Write+0x21c>
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e9e:	f7ff fc97 	bl	80017d0 <HAL_GetTick>
 8001ea2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	9300      	str	r3, [sp, #0]
 8001ea8:	2319      	movs	r3, #25
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	f000 fac3 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e0d1      	b.n	8002064 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2221      	movs	r2, #33	; 0x21
 8001ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2240      	movs	r2, #64	; 0x40
 8001ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6a3a      	ldr	r2, [r7, #32]
 8001eda:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001ee0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001ee8:	88f8      	ldrh	r0, [r7, #6]
 8001eea:	893a      	ldrh	r2, [r7, #8]
 8001eec:	8979      	ldrh	r1, [r7, #10]
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	9301      	str	r3, [sp, #4]
 8001ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ef4:	9300      	str	r3, [sp, #0]
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	68f8      	ldr	r0, [r7, #12]
 8001efa:	f000 f9d3 	bl	80022a4 <I2C_RequestMemoryWrite>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d005      	beq.n	8001f10 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2200      	movs	r2, #0
 8001f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e0a9      	b.n	8002064 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	2bff      	cmp	r3, #255	; 0xff
 8001f18:	d90e      	bls.n	8001f38 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	22ff      	movs	r2, #255	; 0xff
 8001f1e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	8979      	ldrh	r1, [r7, #10]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f30:	68f8      	ldr	r0, [r7, #12]
 8001f32:	f000 fc2b 	bl	800278c <I2C_TransferConfig>
 8001f36:	e00f      	b.n	8001f58 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f46:	b2da      	uxtb	r2, r3
 8001f48:	8979      	ldrh	r1, [r7, #10]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	9300      	str	r3, [sp, #0]
 8001f4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f000 fc1a 	bl	800278c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f58:	697a      	ldr	r2, [r7, #20]
 8001f5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f000 faad 	bl	80024bc <I2C_WaitOnTXISFlagUntilTimeout>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e07b      	b.n	8002064 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f70:	781a      	ldrb	r2, [r3, #0]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7c:	1c5a      	adds	r2, r3, #1
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	3b01      	subs	r3, #1
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f94:	3b01      	subs	r3, #1
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d034      	beq.n	8002010 <HAL_I2C_Mem_Write+0x1c8>
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d130      	bne.n	8002010 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	9300      	str	r3, [sp, #0]
 8001fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	2180      	movs	r1, #128	; 0x80
 8001fb8:	68f8      	ldr	r0, [r7, #12]
 8001fba:	f000 fa3f 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d001      	beq.n	8001fc8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e04d      	b.n	8002064 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	2bff      	cmp	r3, #255	; 0xff
 8001fd0:	d90e      	bls.n	8001ff0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	22ff      	movs	r2, #255	; 0xff
 8001fd6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	8979      	ldrh	r1, [r7, #10]
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	9300      	str	r3, [sp, #0]
 8001fe4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fe8:	68f8      	ldr	r0, [r7, #12]
 8001fea:	f000 fbcf 	bl	800278c <I2C_TransferConfig>
 8001fee:	e00f      	b.n	8002010 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ffe:	b2da      	uxtb	r2, r3
 8002000:	8979      	ldrh	r1, [r7, #10]
 8002002:	2300      	movs	r3, #0
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f000 fbbe 	bl	800278c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002014:	b29b      	uxth	r3, r3
 8002016:	2b00      	cmp	r3, #0
 8002018:	d19e      	bne.n	8001f58 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800201a:	697a      	ldr	r2, [r7, #20]
 800201c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800201e:	68f8      	ldr	r0, [r7, #12]
 8002020:	f000 fa8c 	bl	800253c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e01a      	b.n	8002064 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2220      	movs	r2, #32
 8002034:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6859      	ldr	r1, [r3, #4]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	4b0a      	ldr	r3, [pc, #40]	; (800206c <HAL_I2C_Mem_Write+0x224>)
 8002042:	400b      	ands	r3, r1
 8002044:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	2220      	movs	r2, #32
 800204a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800205e:	2300      	movs	r3, #0
 8002060:	e000      	b.n	8002064 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002062:	2302      	movs	r3, #2
  }
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	fe00e800 	.word	0xfe00e800

08002070 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af02      	add	r7, sp, #8
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	4608      	mov	r0, r1
 800207a:	4611      	mov	r1, r2
 800207c:	461a      	mov	r2, r3
 800207e:	4603      	mov	r3, r0
 8002080:	817b      	strh	r3, [r7, #10]
 8002082:	460b      	mov	r3, r1
 8002084:	813b      	strh	r3, [r7, #8]
 8002086:	4613      	mov	r3, r2
 8002088:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b20      	cmp	r3, #32
 8002094:	f040 80fd 	bne.w	8002292 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002098:	6a3b      	ldr	r3, [r7, #32]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d002      	beq.n	80020a4 <HAL_I2C_Mem_Read+0x34>
 800209e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d105      	bne.n	80020b0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020aa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e0f1      	b.n	8002294 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d101      	bne.n	80020be <HAL_I2C_Mem_Read+0x4e>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e0ea      	b.n	8002294 <HAL_I2C_Mem_Read+0x224>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2201      	movs	r2, #1
 80020c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80020c6:	f7ff fb83 	bl	80017d0 <HAL_GetTick>
 80020ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	9300      	str	r3, [sp, #0]
 80020d0:	2319      	movs	r3, #25
 80020d2:	2201      	movs	r2, #1
 80020d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020d8:	68f8      	ldr	r0, [r7, #12]
 80020da:	f000 f9af 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e0d5      	b.n	8002294 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2222      	movs	r2, #34	; 0x22
 80020ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2240      	movs	r2, #64	; 0x40
 80020f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2200      	movs	r2, #0
 80020fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6a3a      	ldr	r2, [r7, #32]
 8002102:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002108:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2200      	movs	r2, #0
 800210e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002110:	88f8      	ldrh	r0, [r7, #6]
 8002112:	893a      	ldrh	r2, [r7, #8]
 8002114:	8979      	ldrh	r1, [r7, #10]
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	9301      	str	r3, [sp, #4]
 800211a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	4603      	mov	r3, r0
 8002120:	68f8      	ldr	r0, [r7, #12]
 8002122:	f000 f913 	bl	800234c <I2C_RequestMemoryRead>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d005      	beq.n	8002138 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e0ad      	b.n	8002294 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800213c:	b29b      	uxth	r3, r3
 800213e:	2bff      	cmp	r3, #255	; 0xff
 8002140:	d90e      	bls.n	8002160 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	22ff      	movs	r2, #255	; 0xff
 8002146:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800214c:	b2da      	uxtb	r2, r3
 800214e:	8979      	ldrh	r1, [r7, #10]
 8002150:	4b52      	ldr	r3, [pc, #328]	; (800229c <HAL_I2C_Mem_Read+0x22c>)
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002158:	68f8      	ldr	r0, [r7, #12]
 800215a:	f000 fb17 	bl	800278c <I2C_TransferConfig>
 800215e:	e00f      	b.n	8002180 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002164:	b29a      	uxth	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800216e:	b2da      	uxtb	r2, r3
 8002170:	8979      	ldrh	r1, [r7, #10]
 8002172:	4b4a      	ldr	r3, [pc, #296]	; (800229c <HAL_I2C_Mem_Read+0x22c>)
 8002174:	9300      	str	r3, [sp, #0]
 8002176:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800217a:	68f8      	ldr	r0, [r7, #12]
 800217c:	f000 fb06 	bl	800278c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	9300      	str	r3, [sp, #0]
 8002184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002186:	2200      	movs	r2, #0
 8002188:	2104      	movs	r1, #4
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f000 f956 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e07c      	b.n	8002294 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b6:	3b01      	subs	r3, #1
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	3b01      	subs	r3, #1
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d034      	beq.n	8002240 <HAL_I2C_Mem_Read+0x1d0>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d130      	bne.n	8002240 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e4:	2200      	movs	r2, #0
 80021e6:	2180      	movs	r1, #128	; 0x80
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f000 f927 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e04d      	b.n	8002294 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	2bff      	cmp	r3, #255	; 0xff
 8002200:	d90e      	bls.n	8002220 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	22ff      	movs	r2, #255	; 0xff
 8002206:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800220c:	b2da      	uxtb	r2, r3
 800220e:	8979      	ldrh	r1, [r7, #10]
 8002210:	2300      	movs	r3, #0
 8002212:	9300      	str	r3, [sp, #0]
 8002214:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002218:	68f8      	ldr	r0, [r7, #12]
 800221a:	f000 fab7 	bl	800278c <I2C_TransferConfig>
 800221e:	e00f      	b.n	8002240 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002224:	b29a      	uxth	r2, r3
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800222e:	b2da      	uxtb	r2, r3
 8002230:	8979      	ldrh	r1, [r7, #10]
 8002232:	2300      	movs	r3, #0
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800223a:	68f8      	ldr	r0, [r7, #12]
 800223c:	f000 faa6 	bl	800278c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002244:	b29b      	uxth	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	d19a      	bne.n	8002180 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 f974 	bl	800253c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e01a      	b.n	8002294 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2220      	movs	r2, #32
 8002264:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6859      	ldr	r1, [r3, #4]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4b0b      	ldr	r3, [pc, #44]	; (80022a0 <HAL_I2C_Mem_Read+0x230>)
 8002272:	400b      	ands	r3, r1
 8002274:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2220      	movs	r2, #32
 800227a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800228e:	2300      	movs	r3, #0
 8002290:	e000      	b.n	8002294 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002292:	2302      	movs	r3, #2
  }
}
 8002294:	4618      	mov	r0, r3
 8002296:	3718      	adds	r7, #24
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	80002400 	.word	0x80002400
 80022a0:	fe00e800 	.word	0xfe00e800

080022a4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af02      	add	r7, sp, #8
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	4608      	mov	r0, r1
 80022ae:	4611      	mov	r1, r2
 80022b0:	461a      	mov	r2, r3
 80022b2:	4603      	mov	r3, r0
 80022b4:	817b      	strh	r3, [r7, #10]
 80022b6:	460b      	mov	r3, r1
 80022b8:	813b      	strh	r3, [r7, #8]
 80022ba:	4613      	mov	r3, r2
 80022bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80022be:	88fb      	ldrh	r3, [r7, #6]
 80022c0:	b2da      	uxtb	r2, r3
 80022c2:	8979      	ldrh	r1, [r7, #10]
 80022c4:	4b20      	ldr	r3, [pc, #128]	; (8002348 <I2C_RequestMemoryWrite+0xa4>)
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f000 fa5d 	bl	800278c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	69b9      	ldr	r1, [r7, #24]
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f000 f8f0 	bl	80024bc <I2C_WaitOnTXISFlagUntilTimeout>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e02c      	b.n	8002340 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d105      	bne.n	80022f8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022ec:	893b      	ldrh	r3, [r7, #8]
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	629a      	str	r2, [r3, #40]	; 0x28
 80022f6:	e015      	b.n	8002324 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80022f8:	893b      	ldrh	r3, [r7, #8]
 80022fa:	0a1b      	lsrs	r3, r3, #8
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002306:	69fa      	ldr	r2, [r7, #28]
 8002308:	69b9      	ldr	r1, [r7, #24]
 800230a:	68f8      	ldr	r0, [r7, #12]
 800230c:	f000 f8d6 	bl	80024bc <I2C_WaitOnTXISFlagUntilTimeout>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e012      	b.n	8002340 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800231a:	893b      	ldrh	r3, [r7, #8]
 800231c:	b2da      	uxtb	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	2200      	movs	r2, #0
 800232c:	2180      	movs	r1, #128	; 0x80
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f000 f884 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e000      	b.n	8002340 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	80002000 	.word	0x80002000

0800234c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af02      	add	r7, sp, #8
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	4608      	mov	r0, r1
 8002356:	4611      	mov	r1, r2
 8002358:	461a      	mov	r2, r3
 800235a:	4603      	mov	r3, r0
 800235c:	817b      	strh	r3, [r7, #10]
 800235e:	460b      	mov	r3, r1
 8002360:	813b      	strh	r3, [r7, #8]
 8002362:	4613      	mov	r3, r2
 8002364:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002366:	88fb      	ldrh	r3, [r7, #6]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	8979      	ldrh	r1, [r7, #10]
 800236c:	4b20      	ldr	r3, [pc, #128]	; (80023f0 <I2C_RequestMemoryRead+0xa4>)
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	2300      	movs	r3, #0
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f000 fa0a 	bl	800278c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002378:	69fa      	ldr	r2, [r7, #28]
 800237a:	69b9      	ldr	r1, [r7, #24]
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 f89d 	bl	80024bc <I2C_WaitOnTXISFlagUntilTimeout>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d001      	beq.n	800238c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e02c      	b.n	80023e6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800238c:	88fb      	ldrh	r3, [r7, #6]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d105      	bne.n	800239e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002392:	893b      	ldrh	r3, [r7, #8]
 8002394:	b2da      	uxtb	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	629a      	str	r2, [r3, #40]	; 0x28
 800239c:	e015      	b.n	80023ca <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800239e:	893b      	ldrh	r3, [r7, #8]
 80023a0:	0a1b      	lsrs	r3, r3, #8
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ac:	69fa      	ldr	r2, [r7, #28]
 80023ae:	69b9      	ldr	r1, [r7, #24]
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f000 f883 	bl	80024bc <I2C_WaitOnTXISFlagUntilTimeout>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e012      	b.n	80023e6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80023c0:	893b      	ldrh	r3, [r7, #8]
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	2200      	movs	r2, #0
 80023d2:	2140      	movs	r1, #64	; 0x40
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 f831 	bl	800243c <I2C_WaitOnFlagUntilTimeout>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e000      	b.n	80023e6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3710      	adds	r7, #16
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	80002000 	.word	0x80002000

080023f4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	699b      	ldr	r3, [r3, #24]
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	2b02      	cmp	r3, #2
 8002408:	d103      	bne.n	8002412 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2200      	movs	r2, #0
 8002410:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	2b01      	cmp	r3, #1
 800241e:	d007      	beq.n	8002430 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	699a      	ldr	r2, [r3, #24]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f042 0201 	orr.w	r2, r2, #1
 800242e:	619a      	str	r2, [r3, #24]
  }
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	603b      	str	r3, [r7, #0]
 8002448:	4613      	mov	r3, r2
 800244a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800244c:	e022      	b.n	8002494 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002454:	d01e      	beq.n	8002494 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002456:	f7ff f9bb 	bl	80017d0 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	429a      	cmp	r2, r3
 8002464:	d302      	bcc.n	800246c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d113      	bne.n	8002494 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002470:	f043 0220 	orr.w	r2, r3, #32
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2220      	movs	r2, #32
 800247c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e00f      	b.n	80024b4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	699a      	ldr	r2, [r3, #24]
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	4013      	ands	r3, r2
 800249e:	68ba      	ldr	r2, [r7, #8]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	bf0c      	ite	eq
 80024a4:	2301      	moveq	r3, #1
 80024a6:	2300      	movne	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	461a      	mov	r2, r3
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d0cd      	beq.n	800244e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3710      	adds	r7, #16
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024c8:	e02c      	b.n	8002524 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	68b9      	ldr	r1, [r7, #8]
 80024ce:	68f8      	ldr	r0, [r7, #12]
 80024d0:	f000 f870 	bl	80025b4 <I2C_IsErrorOccurred>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e02a      	b.n	8002534 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024e4:	d01e      	beq.n	8002524 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024e6:	f7ff f973 	bl	80017d0 <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	68ba      	ldr	r2, [r7, #8]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d302      	bcc.n	80024fc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d113      	bne.n	8002524 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002500:	f043 0220 	orr.w	r2, r3, #32
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2220      	movs	r2, #32
 800250c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e007      	b.n	8002534 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b02      	cmp	r3, #2
 8002530:	d1cb      	bne.n	80024ca <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002548:	e028      	b.n	800259c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	68b9      	ldr	r1, [r7, #8]
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f000 f830 	bl	80025b4 <I2C_IsErrorOccurred>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e026      	b.n	80025ac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800255e:	f7ff f937 	bl	80017d0 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	68ba      	ldr	r2, [r7, #8]
 800256a:	429a      	cmp	r2, r3
 800256c:	d302      	bcc.n	8002574 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d113      	bne.n	800259c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002578:	f043 0220 	orr.w	r2, r3, #32
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2220      	movs	r2, #32
 8002584:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e007      	b.n	80025ac <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	f003 0320 	and.w	r3, r3, #32
 80025a6:	2b20      	cmp	r3, #32
 80025a8:	d1cf      	bne.n	800254a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3710      	adds	r7, #16
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08a      	sub	sp, #40	; 0x28
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	f003 0310 	and.w	r3, r3, #16
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d075      	beq.n	80026cc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2210      	movs	r2, #16
 80025e6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80025e8:	e056      	b.n	8002698 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025f0:	d052      	beq.n	8002698 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80025f2:	f7ff f8ed 	bl	80017d0 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	68ba      	ldr	r2, [r7, #8]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d302      	bcc.n	8002608 <I2C_IsErrorOccurred+0x54>
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d147      	bne.n	8002698 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002612:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800261a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002626:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800262a:	d12e      	bne.n	800268a <I2C_IsErrorOccurred+0xd6>
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002632:	d02a      	beq.n	800268a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002634:	7cfb      	ldrb	r3, [r7, #19]
 8002636:	2b20      	cmp	r3, #32
 8002638:	d027      	beq.n	800268a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002648:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800264a:	f7ff f8c1 	bl	80017d0 <HAL_GetTick>
 800264e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002650:	e01b      	b.n	800268a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002652:	f7ff f8bd 	bl	80017d0 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b19      	cmp	r3, #25
 800265e:	d914      	bls.n	800268a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002664:	f043 0220 	orr.w	r2, r3, #32
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2220      	movs	r2, #32
 8002670:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	f003 0320 	and.w	r3, r3, #32
 8002694:	2b20      	cmp	r3, #32
 8002696:	d1dc      	bne.n	8002652 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	699b      	ldr	r3, [r3, #24]
 800269e:	f003 0320 	and.w	r3, r3, #32
 80026a2:	2b20      	cmp	r3, #32
 80026a4:	d003      	beq.n	80026ae <I2C_IsErrorOccurred+0xfa>
 80026a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d09d      	beq.n	80025ea <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80026ae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d103      	bne.n	80026be <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2220      	movs	r2, #32
 80026bc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80026be:	6a3b      	ldr	r3, [r7, #32]
 80026c0:	f043 0304 	orr.w	r3, r3, #4
 80026c4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00b      	beq.n	80026f6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80026de:	6a3b      	ldr	r3, [r7, #32]
 80026e0:	f043 0301 	orr.w	r3, r3, #1
 80026e4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026ee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d00b      	beq.n	8002718 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002700:	6a3b      	ldr	r3, [r7, #32]
 8002702:	f043 0308 	orr.w	r3, r3, #8
 8002706:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002710:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002712:	2301      	movs	r3, #1
 8002714:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800271e:	2b00      	cmp	r3, #0
 8002720:	d00b      	beq.n	800273a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002722:	6a3b      	ldr	r3, [r7, #32]
 8002724:	f043 0302 	orr.w	r3, r3, #2
 8002728:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002732:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800273a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800273e:	2b00      	cmp	r3, #0
 8002740:	d01c      	beq.n	800277c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f7ff fe56 	bl	80023f4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6859      	ldr	r1, [r3, #4]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4b0d      	ldr	r3, [pc, #52]	; (8002788 <I2C_IsErrorOccurred+0x1d4>)
 8002754:	400b      	ands	r3, r1
 8002756:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800275c:	6a3b      	ldr	r3, [r7, #32]
 800275e:	431a      	orrs	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2220      	movs	r2, #32
 8002768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800277c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002780:	4618      	mov	r0, r3
 8002782:	3728      	adds	r7, #40	; 0x28
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	fe00e800 	.word	0xfe00e800

0800278c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800278c:	b480      	push	{r7}
 800278e:	b087      	sub	sp, #28
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	607b      	str	r3, [r7, #4]
 8002796:	460b      	mov	r3, r1
 8002798:	817b      	strh	r3, [r7, #10]
 800279a:	4613      	mov	r3, r2
 800279c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800279e:	897b      	ldrh	r3, [r7, #10]
 80027a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027a4:	7a7b      	ldrb	r3, [r7, #9]
 80027a6:	041b      	lsls	r3, r3, #16
 80027a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027ac:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027ba:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	6a3b      	ldr	r3, [r7, #32]
 80027c4:	0d5b      	lsrs	r3, r3, #21
 80027c6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80027ca:	4b08      	ldr	r3, [pc, #32]	; (80027ec <I2C_TransferConfig+0x60>)
 80027cc:	430b      	orrs	r3, r1
 80027ce:	43db      	mvns	r3, r3
 80027d0:	ea02 0103 	and.w	r1, r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	697a      	ldr	r2, [r7, #20]
 80027da:	430a      	orrs	r2, r1
 80027dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80027de:	bf00      	nop
 80027e0:	371c      	adds	r7, #28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	03ff63ff 	.word	0x03ff63ff

080027f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b20      	cmp	r3, #32
 8002804:	d138      	bne.n	8002878 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800280c:	2b01      	cmp	r3, #1
 800280e:	d101      	bne.n	8002814 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002810:	2302      	movs	r3, #2
 8002812:	e032      	b.n	800287a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2224      	movs	r2, #36	; 0x24
 8002820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f022 0201 	bic.w	r2, r2, #1
 8002832:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002842:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6819      	ldr	r1, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	430a      	orrs	r2, r1
 8002852:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f042 0201 	orr.w	r2, r2, #1
 8002862:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2220      	movs	r2, #32
 8002868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002874:	2300      	movs	r3, #0
 8002876:	e000      	b.n	800287a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002878:	2302      	movs	r3, #2
  }
}
 800287a:	4618      	mov	r0, r3
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr

08002886 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002886:	b480      	push	{r7}
 8002888:	b085      	sub	sp, #20
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
 800288e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2b20      	cmp	r3, #32
 800289a:	d139      	bne.n	8002910 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d101      	bne.n	80028aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80028a6:	2302      	movs	r3, #2
 80028a8:	e033      	b.n	8002912 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2224      	movs	r2, #36	; 0x24
 80028b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f022 0201 	bic.w	r2, r2, #1
 80028c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80028d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	021b      	lsls	r3, r3, #8
 80028de:	68fa      	ldr	r2, [r7, #12]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f042 0201 	orr.w	r2, r2, #1
 80028fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2220      	movs	r2, #32
 8002900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800290c:	2300      	movs	r3, #0
 800290e:	e000      	b.n	8002912 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002910:	2302      	movs	r3, #2
  }
}
 8002912:	4618      	mov	r0, r3
 8002914:	3714      	adds	r7, #20
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
	...

08002920 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d141      	bne.n	80029b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800292e:	4b4b      	ldr	r3, [pc, #300]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800293a:	d131      	bne.n	80029a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800293c:	4b47      	ldr	r3, [pc, #284]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800293e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002942:	4a46      	ldr	r2, [pc, #280]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002944:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002948:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800294c:	4b43      	ldr	r3, [pc, #268]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002954:	4a41      	ldr	r2, [pc, #260]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002956:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800295a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800295c:	4b40      	ldr	r3, [pc, #256]	; (8002a60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2232      	movs	r2, #50	; 0x32
 8002962:	fb02 f303 	mul.w	r3, r2, r3
 8002966:	4a3f      	ldr	r2, [pc, #252]	; (8002a64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002968:	fba2 2303 	umull	r2, r3, r2, r3
 800296c:	0c9b      	lsrs	r3, r3, #18
 800296e:	3301      	adds	r3, #1
 8002970:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002972:	e002      	b.n	800297a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	3b01      	subs	r3, #1
 8002978:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800297a:	4b38      	ldr	r3, [pc, #224]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002986:	d102      	bne.n	800298e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1f2      	bne.n	8002974 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800298e:	4b33      	ldr	r3, [pc, #204]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002990:	695b      	ldr	r3, [r3, #20]
 8002992:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800299a:	d158      	bne.n	8002a4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e057      	b.n	8002a50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029a0:	4b2e      	ldr	r3, [pc, #184]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029a6:	4a2d      	ldr	r2, [pc, #180]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80029b0:	e04d      	b.n	8002a4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029b8:	d141      	bne.n	8002a3e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80029ba:	4b28      	ldr	r3, [pc, #160]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80029c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029c6:	d131      	bne.n	8002a2c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029c8:	4b24      	ldr	r3, [pc, #144]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80029ce:	4a23      	ldr	r2, [pc, #140]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029d8:	4b20      	ldr	r3, [pc, #128]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80029e0:	4a1e      	ldr	r2, [pc, #120]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80029e8:	4b1d      	ldr	r3, [pc, #116]	; (8002a60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2232      	movs	r2, #50	; 0x32
 80029ee:	fb02 f303 	mul.w	r3, r2, r3
 80029f2:	4a1c      	ldr	r2, [pc, #112]	; (8002a64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80029f4:	fba2 2303 	umull	r2, r3, r2, r3
 80029f8:	0c9b      	lsrs	r3, r3, #18
 80029fa:	3301      	adds	r3, #1
 80029fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029fe:	e002      	b.n	8002a06 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	3b01      	subs	r3, #1
 8002a04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a06:	4b15      	ldr	r3, [pc, #84]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a12:	d102      	bne.n	8002a1a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1f2      	bne.n	8002a00 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a1a:	4b10      	ldr	r3, [pc, #64]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a26:	d112      	bne.n	8002a4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e011      	b.n	8002a50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a2c:	4b0b      	ldr	r3, [pc, #44]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a32:	4a0a      	ldr	r2, [pc, #40]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a38:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002a3c:	e007      	b.n	8002a4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a3e:	4b07      	ldr	r3, [pc, #28]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a46:	4a05      	ldr	r2, [pc, #20]	; (8002a5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a4c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr
 8002a5c:	40007000 	.word	0x40007000
 8002a60:	20000000 	.word	0x20000000
 8002a64:	431bde83 	.word	0x431bde83

08002a68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b088      	sub	sp, #32
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e306      	b.n	8003088 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d075      	beq.n	8002b72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a86:	4b97      	ldr	r3, [pc, #604]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
 8002a8e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a90:	4b94      	ldr	r3, [pc, #592]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	f003 0303 	and.w	r3, r3, #3
 8002a98:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	2b0c      	cmp	r3, #12
 8002a9e:	d102      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x3e>
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	2b03      	cmp	r3, #3
 8002aa4:	d002      	beq.n	8002aac <HAL_RCC_OscConfig+0x44>
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d10b      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aac:	4b8d      	ldr	r3, [pc, #564]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d05b      	beq.n	8002b70 <HAL_RCC_OscConfig+0x108>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d157      	bne.n	8002b70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e2e1      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002acc:	d106      	bne.n	8002adc <HAL_RCC_OscConfig+0x74>
 8002ace:	4b85      	ldr	r3, [pc, #532]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a84      	ldr	r2, [pc, #528]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002ad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	e01d      	b.n	8002b18 <HAL_RCC_OscConfig+0xb0>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ae4:	d10c      	bne.n	8002b00 <HAL_RCC_OscConfig+0x98>
 8002ae6:	4b7f      	ldr	r3, [pc, #508]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a7e      	ldr	r2, [pc, #504]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002aec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002af0:	6013      	str	r3, [r2, #0]
 8002af2:	4b7c      	ldr	r3, [pc, #496]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a7b      	ldr	r2, [pc, #492]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	e00b      	b.n	8002b18 <HAL_RCC_OscConfig+0xb0>
 8002b00:	4b78      	ldr	r3, [pc, #480]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a77      	ldr	r2, [pc, #476]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b0a:	6013      	str	r3, [r2, #0]
 8002b0c:	4b75      	ldr	r3, [pc, #468]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a74      	ldr	r2, [pc, #464]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002b12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d013      	beq.n	8002b48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b20:	f7fe fe56 	bl	80017d0 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b28:	f7fe fe52 	bl	80017d0 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b64      	cmp	r3, #100	; 0x64
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e2a6      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b3a:	4b6a      	ldr	r3, [pc, #424]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0f0      	beq.n	8002b28 <HAL_RCC_OscConfig+0xc0>
 8002b46:	e014      	b.n	8002b72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b48:	f7fe fe42 	bl	80017d0 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b50:	f7fe fe3e 	bl	80017d0 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b64      	cmp	r3, #100	; 0x64
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e292      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b62:	4b60      	ldr	r3, [pc, #384]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1f0      	bne.n	8002b50 <HAL_RCC_OscConfig+0xe8>
 8002b6e:	e000      	b.n	8002b72 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d075      	beq.n	8002c6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b7e:	4b59      	ldr	r3, [pc, #356]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 030c 	and.w	r3, r3, #12
 8002b86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b88:	4b56      	ldr	r3, [pc, #344]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	2b0c      	cmp	r3, #12
 8002b96:	d102      	bne.n	8002b9e <HAL_RCC_OscConfig+0x136>
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d002      	beq.n	8002ba4 <HAL_RCC_OscConfig+0x13c>
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	2b04      	cmp	r3, #4
 8002ba2:	d11f      	bne.n	8002be4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ba4:	4b4f      	ldr	r3, [pc, #316]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d005      	beq.n	8002bbc <HAL_RCC_OscConfig+0x154>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d101      	bne.n	8002bbc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e265      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bbc:	4b49      	ldr	r3, [pc, #292]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	061b      	lsls	r3, r3, #24
 8002bca:	4946      	ldr	r1, [pc, #280]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002bd0:	4b45      	ldr	r3, [pc, #276]	; (8002ce8 <HAL_RCC_OscConfig+0x280>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fe fdaf 	bl	8001738 <HAL_InitTick>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d043      	beq.n	8002c68 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e251      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d023      	beq.n	8002c34 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bec:	4b3d      	ldr	r3, [pc, #244]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a3c      	ldr	r2, [pc, #240]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7fe fdea 	bl	80017d0 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c00:	f7fe fde6 	bl	80017d0 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e23a      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c12:	4b34      	ldr	r3, [pc, #208]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d0f0      	beq.n	8002c00 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c1e:	4b31      	ldr	r3, [pc, #196]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	061b      	lsls	r3, r3, #24
 8002c2c:	492d      	ldr	r1, [pc, #180]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	604b      	str	r3, [r1, #4]
 8002c32:	e01a      	b.n	8002c6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c34:	4b2b      	ldr	r3, [pc, #172]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a2a      	ldr	r2, [pc, #168]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002c3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c40:	f7fe fdc6 	bl	80017d0 <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c48:	f7fe fdc2 	bl	80017d0 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e216      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c5a:	4b22      	ldr	r3, [pc, #136]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d1f0      	bne.n	8002c48 <HAL_RCC_OscConfig+0x1e0>
 8002c66:	e000      	b.n	8002c6a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d041      	beq.n	8002cfa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d01c      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c7e:	4b19      	ldr	r3, [pc, #100]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c84:	4a17      	ldr	r2, [pc, #92]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002c86:	f043 0301 	orr.w	r3, r3, #1
 8002c8a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c8e:	f7fe fd9f 	bl	80017d0 <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c94:	e008      	b.n	8002ca8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c96:	f7fe fd9b 	bl	80017d0 <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e1ef      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ca8:	4b0e      	ldr	r3, [pc, #56]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002caa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0ef      	beq.n	8002c96 <HAL_RCC_OscConfig+0x22e>
 8002cb6:	e020      	b.n	8002cfa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cb8:	4b0a      	ldr	r3, [pc, #40]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cbe:	4a09      	ldr	r2, [pc, #36]	; (8002ce4 <HAL_RCC_OscConfig+0x27c>)
 8002cc0:	f023 0301 	bic.w	r3, r3, #1
 8002cc4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc8:	f7fe fd82 	bl	80017d0 <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cce:	e00d      	b.n	8002cec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cd0:	f7fe fd7e 	bl	80017d0 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d906      	bls.n	8002cec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e1d2      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
 8002ce2:	bf00      	nop
 8002ce4:	40021000 	.word	0x40021000
 8002ce8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cec:	4b8c      	ldr	r3, [pc, #560]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002cee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d1ea      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0304 	and.w	r3, r3, #4
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	f000 80a6 	beq.w	8002e54 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d0c:	4b84      	ldr	r3, [pc, #528]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_RCC_OscConfig+0x2b4>
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e000      	b.n	8002d1e <HAL_RCC_OscConfig+0x2b6>
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d00d      	beq.n	8002d3e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d22:	4b7f      	ldr	r3, [pc, #508]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d26:	4a7e      	ldr	r2, [pc, #504]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002d28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d2c:	6593      	str	r3, [r2, #88]	; 0x58
 8002d2e:	4b7c      	ldr	r3, [pc, #496]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d36:	60fb      	str	r3, [r7, #12]
 8002d38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d3e:	4b79      	ldr	r3, [pc, #484]	; (8002f24 <HAL_RCC_OscConfig+0x4bc>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d118      	bne.n	8002d7c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d4a:	4b76      	ldr	r3, [pc, #472]	; (8002f24 <HAL_RCC_OscConfig+0x4bc>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a75      	ldr	r2, [pc, #468]	; (8002f24 <HAL_RCC_OscConfig+0x4bc>)
 8002d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d56:	f7fe fd3b 	bl	80017d0 <HAL_GetTick>
 8002d5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d5c:	e008      	b.n	8002d70 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d5e:	f7fe fd37 	bl	80017d0 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d901      	bls.n	8002d70 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e18b      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d70:	4b6c      	ldr	r3, [pc, #432]	; (8002f24 <HAL_RCC_OscConfig+0x4bc>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d0f0      	beq.n	8002d5e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d108      	bne.n	8002d96 <HAL_RCC_OscConfig+0x32e>
 8002d84:	4b66      	ldr	r3, [pc, #408]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d8a:	4a65      	ldr	r2, [pc, #404]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002d8c:	f043 0301 	orr.w	r3, r3, #1
 8002d90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d94:	e024      	b.n	8002de0 <HAL_RCC_OscConfig+0x378>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	2b05      	cmp	r3, #5
 8002d9c:	d110      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x358>
 8002d9e:	4b60      	ldr	r3, [pc, #384]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da4:	4a5e      	ldr	r2, [pc, #376]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002da6:	f043 0304 	orr.w	r3, r3, #4
 8002daa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dae:	4b5c      	ldr	r3, [pc, #368]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002db4:	4a5a      	ldr	r2, [pc, #360]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002db6:	f043 0301 	orr.w	r3, r3, #1
 8002dba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dbe:	e00f      	b.n	8002de0 <HAL_RCC_OscConfig+0x378>
 8002dc0:	4b57      	ldr	r3, [pc, #348]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc6:	4a56      	ldr	r2, [pc, #344]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002dc8:	f023 0301 	bic.w	r3, r3, #1
 8002dcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dd0:	4b53      	ldr	r3, [pc, #332]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd6:	4a52      	ldr	r2, [pc, #328]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002dd8:	f023 0304 	bic.w	r3, r3, #4
 8002ddc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d016      	beq.n	8002e16 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002de8:	f7fe fcf2 	bl	80017d0 <HAL_GetTick>
 8002dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df0:	f7fe fcee 	bl	80017d0 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e140      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e06:	4b46      	ldr	r3, [pc, #280]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e0c:	f003 0302 	and.w	r3, r3, #2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0ed      	beq.n	8002df0 <HAL_RCC_OscConfig+0x388>
 8002e14:	e015      	b.n	8002e42 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e16:	f7fe fcdb 	bl	80017d0 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e1c:	e00a      	b.n	8002e34 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e1e:	f7fe fcd7 	bl	80017d0 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e129      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e34:	4b3a      	ldr	r3, [pc, #232]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1ed      	bne.n	8002e1e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e42:	7ffb      	ldrb	r3, [r7, #31]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d105      	bne.n	8002e54 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e48:	4b35      	ldr	r3, [pc, #212]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4c:	4a34      	ldr	r2, [pc, #208]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002e4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e52:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0320 	and.w	r3, r3, #32
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d03c      	beq.n	8002eda <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d01c      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002e68:	4b2d      	ldr	r3, [pc, #180]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002e6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e6e:	4a2c      	ldr	r2, [pc, #176]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e78:	f7fe fcaa 	bl	80017d0 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e80:	f7fe fca6 	bl	80017d0 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e0fa      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e92:	4b23      	ldr	r3, [pc, #140]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002e94:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002e98:	f003 0302 	and.w	r3, r3, #2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d0ef      	beq.n	8002e80 <HAL_RCC_OscConfig+0x418>
 8002ea0:	e01b      	b.n	8002eda <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ea2:	4b1f      	ldr	r3, [pc, #124]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002ea4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ea8:	4a1d      	ldr	r2, [pc, #116]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002eaa:	f023 0301 	bic.w	r3, r3, #1
 8002eae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb2:	f7fe fc8d 	bl	80017d0 <HAL_GetTick>
 8002eb6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002eb8:	e008      	b.n	8002ecc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002eba:	f7fe fc89 	bl	80017d0 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e0dd      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ecc:	4b14      	ldr	r3, [pc, #80]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002ece:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d1ef      	bne.n	8002eba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f000 80d1 	beq.w	8003086 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ee4:	4b0e      	ldr	r3, [pc, #56]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f003 030c 	and.w	r3, r3, #12
 8002eec:	2b0c      	cmp	r3, #12
 8002eee:	f000 808b 	beq.w	8003008 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d15e      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002efa:	4b09      	ldr	r3, [pc, #36]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a08      	ldr	r2, [pc, #32]	; (8002f20 <HAL_RCC_OscConfig+0x4b8>)
 8002f00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f06:	f7fe fc63 	bl	80017d0 <HAL_GetTick>
 8002f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f0c:	e00c      	b.n	8002f28 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f0e:	f7fe fc5f 	bl	80017d0 <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d905      	bls.n	8002f28 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e0b3      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
 8002f20:	40021000 	.word	0x40021000
 8002f24:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f28:	4b59      	ldr	r3, [pc, #356]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1ec      	bne.n	8002f0e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f34:	4b56      	ldr	r3, [pc, #344]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002f36:	68da      	ldr	r2, [r3, #12]
 8002f38:	4b56      	ldr	r3, [pc, #344]	; (8003094 <HAL_RCC_OscConfig+0x62c>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6a11      	ldr	r1, [r2, #32]
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f44:	3a01      	subs	r2, #1
 8002f46:	0112      	lsls	r2, r2, #4
 8002f48:	4311      	orrs	r1, r2
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002f4e:	0212      	lsls	r2, r2, #8
 8002f50:	4311      	orrs	r1, r2
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f56:	0852      	lsrs	r2, r2, #1
 8002f58:	3a01      	subs	r2, #1
 8002f5a:	0552      	lsls	r2, r2, #21
 8002f5c:	4311      	orrs	r1, r2
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f62:	0852      	lsrs	r2, r2, #1
 8002f64:	3a01      	subs	r2, #1
 8002f66:	0652      	lsls	r2, r2, #25
 8002f68:	4311      	orrs	r1, r2
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002f6e:	06d2      	lsls	r2, r2, #27
 8002f70:	430a      	orrs	r2, r1
 8002f72:	4947      	ldr	r1, [pc, #284]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002f74:	4313      	orrs	r3, r2
 8002f76:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f78:	4b45      	ldr	r3, [pc, #276]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a44      	ldr	r2, [pc, #272]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002f7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f82:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f84:	4b42      	ldr	r3, [pc, #264]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	4a41      	ldr	r2, [pc, #260]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002f8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f8e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f90:	f7fe fc1e 	bl	80017d0 <HAL_GetTick>
 8002f94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f96:	e008      	b.n	8002faa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f98:	f7fe fc1a 	bl	80017d0 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d901      	bls.n	8002faa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e06e      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002faa:	4b39      	ldr	r3, [pc, #228]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d0f0      	beq.n	8002f98 <HAL_RCC_OscConfig+0x530>
 8002fb6:	e066      	b.n	8003086 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fb8:	4b35      	ldr	r3, [pc, #212]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a34      	ldr	r2, [pc, #208]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002fbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fc2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002fc4:	4b32      	ldr	r3, [pc, #200]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	4a31      	ldr	r2, [pc, #196]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002fca:	f023 0303 	bic.w	r3, r3, #3
 8002fce:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002fd0:	4b2f      	ldr	r3, [pc, #188]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	4a2e      	ldr	r2, [pc, #184]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002fd6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002fda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fde:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe0:	f7fe fbf6 	bl	80017d0 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fe8:	f7fe fbf2 	bl	80017d0 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e046      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ffa:	4b25      	ldr	r3, [pc, #148]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f0      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x580>
 8003006:	e03e      	b.n	8003086 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69db      	ldr	r3, [r3, #28]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e039      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003014:	4b1e      	ldr	r3, [pc, #120]	; (8003090 <HAL_RCC_OscConfig+0x628>)
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	f003 0203 	and.w	r2, r3, #3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	429a      	cmp	r2, r3
 8003026:	d12c      	bne.n	8003082 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003032:	3b01      	subs	r3, #1
 8003034:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003036:	429a      	cmp	r2, r3
 8003038:	d123      	bne.n	8003082 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003044:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003046:	429a      	cmp	r2, r3
 8003048:	d11b      	bne.n	8003082 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003054:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003056:	429a      	cmp	r2, r3
 8003058:	d113      	bne.n	8003082 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800305a:	697b      	ldr	r3, [r7, #20]
 800305c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003064:	085b      	lsrs	r3, r3, #1
 8003066:	3b01      	subs	r3, #1
 8003068:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800306a:	429a      	cmp	r2, r3
 800306c:	d109      	bne.n	8003082 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003078:	085b      	lsrs	r3, r3, #1
 800307a:	3b01      	subs	r3, #1
 800307c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800307e:	429a      	cmp	r2, r3
 8003080:	d001      	beq.n	8003086 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8003086:	2300      	movs	r3, #0
}
 8003088:	4618      	mov	r0, r3
 800308a:	3720      	adds	r7, #32
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	40021000 	.word	0x40021000
 8003094:	019f800c 	.word	0x019f800c

08003098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80030a2:	2300      	movs	r3, #0
 80030a4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e11e      	b.n	80032ee <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030b0:	4b91      	ldr	r3, [pc, #580]	; (80032f8 <HAL_RCC_ClockConfig+0x260>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 030f 	and.w	r3, r3, #15
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d910      	bls.n	80030e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030be:	4b8e      	ldr	r3, [pc, #568]	; (80032f8 <HAL_RCC_ClockConfig+0x260>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f023 020f 	bic.w	r2, r3, #15
 80030c6:	498c      	ldr	r1, [pc, #560]	; (80032f8 <HAL_RCC_ClockConfig+0x260>)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ce:	4b8a      	ldr	r3, [pc, #552]	; (80032f8 <HAL_RCC_ClockConfig+0x260>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	683a      	ldr	r2, [r7, #0]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d001      	beq.n	80030e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e106      	b.n	80032ee <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d073      	beq.n	80031d4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	2b03      	cmp	r3, #3
 80030f2:	d129      	bne.n	8003148 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030f4:	4b81      	ldr	r3, [pc, #516]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e0f4      	b.n	80032ee <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003104:	f000 f99e 	bl	8003444 <RCC_GetSysClockFreqFromPLLSource>
 8003108:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	4a7c      	ldr	r2, [pc, #496]	; (8003300 <HAL_RCC_ClockConfig+0x268>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d93f      	bls.n	8003192 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003112:	4b7a      	ldr	r3, [pc, #488]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d009      	beq.n	8003132 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003126:	2b00      	cmp	r3, #0
 8003128:	d033      	beq.n	8003192 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800312e:	2b00      	cmp	r3, #0
 8003130:	d12f      	bne.n	8003192 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003132:	4b72      	ldr	r3, [pc, #456]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800313a:	4a70      	ldr	r2, [pc, #448]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 800313c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003140:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003142:	2380      	movs	r3, #128	; 0x80
 8003144:	617b      	str	r3, [r7, #20]
 8003146:	e024      	b.n	8003192 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	2b02      	cmp	r3, #2
 800314e:	d107      	bne.n	8003160 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003150:	4b6a      	ldr	r3, [pc, #424]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d109      	bne.n	8003170 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e0c6      	b.n	80032ee <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003160:	4b66      	ldr	r3, [pc, #408]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0be      	b.n	80032ee <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003170:	f000 f8ce 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 8003174:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	4a61      	ldr	r2, [pc, #388]	; (8003300 <HAL_RCC_ClockConfig+0x268>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d909      	bls.n	8003192 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800317e:	4b5f      	ldr	r3, [pc, #380]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003186:	4a5d      	ldr	r2, [pc, #372]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800318c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800318e:	2380      	movs	r3, #128	; 0x80
 8003190:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003192:	4b5a      	ldr	r3, [pc, #360]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f023 0203 	bic.w	r2, r3, #3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	4957      	ldr	r1, [pc, #348]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031a4:	f7fe fb14 	bl	80017d0 <HAL_GetTick>
 80031a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031aa:	e00a      	b.n	80031c2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031ac:	f7fe fb10 	bl	80017d0 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e095      	b.n	80032ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031c2:	4b4e      	ldr	r3, [pc, #312]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f003 020c 	and.w	r2, r3, #12
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d1eb      	bne.n	80031ac <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d023      	beq.n	8003228 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0304 	and.w	r3, r3, #4
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d005      	beq.n	80031f8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031ec:	4b43      	ldr	r3, [pc, #268]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	4a42      	ldr	r2, [pc, #264]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 80031f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80031f6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0308 	and.w	r3, r3, #8
 8003200:	2b00      	cmp	r3, #0
 8003202:	d007      	beq.n	8003214 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003204:	4b3d      	ldr	r3, [pc, #244]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800320c:	4a3b      	ldr	r2, [pc, #236]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 800320e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003212:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003214:	4b39      	ldr	r3, [pc, #228]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	4936      	ldr	r1, [pc, #216]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003222:	4313      	orrs	r3, r2
 8003224:	608b      	str	r3, [r1, #8]
 8003226:	e008      	b.n	800323a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	2b80      	cmp	r3, #128	; 0x80
 800322c:	d105      	bne.n	800323a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800322e:	4b33      	ldr	r3, [pc, #204]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	4a32      	ldr	r2, [pc, #200]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003234:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003238:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800323a:	4b2f      	ldr	r3, [pc, #188]	; (80032f8 <HAL_RCC_ClockConfig+0x260>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	429a      	cmp	r2, r3
 8003246:	d21d      	bcs.n	8003284 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003248:	4b2b      	ldr	r3, [pc, #172]	; (80032f8 <HAL_RCC_ClockConfig+0x260>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f023 020f 	bic.w	r2, r3, #15
 8003250:	4929      	ldr	r1, [pc, #164]	; (80032f8 <HAL_RCC_ClockConfig+0x260>)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	4313      	orrs	r3, r2
 8003256:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003258:	f7fe faba 	bl	80017d0 <HAL_GetTick>
 800325c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800325e:	e00a      	b.n	8003276 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003260:	f7fe fab6 	bl	80017d0 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	f241 3288 	movw	r2, #5000	; 0x1388
 800326e:	4293      	cmp	r3, r2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e03b      	b.n	80032ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003276:	4b20      	ldr	r3, [pc, #128]	; (80032f8 <HAL_RCC_ClockConfig+0x260>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 030f 	and.w	r3, r3, #15
 800327e:	683a      	ldr	r2, [r7, #0]
 8003280:	429a      	cmp	r2, r3
 8003282:	d1ed      	bne.n	8003260 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b00      	cmp	r3, #0
 800328e:	d008      	beq.n	80032a2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003290:	4b1a      	ldr	r3, [pc, #104]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	4917      	ldr	r1, [pc, #92]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d009      	beq.n	80032c2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032ae:	4b13      	ldr	r3, [pc, #76]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	490f      	ldr	r1, [pc, #60]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032c2:	f000 f825 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 80032c6:	4602      	mov	r2, r0
 80032c8:	4b0c      	ldr	r3, [pc, #48]	; (80032fc <HAL_RCC_ClockConfig+0x264>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	091b      	lsrs	r3, r3, #4
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	490c      	ldr	r1, [pc, #48]	; (8003304 <HAL_RCC_ClockConfig+0x26c>)
 80032d4:	5ccb      	ldrb	r3, [r1, r3]
 80032d6:	f003 031f 	and.w	r3, r3, #31
 80032da:	fa22 f303 	lsr.w	r3, r2, r3
 80032de:	4a0a      	ldr	r2, [pc, #40]	; (8003308 <HAL_RCC_ClockConfig+0x270>)
 80032e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80032e2:	4b0a      	ldr	r3, [pc, #40]	; (800330c <HAL_RCC_ClockConfig+0x274>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7fe fa26 	bl	8001738 <HAL_InitTick>
 80032ec:	4603      	mov	r3, r0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3718      	adds	r7, #24
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	40022000 	.word	0x40022000
 80032fc:	40021000 	.word	0x40021000
 8003300:	04c4b400 	.word	0x04c4b400
 8003304:	08004f34 	.word	0x08004f34
 8003308:	20000000 	.word	0x20000000
 800330c:	20000004 	.word	0x20000004

08003310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003310:	b480      	push	{r7}
 8003312:	b087      	sub	sp, #28
 8003314:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003316:	4b2c      	ldr	r3, [pc, #176]	; (80033c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f003 030c 	and.w	r3, r3, #12
 800331e:	2b04      	cmp	r3, #4
 8003320:	d102      	bne.n	8003328 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003322:	4b2a      	ldr	r3, [pc, #168]	; (80033cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003324:	613b      	str	r3, [r7, #16]
 8003326:	e047      	b.n	80033b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003328:	4b27      	ldr	r3, [pc, #156]	; (80033c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	f003 030c 	and.w	r3, r3, #12
 8003330:	2b08      	cmp	r3, #8
 8003332:	d102      	bne.n	800333a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003334:	4b26      	ldr	r3, [pc, #152]	; (80033d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003336:	613b      	str	r3, [r7, #16]
 8003338:	e03e      	b.n	80033b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800333a:	4b23      	ldr	r3, [pc, #140]	; (80033c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 030c 	and.w	r3, r3, #12
 8003342:	2b0c      	cmp	r3, #12
 8003344:	d136      	bne.n	80033b4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003346:	4b20      	ldr	r3, [pc, #128]	; (80033c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	f003 0303 	and.w	r3, r3, #3
 800334e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003350:	4b1d      	ldr	r3, [pc, #116]	; (80033c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	091b      	lsrs	r3, r3, #4
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	3301      	adds	r3, #1
 800335c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2b03      	cmp	r3, #3
 8003362:	d10c      	bne.n	800337e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003364:	4a1a      	ldr	r2, [pc, #104]	; (80033d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	fbb2 f3f3 	udiv	r3, r2, r3
 800336c:	4a16      	ldr	r2, [pc, #88]	; (80033c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800336e:	68d2      	ldr	r2, [r2, #12]
 8003370:	0a12      	lsrs	r2, r2, #8
 8003372:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003376:	fb02 f303 	mul.w	r3, r2, r3
 800337a:	617b      	str	r3, [r7, #20]
      break;
 800337c:	e00c      	b.n	8003398 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800337e:	4a13      	ldr	r2, [pc, #76]	; (80033cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	fbb2 f3f3 	udiv	r3, r2, r3
 8003386:	4a10      	ldr	r2, [pc, #64]	; (80033c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003388:	68d2      	ldr	r2, [r2, #12]
 800338a:	0a12      	lsrs	r2, r2, #8
 800338c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003390:	fb02 f303 	mul.w	r3, r2, r3
 8003394:	617b      	str	r3, [r7, #20]
      break;
 8003396:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003398:	4b0b      	ldr	r3, [pc, #44]	; (80033c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	0e5b      	lsrs	r3, r3, #25
 800339e:	f003 0303 	and.w	r3, r3, #3
 80033a2:	3301      	adds	r3, #1
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b0:	613b      	str	r3, [r7, #16]
 80033b2:	e001      	b.n	80033b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80033b4:	2300      	movs	r3, #0
 80033b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80033b8:	693b      	ldr	r3, [r7, #16]
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	371c      	adds	r7, #28
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	40021000 	.word	0x40021000
 80033cc:	00f42400 	.word	0x00f42400
 80033d0:	007a1200 	.word	0x007a1200

080033d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033d8:	4b03      	ldr	r3, [pc, #12]	; (80033e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80033da:	681b      	ldr	r3, [r3, #0]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	20000000 	.word	0x20000000

080033ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80033f0:	f7ff fff0 	bl	80033d4 <HAL_RCC_GetHCLKFreq>
 80033f4:	4602      	mov	r2, r0
 80033f6:	4b06      	ldr	r3, [pc, #24]	; (8003410 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	0a1b      	lsrs	r3, r3, #8
 80033fc:	f003 0307 	and.w	r3, r3, #7
 8003400:	4904      	ldr	r1, [pc, #16]	; (8003414 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003402:	5ccb      	ldrb	r3, [r1, r3]
 8003404:	f003 031f 	and.w	r3, r3, #31
 8003408:	fa22 f303 	lsr.w	r3, r2, r3
}
 800340c:	4618      	mov	r0, r3
 800340e:	bd80      	pop	{r7, pc}
 8003410:	40021000 	.word	0x40021000
 8003414:	08004f44 	.word	0x08004f44

08003418 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800341c:	f7ff ffda 	bl	80033d4 <HAL_RCC_GetHCLKFreq>
 8003420:	4602      	mov	r2, r0
 8003422:	4b06      	ldr	r3, [pc, #24]	; (800343c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	0adb      	lsrs	r3, r3, #11
 8003428:	f003 0307 	and.w	r3, r3, #7
 800342c:	4904      	ldr	r1, [pc, #16]	; (8003440 <HAL_RCC_GetPCLK2Freq+0x28>)
 800342e:	5ccb      	ldrb	r3, [r1, r3]
 8003430:	f003 031f 	and.w	r3, r3, #31
 8003434:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003438:	4618      	mov	r0, r3
 800343a:	bd80      	pop	{r7, pc}
 800343c:	40021000 	.word	0x40021000
 8003440:	08004f44 	.word	0x08004f44

08003444 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003444:	b480      	push	{r7}
 8003446:	b087      	sub	sp, #28
 8003448:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800344a:	4b1e      	ldr	r3, [pc, #120]	; (80034c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	f003 0303 	and.w	r3, r3, #3
 8003452:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003454:	4b1b      	ldr	r3, [pc, #108]	; (80034c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	091b      	lsrs	r3, r3, #4
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	3301      	adds	r3, #1
 8003460:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	2b03      	cmp	r3, #3
 8003466:	d10c      	bne.n	8003482 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003468:	4a17      	ldr	r2, [pc, #92]	; (80034c8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003470:	4a14      	ldr	r2, [pc, #80]	; (80034c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003472:	68d2      	ldr	r2, [r2, #12]
 8003474:	0a12      	lsrs	r2, r2, #8
 8003476:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800347a:	fb02 f303 	mul.w	r3, r2, r3
 800347e:	617b      	str	r3, [r7, #20]
    break;
 8003480:	e00c      	b.n	800349c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003482:	4a12      	ldr	r2, [pc, #72]	; (80034cc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	fbb2 f3f3 	udiv	r3, r2, r3
 800348a:	4a0e      	ldr	r2, [pc, #56]	; (80034c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800348c:	68d2      	ldr	r2, [r2, #12]
 800348e:	0a12      	lsrs	r2, r2, #8
 8003490:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003494:	fb02 f303 	mul.w	r3, r2, r3
 8003498:	617b      	str	r3, [r7, #20]
    break;
 800349a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800349c:	4b09      	ldr	r3, [pc, #36]	; (80034c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	0e5b      	lsrs	r3, r3, #25
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	3301      	adds	r3, #1
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80034ac:	697a      	ldr	r2, [r7, #20]
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034b4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80034b6:	687b      	ldr	r3, [r7, #4]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	371c      	adds	r7, #28
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	40021000 	.word	0x40021000
 80034c8:	007a1200 	.word	0x007a1200
 80034cc:	00f42400 	.word	0x00f42400

080034d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b086      	sub	sp, #24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034d8:	2300      	movs	r3, #0
 80034da:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034dc:	2300      	movs	r3, #0
 80034de:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 8098 	beq.w	800361e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ee:	2300      	movs	r3, #0
 80034f0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034f2:	4b43      	ldr	r3, [pc, #268]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d10d      	bne.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034fe:	4b40      	ldr	r3, [pc, #256]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003502:	4a3f      	ldr	r2, [pc, #252]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003508:	6593      	str	r3, [r2, #88]	; 0x58
 800350a:	4b3d      	ldr	r3, [pc, #244]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800350c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003512:	60bb      	str	r3, [r7, #8]
 8003514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003516:	2301      	movs	r3, #1
 8003518:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800351a:	4b3a      	ldr	r3, [pc, #232]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a39      	ldr	r2, [pc, #228]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003524:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003526:	f7fe f953 	bl	80017d0 <HAL_GetTick>
 800352a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800352c:	e009      	b.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800352e:	f7fe f94f 	bl	80017d0 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d902      	bls.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	74fb      	strb	r3, [r7, #19]
        break;
 8003540:	e005      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003542:	4b30      	ldr	r3, [pc, #192]	; (8003604 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800354a:	2b00      	cmp	r3, #0
 800354c:	d0ef      	beq.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800354e:	7cfb      	ldrb	r3, [r7, #19]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d159      	bne.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003554:	4b2a      	ldr	r3, [pc, #168]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800355a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800355e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d01e      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	429a      	cmp	r2, r3
 800356e:	d019      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003570:	4b23      	ldr	r3, [pc, #140]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003576:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800357a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800357c:	4b20      	ldr	r3, [pc, #128]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800357e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003582:	4a1f      	ldr	r2, [pc, #124]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003584:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003588:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800358c:	4b1c      	ldr	r3, [pc, #112]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800358e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003592:	4a1b      	ldr	r2, [pc, #108]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003594:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003598:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800359c:	4a18      	ldr	r2, [pc, #96]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d016      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ae:	f7fe f90f 	bl	80017d0 <HAL_GetTick>
 80035b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035b4:	e00b      	b.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035b6:	f7fe f90b 	bl	80017d0 <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d902      	bls.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	74fb      	strb	r3, [r7, #19]
            break;
 80035cc:	e006      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ce:	4b0c      	ldr	r3, [pc, #48]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0ec      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80035dc:	7cfb      	ldrb	r3, [r7, #19]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10b      	bne.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035e2:	4b07      	ldr	r3, [pc, #28]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f0:	4903      	ldr	r1, [pc, #12]	; (8003600 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80035f8:	e008      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035fa:	7cfb      	ldrb	r3, [r7, #19]
 80035fc:	74bb      	strb	r3, [r7, #18]
 80035fe:	e005      	b.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003600:	40021000 	.word	0x40021000
 8003604:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003608:	7cfb      	ldrb	r3, [r7, #19]
 800360a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800360c:	7c7b      	ldrb	r3, [r7, #17]
 800360e:	2b01      	cmp	r3, #1
 8003610:	d105      	bne.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003612:	4ba6      	ldr	r3, [pc, #664]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003616:	4aa5      	ldr	r2, [pc, #660]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800361c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00a      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800362a:	4ba0      	ldr	r3, [pc, #640]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800362c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003630:	f023 0203 	bic.w	r2, r3, #3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	499c      	ldr	r1, [pc, #624]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800363a:	4313      	orrs	r3, r2
 800363c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00a      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800364c:	4b97      	ldr	r3, [pc, #604]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800364e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003652:	f023 020c 	bic.w	r2, r3, #12
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	4994      	ldr	r1, [pc, #592]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0304 	and.w	r3, r3, #4
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800366e:	4b8f      	ldr	r3, [pc, #572]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003674:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	498b      	ldr	r1, [pc, #556]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800367e:	4313      	orrs	r3, r2
 8003680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0308 	and.w	r3, r3, #8
 800368c:	2b00      	cmp	r3, #0
 800368e:	d00a      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003690:	4b86      	ldr	r3, [pc, #536]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003696:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	4983      	ldr	r1, [pc, #524]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0320 	and.w	r3, r3, #32
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00a      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036b2:	4b7e      	ldr	r3, [pc, #504]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	497a      	ldr	r1, [pc, #488]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036d4:	4b75      	ldr	r3, [pc, #468]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036da:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	4972      	ldr	r1, [pc, #456]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00a      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036f6:	4b6d      	ldr	r3, [pc, #436]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	69db      	ldr	r3, [r3, #28]
 8003704:	4969      	ldr	r1, [pc, #420]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003706:	4313      	orrs	r3, r2
 8003708:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00a      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003718:	4b64      	ldr	r3, [pc, #400]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	4961      	ldr	r1, [pc, #388]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003728:	4313      	orrs	r3, r2
 800372a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00a      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800373a:	4b5c      	ldr	r3, [pc, #368]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800373c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003740:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003748:	4958      	ldr	r1, [pc, #352]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800374a:	4313      	orrs	r3, r2
 800374c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003758:	2b00      	cmp	r3, #0
 800375a:	d015      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800375c:	4b53      	ldr	r3, [pc, #332]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800375e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003762:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376a:	4950      	ldr	r1, [pc, #320]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800376c:	4313      	orrs	r3, r2
 800376e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003776:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800377a:	d105      	bne.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800377c:	4b4b      	ldr	r3, [pc, #300]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	4a4a      	ldr	r2, [pc, #296]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003782:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003786:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003790:	2b00      	cmp	r3, #0
 8003792:	d015      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003794:	4b45      	ldr	r3, [pc, #276]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800379a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a2:	4942      	ldr	r1, [pc, #264]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037b2:	d105      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037b4:	4b3d      	ldr	r3, [pc, #244]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	4a3c      	ldr	r2, [pc, #240]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037be:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d015      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80037cc:	4b37      	ldr	r3, [pc, #220]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037d2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037da:	4934      	ldr	r1, [pc, #208]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037ea:	d105      	bne.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037ec:	4b2f      	ldr	r3, [pc, #188]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	4a2e      	ldr	r2, [pc, #184]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80037f6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d015      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003804:	4b29      	ldr	r3, [pc, #164]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800380a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003812:	4926      	ldr	r1, [pc, #152]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003814:	4313      	orrs	r3, r2
 8003816:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800381e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003822:	d105      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003824:	4b21      	ldr	r3, [pc, #132]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	4a20      	ldr	r2, [pc, #128]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800382a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800382e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d015      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800383c:	4b1b      	ldr	r3, [pc, #108]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800383e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003842:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800384a:	4918      	ldr	r1, [pc, #96]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800384c:	4313      	orrs	r3, r2
 800384e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003856:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800385a:	d105      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800385c:	4b13      	ldr	r3, [pc, #76]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	4a12      	ldr	r2, [pc, #72]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003862:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003866:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d015      	beq.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003874:	4b0d      	ldr	r3, [pc, #52]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800387a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003882:	490a      	ldr	r1, [pc, #40]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003884:	4313      	orrs	r3, r2
 8003886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800388e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003892:	d105      	bne.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003894:	4b05      	ldr	r3, [pc, #20]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	4a04      	ldr	r2, [pc, #16]	; (80038ac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800389a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800389e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80038a0:	7cbb      	ldrb	r3, [r7, #18]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3718      	adds	r7, #24
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	40021000 	.word	0x40021000

080038b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e042      	b.n	8003948 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d106      	bne.n	80038da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f7fd fe23 	bl	8001520 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2224      	movs	r2, #36	; 0x24
 80038de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 0201 	bic.w	r2, r2, #1
 80038f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f8c2 	bl	8003a7c <UART_SetConfig>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d101      	bne.n	8003902 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e022      	b.n	8003948 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003906:	2b00      	cmp	r3, #0
 8003908:	d002      	beq.n	8003910 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f000 fb82 	bl	8004014 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685a      	ldr	r2, [r3, #4]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800391e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	689a      	ldr	r2, [r3, #8]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800392e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0201 	orr.w	r2, r2, #1
 800393e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f000 fc09 	bl	8004158 <UART_CheckIdleState>
 8003946:	4603      	mov	r3, r0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b08a      	sub	sp, #40	; 0x28
 8003954:	af02      	add	r7, sp, #8
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	603b      	str	r3, [r7, #0]
 800395c:	4613      	mov	r3, r2
 800395e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003966:	2b20      	cmp	r3, #32
 8003968:	f040 8083 	bne.w	8003a72 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d002      	beq.n	8003978 <HAL_UART_Transmit+0x28>
 8003972:	88fb      	ldrh	r3, [r7, #6]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e07b      	b.n	8003a74 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003982:	2b01      	cmp	r3, #1
 8003984:	d101      	bne.n	800398a <HAL_UART_Transmit+0x3a>
 8003986:	2302      	movs	r3, #2
 8003988:	e074      	b.n	8003a74 <HAL_UART_Transmit+0x124>
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2201      	movs	r2, #1
 800398e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2200      	movs	r2, #0
 8003996:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2221      	movs	r2, #33	; 0x21
 800399e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039a2:	f7fd ff15 	bl	80017d0 <HAL_GetTick>
 80039a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	88fa      	ldrh	r2, [r7, #6]
 80039ac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	88fa      	ldrh	r2, [r7, #6]
 80039b4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039c0:	d108      	bne.n	80039d4 <HAL_UART_Transmit+0x84>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d104      	bne.n	80039d4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80039ca:	2300      	movs	r3, #0
 80039cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	61bb      	str	r3, [r7, #24]
 80039d2:	e003      	b.n	80039dc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80039d8:	2300      	movs	r3, #0
 80039da:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80039e4:	e02c      	b.n	8003a40 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	9300      	str	r3, [sp, #0]
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	2200      	movs	r2, #0
 80039ee:	2180      	movs	r1, #128	; 0x80
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f000 fbfc 	bl	80041ee <UART_WaitOnFlagUntilTimeout>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e039      	b.n	8003a74 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10b      	bne.n	8003a1e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	881b      	ldrh	r3, [r3, #0]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a14:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	3302      	adds	r3, #2
 8003a1a:	61bb      	str	r3, [r7, #24]
 8003a1c:	e007      	b.n	8003a2e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	781a      	ldrb	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	3b01      	subs	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1cc      	bne.n	80039e6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	9300      	str	r3, [sp, #0]
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	2200      	movs	r2, #0
 8003a54:	2140      	movs	r1, #64	; 0x40
 8003a56:	68f8      	ldr	r0, [r7, #12]
 8003a58:	f000 fbc9 	bl	80041ee <UART_WaitOnFlagUntilTimeout>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e006      	b.n	8003a74 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2220      	movs	r2, #32
 8003a6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	e000      	b.n	8003a74 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8003a72:	2302      	movs	r3, #2
  }
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3720      	adds	r7, #32
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a80:	b08c      	sub	sp, #48	; 0x30
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a86:	2300      	movs	r3, #0
 8003a88:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	431a      	orrs	r2, r3
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	69db      	ldr	r3, [r3, #28]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	4bab      	ldr	r3, [pc, #684]	; (8003d58 <UART_SetConfig+0x2dc>)
 8003aac:	4013      	ands	r3, r2
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	6812      	ldr	r2, [r2, #0]
 8003ab2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ab4:	430b      	orrs	r3, r1
 8003ab6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	68da      	ldr	r2, [r3, #12]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	430a      	orrs	r2, r1
 8003acc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4aa0      	ldr	r2, [pc, #640]	; (8003d5c <UART_SetConfig+0x2e0>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d004      	beq.n	8003ae8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	6a1b      	ldr	r3, [r3, #32]
 8003ae2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003af2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	6812      	ldr	r2, [r2, #0]
 8003afa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003afc:	430b      	orrs	r3, r1
 8003afe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b06:	f023 010f 	bic.w	r1, r3, #15
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a91      	ldr	r2, [pc, #580]	; (8003d60 <UART_SetConfig+0x2e4>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d125      	bne.n	8003b6c <UART_SetConfig+0xf0>
 8003b20:	4b90      	ldr	r3, [pc, #576]	; (8003d64 <UART_SetConfig+0x2e8>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	2b03      	cmp	r3, #3
 8003b2c:	d81a      	bhi.n	8003b64 <UART_SetConfig+0xe8>
 8003b2e:	a201      	add	r2, pc, #4	; (adr r2, 8003b34 <UART_SetConfig+0xb8>)
 8003b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b34:	08003b45 	.word	0x08003b45
 8003b38:	08003b55 	.word	0x08003b55
 8003b3c:	08003b4d 	.word	0x08003b4d
 8003b40:	08003b5d 	.word	0x08003b5d
 8003b44:	2301      	movs	r3, #1
 8003b46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b4a:	e0d6      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b52:	e0d2      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003b54:	2304      	movs	r3, #4
 8003b56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b5a:	e0ce      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003b5c:	2308      	movs	r3, #8
 8003b5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b62:	e0ca      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003b64:	2310      	movs	r3, #16
 8003b66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003b6a:	e0c6      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a7d      	ldr	r2, [pc, #500]	; (8003d68 <UART_SetConfig+0x2ec>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d138      	bne.n	8003be8 <UART_SetConfig+0x16c>
 8003b76:	4b7b      	ldr	r3, [pc, #492]	; (8003d64 <UART_SetConfig+0x2e8>)
 8003b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b7c:	f003 030c 	and.w	r3, r3, #12
 8003b80:	2b0c      	cmp	r3, #12
 8003b82:	d82d      	bhi.n	8003be0 <UART_SetConfig+0x164>
 8003b84:	a201      	add	r2, pc, #4	; (adr r2, 8003b8c <UART_SetConfig+0x110>)
 8003b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b8a:	bf00      	nop
 8003b8c:	08003bc1 	.word	0x08003bc1
 8003b90:	08003be1 	.word	0x08003be1
 8003b94:	08003be1 	.word	0x08003be1
 8003b98:	08003be1 	.word	0x08003be1
 8003b9c:	08003bd1 	.word	0x08003bd1
 8003ba0:	08003be1 	.word	0x08003be1
 8003ba4:	08003be1 	.word	0x08003be1
 8003ba8:	08003be1 	.word	0x08003be1
 8003bac:	08003bc9 	.word	0x08003bc9
 8003bb0:	08003be1 	.word	0x08003be1
 8003bb4:	08003be1 	.word	0x08003be1
 8003bb8:	08003be1 	.word	0x08003be1
 8003bbc:	08003bd9 	.word	0x08003bd9
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bc6:	e098      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bce:	e094      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003bd0:	2304      	movs	r3, #4
 8003bd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bd6:	e090      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003bd8:	2308      	movs	r3, #8
 8003bda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bde:	e08c      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003be0:	2310      	movs	r3, #16
 8003be2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003be6:	e088      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a5f      	ldr	r2, [pc, #380]	; (8003d6c <UART_SetConfig+0x2f0>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d125      	bne.n	8003c3e <UART_SetConfig+0x1c2>
 8003bf2:	4b5c      	ldr	r3, [pc, #368]	; (8003d64 <UART_SetConfig+0x2e8>)
 8003bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bf8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003bfc:	2b30      	cmp	r3, #48	; 0x30
 8003bfe:	d016      	beq.n	8003c2e <UART_SetConfig+0x1b2>
 8003c00:	2b30      	cmp	r3, #48	; 0x30
 8003c02:	d818      	bhi.n	8003c36 <UART_SetConfig+0x1ba>
 8003c04:	2b20      	cmp	r3, #32
 8003c06:	d00a      	beq.n	8003c1e <UART_SetConfig+0x1a2>
 8003c08:	2b20      	cmp	r3, #32
 8003c0a:	d814      	bhi.n	8003c36 <UART_SetConfig+0x1ba>
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d002      	beq.n	8003c16 <UART_SetConfig+0x19a>
 8003c10:	2b10      	cmp	r3, #16
 8003c12:	d008      	beq.n	8003c26 <UART_SetConfig+0x1aa>
 8003c14:	e00f      	b.n	8003c36 <UART_SetConfig+0x1ba>
 8003c16:	2300      	movs	r3, #0
 8003c18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c1c:	e06d      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c1e:	2302      	movs	r3, #2
 8003c20:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c24:	e069      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c26:	2304      	movs	r3, #4
 8003c28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c2c:	e065      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c2e:	2308      	movs	r3, #8
 8003c30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c34:	e061      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c36:	2310      	movs	r3, #16
 8003c38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c3c:	e05d      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a4b      	ldr	r2, [pc, #300]	; (8003d70 <UART_SetConfig+0x2f4>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d125      	bne.n	8003c94 <UART_SetConfig+0x218>
 8003c48:	4b46      	ldr	r3, [pc, #280]	; (8003d64 <UART_SetConfig+0x2e8>)
 8003c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003c52:	2bc0      	cmp	r3, #192	; 0xc0
 8003c54:	d016      	beq.n	8003c84 <UART_SetConfig+0x208>
 8003c56:	2bc0      	cmp	r3, #192	; 0xc0
 8003c58:	d818      	bhi.n	8003c8c <UART_SetConfig+0x210>
 8003c5a:	2b80      	cmp	r3, #128	; 0x80
 8003c5c:	d00a      	beq.n	8003c74 <UART_SetConfig+0x1f8>
 8003c5e:	2b80      	cmp	r3, #128	; 0x80
 8003c60:	d814      	bhi.n	8003c8c <UART_SetConfig+0x210>
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d002      	beq.n	8003c6c <UART_SetConfig+0x1f0>
 8003c66:	2b40      	cmp	r3, #64	; 0x40
 8003c68:	d008      	beq.n	8003c7c <UART_SetConfig+0x200>
 8003c6a:	e00f      	b.n	8003c8c <UART_SetConfig+0x210>
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c72:	e042      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c74:	2302      	movs	r3, #2
 8003c76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c7a:	e03e      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c7c:	2304      	movs	r3, #4
 8003c7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c82:	e03a      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c84:	2308      	movs	r3, #8
 8003c86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c8a:	e036      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c8c:	2310      	movs	r3, #16
 8003c8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003c92:	e032      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a30      	ldr	r2, [pc, #192]	; (8003d5c <UART_SetConfig+0x2e0>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d12a      	bne.n	8003cf4 <UART_SetConfig+0x278>
 8003c9e:	4b31      	ldr	r3, [pc, #196]	; (8003d64 <UART_SetConfig+0x2e8>)
 8003ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ca4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003ca8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003cac:	d01a      	beq.n	8003ce4 <UART_SetConfig+0x268>
 8003cae:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003cb2:	d81b      	bhi.n	8003cec <UART_SetConfig+0x270>
 8003cb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cb8:	d00c      	beq.n	8003cd4 <UART_SetConfig+0x258>
 8003cba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cbe:	d815      	bhi.n	8003cec <UART_SetConfig+0x270>
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d003      	beq.n	8003ccc <UART_SetConfig+0x250>
 8003cc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cc8:	d008      	beq.n	8003cdc <UART_SetConfig+0x260>
 8003cca:	e00f      	b.n	8003cec <UART_SetConfig+0x270>
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003cd2:	e012      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003cda:	e00e      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003cdc:	2304      	movs	r3, #4
 8003cde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003ce2:	e00a      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003ce4:	2308      	movs	r3, #8
 8003ce6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003cea:	e006      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003cec:	2310      	movs	r3, #16
 8003cee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003cf2:	e002      	b.n	8003cfa <UART_SetConfig+0x27e>
 8003cf4:	2310      	movs	r3, #16
 8003cf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a17      	ldr	r2, [pc, #92]	; (8003d5c <UART_SetConfig+0x2e0>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	f040 80a8 	bne.w	8003e56 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003d06:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003d0a:	2b08      	cmp	r3, #8
 8003d0c:	d834      	bhi.n	8003d78 <UART_SetConfig+0x2fc>
 8003d0e:	a201      	add	r2, pc, #4	; (adr r2, 8003d14 <UART_SetConfig+0x298>)
 8003d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d14:	08003d39 	.word	0x08003d39
 8003d18:	08003d79 	.word	0x08003d79
 8003d1c:	08003d41 	.word	0x08003d41
 8003d20:	08003d79 	.word	0x08003d79
 8003d24:	08003d47 	.word	0x08003d47
 8003d28:	08003d79 	.word	0x08003d79
 8003d2c:	08003d79 	.word	0x08003d79
 8003d30:	08003d79 	.word	0x08003d79
 8003d34:	08003d4f 	.word	0x08003d4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d38:	f7ff fb58 	bl	80033ec <HAL_RCC_GetPCLK1Freq>
 8003d3c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d3e:	e021      	b.n	8003d84 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d40:	4b0c      	ldr	r3, [pc, #48]	; (8003d74 <UART_SetConfig+0x2f8>)
 8003d42:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d44:	e01e      	b.n	8003d84 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d46:	f7ff fae3 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 8003d4a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d4c:	e01a      	b.n	8003d84 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d52:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d54:	e016      	b.n	8003d84 <UART_SetConfig+0x308>
 8003d56:	bf00      	nop
 8003d58:	cfff69f3 	.word	0xcfff69f3
 8003d5c:	40008000 	.word	0x40008000
 8003d60:	40013800 	.word	0x40013800
 8003d64:	40021000 	.word	0x40021000
 8003d68:	40004400 	.word	0x40004400
 8003d6c:	40004800 	.word	0x40004800
 8003d70:	40004c00 	.word	0x40004c00
 8003d74:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003d82:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 812a 	beq.w	8003fe0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d90:	4a9e      	ldr	r2, [pc, #632]	; (800400c <UART_SetConfig+0x590>)
 8003d92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d96:	461a      	mov	r2, r3
 8003d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d9e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	685a      	ldr	r2, [r3, #4]
 8003da4:	4613      	mov	r3, r2
 8003da6:	005b      	lsls	r3, r3, #1
 8003da8:	4413      	add	r3, r2
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d305      	bcc.n	8003dbc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d903      	bls.n	8003dc4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003dc2:	e10d      	b.n	8003fe0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	60bb      	str	r3, [r7, #8]
 8003dca:	60fa      	str	r2, [r7, #12]
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	4a8e      	ldr	r2, [pc, #568]	; (800400c <UART_SetConfig+0x590>)
 8003dd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2200      	movs	r2, #0
 8003dda:	603b      	str	r3, [r7, #0]
 8003ddc:	607a      	str	r2, [r7, #4]
 8003dde:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003de2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003de6:	f7fc fe69 	bl	8000abc <__aeabi_uldivmod>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	4610      	mov	r0, r2
 8003df0:	4619      	mov	r1, r3
 8003df2:	f04f 0200 	mov.w	r2, #0
 8003df6:	f04f 0300 	mov.w	r3, #0
 8003dfa:	020b      	lsls	r3, r1, #8
 8003dfc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003e00:	0202      	lsls	r2, r0, #8
 8003e02:	6979      	ldr	r1, [r7, #20]
 8003e04:	6849      	ldr	r1, [r1, #4]
 8003e06:	0849      	lsrs	r1, r1, #1
 8003e08:	2000      	movs	r0, #0
 8003e0a:	460c      	mov	r4, r1
 8003e0c:	4605      	mov	r5, r0
 8003e0e:	eb12 0804 	adds.w	r8, r2, r4
 8003e12:	eb43 0905 	adc.w	r9, r3, r5
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	469a      	mov	sl, r3
 8003e1e:	4693      	mov	fp, r2
 8003e20:	4652      	mov	r2, sl
 8003e22:	465b      	mov	r3, fp
 8003e24:	4640      	mov	r0, r8
 8003e26:	4649      	mov	r1, r9
 8003e28:	f7fc fe48 	bl	8000abc <__aeabi_uldivmod>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	460b      	mov	r3, r1
 8003e30:	4613      	mov	r3, r2
 8003e32:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e34:	6a3b      	ldr	r3, [r7, #32]
 8003e36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e3a:	d308      	bcc.n	8003e4e <UART_SetConfig+0x3d2>
 8003e3c:	6a3b      	ldr	r3, [r7, #32]
 8003e3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e42:	d204      	bcs.n	8003e4e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6a3a      	ldr	r2, [r7, #32]
 8003e4a:	60da      	str	r2, [r3, #12]
 8003e4c:	e0c8      	b.n	8003fe0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003e54:	e0c4      	b.n	8003fe0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	69db      	ldr	r3, [r3, #28]
 8003e5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e5e:	d167      	bne.n	8003f30 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003e60:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003e64:	2b08      	cmp	r3, #8
 8003e66:	d828      	bhi.n	8003eba <UART_SetConfig+0x43e>
 8003e68:	a201      	add	r2, pc, #4	; (adr r2, 8003e70 <UART_SetConfig+0x3f4>)
 8003e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e6e:	bf00      	nop
 8003e70:	08003e95 	.word	0x08003e95
 8003e74:	08003e9d 	.word	0x08003e9d
 8003e78:	08003ea5 	.word	0x08003ea5
 8003e7c:	08003ebb 	.word	0x08003ebb
 8003e80:	08003eab 	.word	0x08003eab
 8003e84:	08003ebb 	.word	0x08003ebb
 8003e88:	08003ebb 	.word	0x08003ebb
 8003e8c:	08003ebb 	.word	0x08003ebb
 8003e90:	08003eb3 	.word	0x08003eb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e94:	f7ff faaa 	bl	80033ec <HAL_RCC_GetPCLK1Freq>
 8003e98:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003e9a:	e014      	b.n	8003ec6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e9c:	f7ff fabc 	bl	8003418 <HAL_RCC_GetPCLK2Freq>
 8003ea0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003ea2:	e010      	b.n	8003ec6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ea4:	4b5a      	ldr	r3, [pc, #360]	; (8004010 <UART_SetConfig+0x594>)
 8003ea6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003ea8:	e00d      	b.n	8003ec6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003eaa:	f7ff fa31 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 8003eae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003eb0:	e009      	b.n	8003ec6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003eb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003eb6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003eb8:	e005      	b.n	8003ec6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003ec4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f000 8089 	beq.w	8003fe0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed2:	4a4e      	ldr	r2, [pc, #312]	; (800400c <UART_SetConfig+0x590>)
 8003ed4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ed8:	461a      	mov	r2, r3
 8003eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003edc:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ee0:	005a      	lsls	r2, r3, #1
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	085b      	lsrs	r3, r3, #1
 8003ee8:	441a      	add	r2, r3
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ef4:	6a3b      	ldr	r3, [r7, #32]
 8003ef6:	2b0f      	cmp	r3, #15
 8003ef8:	d916      	bls.n	8003f28 <UART_SetConfig+0x4ac>
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f00:	d212      	bcs.n	8003f28 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f02:	6a3b      	ldr	r3, [r7, #32]
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	f023 030f 	bic.w	r3, r3, #15
 8003f0a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f0c:	6a3b      	ldr	r3, [r7, #32]
 8003f0e:	085b      	lsrs	r3, r3, #1
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	f003 0307 	and.w	r3, r3, #7
 8003f16:	b29a      	uxth	r2, r3
 8003f18:	8bfb      	ldrh	r3, [r7, #30]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	8bfa      	ldrh	r2, [r7, #30]
 8003f24:	60da      	str	r2, [r3, #12]
 8003f26:	e05b      	b.n	8003fe0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003f2e:	e057      	b.n	8003fe0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f30:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003f34:	2b08      	cmp	r3, #8
 8003f36:	d828      	bhi.n	8003f8a <UART_SetConfig+0x50e>
 8003f38:	a201      	add	r2, pc, #4	; (adr r2, 8003f40 <UART_SetConfig+0x4c4>)
 8003f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f3e:	bf00      	nop
 8003f40:	08003f65 	.word	0x08003f65
 8003f44:	08003f6d 	.word	0x08003f6d
 8003f48:	08003f75 	.word	0x08003f75
 8003f4c:	08003f8b 	.word	0x08003f8b
 8003f50:	08003f7b 	.word	0x08003f7b
 8003f54:	08003f8b 	.word	0x08003f8b
 8003f58:	08003f8b 	.word	0x08003f8b
 8003f5c:	08003f8b 	.word	0x08003f8b
 8003f60:	08003f83 	.word	0x08003f83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f64:	f7ff fa42 	bl	80033ec <HAL_RCC_GetPCLK1Freq>
 8003f68:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003f6a:	e014      	b.n	8003f96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f6c:	f7ff fa54 	bl	8003418 <HAL_RCC_GetPCLK2Freq>
 8003f70:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003f72:	e010      	b.n	8003f96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f74:	4b26      	ldr	r3, [pc, #152]	; (8004010 <UART_SetConfig+0x594>)
 8003f76:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003f78:	e00d      	b.n	8003f96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f7a:	f7ff f9c9 	bl	8003310 <HAL_RCC_GetSysClockFreq>
 8003f7e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003f80:	e009      	b.n	8003f96 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f86:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003f88:	e005      	b.n	8003f96 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003f94:	bf00      	nop
    }

    if (pclk != 0U)
 8003f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d021      	beq.n	8003fe0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa0:	4a1a      	ldr	r2, [pc, #104]	; (800400c <UART_SetConfig+0x590>)
 8003fa2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003faa:	fbb3 f2f2 	udiv	r2, r3, r2
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	085b      	lsrs	r3, r3, #1
 8003fb4:	441a      	add	r2, r3
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	2b0f      	cmp	r3, #15
 8003fc4:	d909      	bls.n	8003fda <UART_SetConfig+0x55e>
 8003fc6:	6a3b      	ldr	r3, [r7, #32]
 8003fc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fcc:	d205      	bcs.n	8003fda <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003fce:	6a3b      	ldr	r3, [r7, #32]
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	60da      	str	r2, [r3, #12]
 8003fd8:	e002      	b.n	8003fe0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003ffc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004000:	4618      	mov	r0, r3
 8004002:	3730      	adds	r7, #48	; 0x30
 8004004:	46bd      	mov	sp, r7
 8004006:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800400a:	bf00      	nop
 800400c:	08004f4c 	.word	0x08004f4c
 8004010:	00f42400 	.word	0x00f42400

08004014 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00a      	beq.n	800403e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	430a      	orrs	r2, r1
 800403c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00a      	beq.n	8004060 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	430a      	orrs	r2, r1
 800405e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004064:	f003 0304 	and.w	r3, r3, #4
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00a      	beq.n	8004082 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00a      	beq.n	80040a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	430a      	orrs	r2, r1
 80040a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a8:	f003 0310 	and.w	r3, r3, #16
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d00a      	beq.n	80040c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	430a      	orrs	r2, r1
 80040c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ca:	f003 0320 	and.w	r3, r3, #32
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00a      	beq.n	80040e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	430a      	orrs	r2, r1
 80040e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d01a      	beq.n	800412a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800410e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004112:	d10a      	bne.n	800412a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	430a      	orrs	r2, r1
 8004128:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00a      	beq.n	800414c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	605a      	str	r2, [r3, #4]
  }
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af02      	add	r7, sp, #8
 800415e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004168:	f7fd fb32 	bl	80017d0 <HAL_GetTick>
 800416c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0308 	and.w	r3, r3, #8
 8004178:	2b08      	cmp	r3, #8
 800417a:	d10e      	bne.n	800419a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800417c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004180:	9300      	str	r3, [sp, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 f82f 	bl	80041ee <UART_WaitOnFlagUntilTimeout>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d001      	beq.n	800419a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e025      	b.n	80041e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0304 	and.w	r3, r3, #4
 80041a4:	2b04      	cmp	r3, #4
 80041a6:	d10e      	bne.n	80041c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 f819 	bl	80041ee <UART_WaitOnFlagUntilTimeout>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d001      	beq.n	80041c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e00f      	b.n	80041e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2220      	movs	r2, #32
 80041ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2220      	movs	r2, #32
 80041d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}

080041ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041ee:	b580      	push	{r7, lr}
 80041f0:	b09c      	sub	sp, #112	; 0x70
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	60f8      	str	r0, [r7, #12]
 80041f6:	60b9      	str	r1, [r7, #8]
 80041f8:	603b      	str	r3, [r7, #0]
 80041fa:	4613      	mov	r3, r2
 80041fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041fe:	e0a9      	b.n	8004354 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004200:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004202:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004206:	f000 80a5 	beq.w	8004354 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800420a:	f7fd fae1 	bl	80017d0 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004216:	429a      	cmp	r2, r3
 8004218:	d302      	bcc.n	8004220 <UART_WaitOnFlagUntilTimeout+0x32>
 800421a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800421c:	2b00      	cmp	r3, #0
 800421e:	d140      	bne.n	80042a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004226:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004228:	e853 3f00 	ldrex	r3, [r3]
 800422c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800422e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004230:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004234:	667b      	str	r3, [r7, #100]	; 0x64
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800423e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004240:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004242:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004244:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004246:	e841 2300 	strex	r3, r2, [r1]
 800424a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800424c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1e6      	bne.n	8004220 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	3308      	adds	r3, #8
 8004258:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800425c:	e853 3f00 	ldrex	r3, [r3]
 8004260:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004264:	f023 0301 	bic.w	r3, r3, #1
 8004268:	663b      	str	r3, [r7, #96]	; 0x60
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	3308      	adds	r3, #8
 8004270:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004272:	64ba      	str	r2, [r7, #72]	; 0x48
 8004274:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004276:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004278:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800427a:	e841 2300 	strex	r3, r2, [r1]
 800427e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004280:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1e5      	bne.n	8004252 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2220      	movs	r2, #32
 800428a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2220      	movs	r2, #32
 8004292:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e069      	b.n	8004376 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0304 	and.w	r3, r3, #4
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d051      	beq.n	8004354 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	69db      	ldr	r3, [r3, #28]
 80042b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042be:	d149      	bne.n	8004354 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042c8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d2:	e853 3f00 	ldrex	r3, [r3]
 80042d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80042de:	66fb      	str	r3, [r7, #108]	; 0x6c
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	461a      	mov	r2, r3
 80042e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042e8:	637b      	str	r3, [r7, #52]	; 0x34
 80042ea:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80042ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042f0:	e841 2300 	strex	r3, r2, [r1]
 80042f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80042f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1e6      	bne.n	80042ca <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3308      	adds	r3, #8
 8004302:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	e853 3f00 	ldrex	r3, [r3]
 800430a:	613b      	str	r3, [r7, #16]
   return(result);
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	f023 0301 	bic.w	r3, r3, #1
 8004312:	66bb      	str	r3, [r7, #104]	; 0x68
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	3308      	adds	r3, #8
 800431a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800431c:	623a      	str	r2, [r7, #32]
 800431e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004320:	69f9      	ldr	r1, [r7, #28]
 8004322:	6a3a      	ldr	r2, [r7, #32]
 8004324:	e841 2300 	strex	r3, r2, [r1]
 8004328:	61bb      	str	r3, [r7, #24]
   return(result);
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1e5      	bne.n	80042fc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2220      	movs	r2, #32
 8004334:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2220      	movs	r2, #32
 800433c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2220      	movs	r2, #32
 8004344:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e010      	b.n	8004376 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	69da      	ldr	r2, [r3, #28]
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	4013      	ands	r3, r2
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	429a      	cmp	r2, r3
 8004362:	bf0c      	ite	eq
 8004364:	2301      	moveq	r3, #1
 8004366:	2300      	movne	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	461a      	mov	r2, r3
 800436c:	79fb      	ldrb	r3, [r7, #7]
 800436e:	429a      	cmp	r2, r3
 8004370:	f43f af46 	beq.w	8004200 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3770      	adds	r7, #112	; 0x70
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800437e:	b480      	push	{r7}
 8004380:	b085      	sub	sp, #20
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800438c:	2b01      	cmp	r3, #1
 800438e:	d101      	bne.n	8004394 <HAL_UARTEx_DisableFifoMode+0x16>
 8004390:	2302      	movs	r3, #2
 8004392:	e027      	b.n	80043e4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2224      	movs	r2, #36	; 0x24
 80043a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0201 	bic.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80043c2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2220      	movs	r2, #32
 80043d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3714      	adds	r7, #20
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004400:	2b01      	cmp	r3, #1
 8004402:	d101      	bne.n	8004408 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004404:	2302      	movs	r3, #2
 8004406:	e02d      	b.n	8004464 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2224      	movs	r2, #36	; 0x24
 8004414:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0201 	bic.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	430a      	orrs	r2, r1
 8004442:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f84f 	bl	80044e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2220      	movs	r2, #32
 8004456:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800447c:	2b01      	cmp	r3, #1
 800447e:	d101      	bne.n	8004484 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004480:	2302      	movs	r3, #2
 8004482:	e02d      	b.n	80044e0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2224      	movs	r2, #36	; 0x24
 8004490:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 0201 	bic.w	r2, r2, #1
 80044aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	683a      	ldr	r2, [r7, #0]
 80044bc:	430a      	orrs	r2, r1
 80044be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 f811 	bl	80044e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d108      	bne.n	800450a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004508:	e031      	b.n	800456e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800450a:	2308      	movs	r3, #8
 800450c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800450e:	2308      	movs	r3, #8
 8004510:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	0e5b      	lsrs	r3, r3, #25
 800451a:	b2db      	uxtb	r3, r3
 800451c:	f003 0307 	and.w	r3, r3, #7
 8004520:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	0f5b      	lsrs	r3, r3, #29
 800452a:	b2db      	uxtb	r3, r3
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004532:	7bbb      	ldrb	r3, [r7, #14]
 8004534:	7b3a      	ldrb	r2, [r7, #12]
 8004536:	4911      	ldr	r1, [pc, #68]	; (800457c <UARTEx_SetNbDataToProcess+0x94>)
 8004538:	5c8a      	ldrb	r2, [r1, r2]
 800453a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800453e:	7b3a      	ldrb	r2, [r7, #12]
 8004540:	490f      	ldr	r1, [pc, #60]	; (8004580 <UARTEx_SetNbDataToProcess+0x98>)
 8004542:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004544:	fb93 f3f2 	sdiv	r3, r3, r2
 8004548:	b29a      	uxth	r2, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004550:	7bfb      	ldrb	r3, [r7, #15]
 8004552:	7b7a      	ldrb	r2, [r7, #13]
 8004554:	4909      	ldr	r1, [pc, #36]	; (800457c <UARTEx_SetNbDataToProcess+0x94>)
 8004556:	5c8a      	ldrb	r2, [r1, r2]
 8004558:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800455c:	7b7a      	ldrb	r2, [r7, #13]
 800455e:	4908      	ldr	r1, [pc, #32]	; (8004580 <UARTEx_SetNbDataToProcess+0x98>)
 8004560:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004562:	fb93 f3f2 	sdiv	r3, r3, r2
 8004566:	b29a      	uxth	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800456e:	bf00      	nop
 8004570:	3714      	adds	r7, #20
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	08004f64 	.word	0x08004f64
 8004580:	08004f6c 	.word	0x08004f6c

08004584 <__errno>:
 8004584:	4b01      	ldr	r3, [pc, #4]	; (800458c <__errno+0x8>)
 8004586:	6818      	ldr	r0, [r3, #0]
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop
 800458c:	2000000c 	.word	0x2000000c

08004590 <__libc_init_array>:
 8004590:	b570      	push	{r4, r5, r6, lr}
 8004592:	4d0d      	ldr	r5, [pc, #52]	; (80045c8 <__libc_init_array+0x38>)
 8004594:	4c0d      	ldr	r4, [pc, #52]	; (80045cc <__libc_init_array+0x3c>)
 8004596:	1b64      	subs	r4, r4, r5
 8004598:	10a4      	asrs	r4, r4, #2
 800459a:	2600      	movs	r6, #0
 800459c:	42a6      	cmp	r6, r4
 800459e:	d109      	bne.n	80045b4 <__libc_init_array+0x24>
 80045a0:	4d0b      	ldr	r5, [pc, #44]	; (80045d0 <__libc_init_array+0x40>)
 80045a2:	4c0c      	ldr	r4, [pc, #48]	; (80045d4 <__libc_init_array+0x44>)
 80045a4:	f000 fc9c 	bl	8004ee0 <_init>
 80045a8:	1b64      	subs	r4, r4, r5
 80045aa:	10a4      	asrs	r4, r4, #2
 80045ac:	2600      	movs	r6, #0
 80045ae:	42a6      	cmp	r6, r4
 80045b0:	d105      	bne.n	80045be <__libc_init_array+0x2e>
 80045b2:	bd70      	pop	{r4, r5, r6, pc}
 80045b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80045b8:	4798      	blx	r3
 80045ba:	3601      	adds	r6, #1
 80045bc:	e7ee      	b.n	800459c <__libc_init_array+0xc>
 80045be:	f855 3b04 	ldr.w	r3, [r5], #4
 80045c2:	4798      	blx	r3
 80045c4:	3601      	adds	r6, #1
 80045c6:	e7f2      	b.n	80045ae <__libc_init_array+0x1e>
 80045c8:	08004fb0 	.word	0x08004fb0
 80045cc:	08004fb0 	.word	0x08004fb0
 80045d0:	08004fb0 	.word	0x08004fb0
 80045d4:	08004fb4 	.word	0x08004fb4

080045d8 <memset>:
 80045d8:	4402      	add	r2, r0
 80045da:	4603      	mov	r3, r0
 80045dc:	4293      	cmp	r3, r2
 80045de:	d100      	bne.n	80045e2 <memset+0xa>
 80045e0:	4770      	bx	lr
 80045e2:	f803 1b01 	strb.w	r1, [r3], #1
 80045e6:	e7f9      	b.n	80045dc <memset+0x4>

080045e8 <siprintf>:
 80045e8:	b40e      	push	{r1, r2, r3}
 80045ea:	b500      	push	{lr}
 80045ec:	b09c      	sub	sp, #112	; 0x70
 80045ee:	ab1d      	add	r3, sp, #116	; 0x74
 80045f0:	9002      	str	r0, [sp, #8]
 80045f2:	9006      	str	r0, [sp, #24]
 80045f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80045f8:	4809      	ldr	r0, [pc, #36]	; (8004620 <siprintf+0x38>)
 80045fa:	9107      	str	r1, [sp, #28]
 80045fc:	9104      	str	r1, [sp, #16]
 80045fe:	4909      	ldr	r1, [pc, #36]	; (8004624 <siprintf+0x3c>)
 8004600:	f853 2b04 	ldr.w	r2, [r3], #4
 8004604:	9105      	str	r1, [sp, #20]
 8004606:	6800      	ldr	r0, [r0, #0]
 8004608:	9301      	str	r3, [sp, #4]
 800460a:	a902      	add	r1, sp, #8
 800460c:	f000 f876 	bl	80046fc <_svfiprintf_r>
 8004610:	9b02      	ldr	r3, [sp, #8]
 8004612:	2200      	movs	r2, #0
 8004614:	701a      	strb	r2, [r3, #0]
 8004616:	b01c      	add	sp, #112	; 0x70
 8004618:	f85d eb04 	ldr.w	lr, [sp], #4
 800461c:	b003      	add	sp, #12
 800461e:	4770      	bx	lr
 8004620:	2000000c 	.word	0x2000000c
 8004624:	ffff0208 	.word	0xffff0208

08004628 <strcat>:
 8004628:	b510      	push	{r4, lr}
 800462a:	4602      	mov	r2, r0
 800462c:	7814      	ldrb	r4, [r2, #0]
 800462e:	4613      	mov	r3, r2
 8004630:	3201      	adds	r2, #1
 8004632:	2c00      	cmp	r4, #0
 8004634:	d1fa      	bne.n	800462c <strcat+0x4>
 8004636:	3b01      	subs	r3, #1
 8004638:	f811 2b01 	ldrb.w	r2, [r1], #1
 800463c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004640:	2a00      	cmp	r2, #0
 8004642:	d1f9      	bne.n	8004638 <strcat+0x10>
 8004644:	bd10      	pop	{r4, pc}

08004646 <__ssputs_r>:
 8004646:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800464a:	688e      	ldr	r6, [r1, #8]
 800464c:	429e      	cmp	r6, r3
 800464e:	4682      	mov	sl, r0
 8004650:	460c      	mov	r4, r1
 8004652:	4690      	mov	r8, r2
 8004654:	461f      	mov	r7, r3
 8004656:	d838      	bhi.n	80046ca <__ssputs_r+0x84>
 8004658:	898a      	ldrh	r2, [r1, #12]
 800465a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800465e:	d032      	beq.n	80046c6 <__ssputs_r+0x80>
 8004660:	6825      	ldr	r5, [r4, #0]
 8004662:	6909      	ldr	r1, [r1, #16]
 8004664:	eba5 0901 	sub.w	r9, r5, r1
 8004668:	6965      	ldr	r5, [r4, #20]
 800466a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800466e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004672:	3301      	adds	r3, #1
 8004674:	444b      	add	r3, r9
 8004676:	106d      	asrs	r5, r5, #1
 8004678:	429d      	cmp	r5, r3
 800467a:	bf38      	it	cc
 800467c:	461d      	movcc	r5, r3
 800467e:	0553      	lsls	r3, r2, #21
 8004680:	d531      	bpl.n	80046e6 <__ssputs_r+0xa0>
 8004682:	4629      	mov	r1, r5
 8004684:	f000 fb62 	bl	8004d4c <_malloc_r>
 8004688:	4606      	mov	r6, r0
 800468a:	b950      	cbnz	r0, 80046a2 <__ssputs_r+0x5c>
 800468c:	230c      	movs	r3, #12
 800468e:	f8ca 3000 	str.w	r3, [sl]
 8004692:	89a3      	ldrh	r3, [r4, #12]
 8004694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004698:	81a3      	strh	r3, [r4, #12]
 800469a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800469e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046a2:	6921      	ldr	r1, [r4, #16]
 80046a4:	464a      	mov	r2, r9
 80046a6:	f000 fabd 	bl	8004c24 <memcpy>
 80046aa:	89a3      	ldrh	r3, [r4, #12]
 80046ac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80046b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046b4:	81a3      	strh	r3, [r4, #12]
 80046b6:	6126      	str	r6, [r4, #16]
 80046b8:	6165      	str	r5, [r4, #20]
 80046ba:	444e      	add	r6, r9
 80046bc:	eba5 0509 	sub.w	r5, r5, r9
 80046c0:	6026      	str	r6, [r4, #0]
 80046c2:	60a5      	str	r5, [r4, #8]
 80046c4:	463e      	mov	r6, r7
 80046c6:	42be      	cmp	r6, r7
 80046c8:	d900      	bls.n	80046cc <__ssputs_r+0x86>
 80046ca:	463e      	mov	r6, r7
 80046cc:	6820      	ldr	r0, [r4, #0]
 80046ce:	4632      	mov	r2, r6
 80046d0:	4641      	mov	r1, r8
 80046d2:	f000 fab5 	bl	8004c40 <memmove>
 80046d6:	68a3      	ldr	r3, [r4, #8]
 80046d8:	1b9b      	subs	r3, r3, r6
 80046da:	60a3      	str	r3, [r4, #8]
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	4433      	add	r3, r6
 80046e0:	6023      	str	r3, [r4, #0]
 80046e2:	2000      	movs	r0, #0
 80046e4:	e7db      	b.n	800469e <__ssputs_r+0x58>
 80046e6:	462a      	mov	r2, r5
 80046e8:	f000 fba4 	bl	8004e34 <_realloc_r>
 80046ec:	4606      	mov	r6, r0
 80046ee:	2800      	cmp	r0, #0
 80046f0:	d1e1      	bne.n	80046b6 <__ssputs_r+0x70>
 80046f2:	6921      	ldr	r1, [r4, #16]
 80046f4:	4650      	mov	r0, sl
 80046f6:	f000 fabd 	bl	8004c74 <_free_r>
 80046fa:	e7c7      	b.n	800468c <__ssputs_r+0x46>

080046fc <_svfiprintf_r>:
 80046fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004700:	4698      	mov	r8, r3
 8004702:	898b      	ldrh	r3, [r1, #12]
 8004704:	061b      	lsls	r3, r3, #24
 8004706:	b09d      	sub	sp, #116	; 0x74
 8004708:	4607      	mov	r7, r0
 800470a:	460d      	mov	r5, r1
 800470c:	4614      	mov	r4, r2
 800470e:	d50e      	bpl.n	800472e <_svfiprintf_r+0x32>
 8004710:	690b      	ldr	r3, [r1, #16]
 8004712:	b963      	cbnz	r3, 800472e <_svfiprintf_r+0x32>
 8004714:	2140      	movs	r1, #64	; 0x40
 8004716:	f000 fb19 	bl	8004d4c <_malloc_r>
 800471a:	6028      	str	r0, [r5, #0]
 800471c:	6128      	str	r0, [r5, #16]
 800471e:	b920      	cbnz	r0, 800472a <_svfiprintf_r+0x2e>
 8004720:	230c      	movs	r3, #12
 8004722:	603b      	str	r3, [r7, #0]
 8004724:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004728:	e0d1      	b.n	80048ce <_svfiprintf_r+0x1d2>
 800472a:	2340      	movs	r3, #64	; 0x40
 800472c:	616b      	str	r3, [r5, #20]
 800472e:	2300      	movs	r3, #0
 8004730:	9309      	str	r3, [sp, #36]	; 0x24
 8004732:	2320      	movs	r3, #32
 8004734:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004738:	f8cd 800c 	str.w	r8, [sp, #12]
 800473c:	2330      	movs	r3, #48	; 0x30
 800473e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80048e8 <_svfiprintf_r+0x1ec>
 8004742:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004746:	f04f 0901 	mov.w	r9, #1
 800474a:	4623      	mov	r3, r4
 800474c:	469a      	mov	sl, r3
 800474e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004752:	b10a      	cbz	r2, 8004758 <_svfiprintf_r+0x5c>
 8004754:	2a25      	cmp	r2, #37	; 0x25
 8004756:	d1f9      	bne.n	800474c <_svfiprintf_r+0x50>
 8004758:	ebba 0b04 	subs.w	fp, sl, r4
 800475c:	d00b      	beq.n	8004776 <_svfiprintf_r+0x7a>
 800475e:	465b      	mov	r3, fp
 8004760:	4622      	mov	r2, r4
 8004762:	4629      	mov	r1, r5
 8004764:	4638      	mov	r0, r7
 8004766:	f7ff ff6e 	bl	8004646 <__ssputs_r>
 800476a:	3001      	adds	r0, #1
 800476c:	f000 80aa 	beq.w	80048c4 <_svfiprintf_r+0x1c8>
 8004770:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004772:	445a      	add	r2, fp
 8004774:	9209      	str	r2, [sp, #36]	; 0x24
 8004776:	f89a 3000 	ldrb.w	r3, [sl]
 800477a:	2b00      	cmp	r3, #0
 800477c:	f000 80a2 	beq.w	80048c4 <_svfiprintf_r+0x1c8>
 8004780:	2300      	movs	r3, #0
 8004782:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004786:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800478a:	f10a 0a01 	add.w	sl, sl, #1
 800478e:	9304      	str	r3, [sp, #16]
 8004790:	9307      	str	r3, [sp, #28]
 8004792:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004796:	931a      	str	r3, [sp, #104]	; 0x68
 8004798:	4654      	mov	r4, sl
 800479a:	2205      	movs	r2, #5
 800479c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047a0:	4851      	ldr	r0, [pc, #324]	; (80048e8 <_svfiprintf_r+0x1ec>)
 80047a2:	f7fb fd45 	bl	8000230 <memchr>
 80047a6:	9a04      	ldr	r2, [sp, #16]
 80047a8:	b9d8      	cbnz	r0, 80047e2 <_svfiprintf_r+0xe6>
 80047aa:	06d0      	lsls	r0, r2, #27
 80047ac:	bf44      	itt	mi
 80047ae:	2320      	movmi	r3, #32
 80047b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047b4:	0711      	lsls	r1, r2, #28
 80047b6:	bf44      	itt	mi
 80047b8:	232b      	movmi	r3, #43	; 0x2b
 80047ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047be:	f89a 3000 	ldrb.w	r3, [sl]
 80047c2:	2b2a      	cmp	r3, #42	; 0x2a
 80047c4:	d015      	beq.n	80047f2 <_svfiprintf_r+0xf6>
 80047c6:	9a07      	ldr	r2, [sp, #28]
 80047c8:	4654      	mov	r4, sl
 80047ca:	2000      	movs	r0, #0
 80047cc:	f04f 0c0a 	mov.w	ip, #10
 80047d0:	4621      	mov	r1, r4
 80047d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047d6:	3b30      	subs	r3, #48	; 0x30
 80047d8:	2b09      	cmp	r3, #9
 80047da:	d94e      	bls.n	800487a <_svfiprintf_r+0x17e>
 80047dc:	b1b0      	cbz	r0, 800480c <_svfiprintf_r+0x110>
 80047de:	9207      	str	r2, [sp, #28]
 80047e0:	e014      	b.n	800480c <_svfiprintf_r+0x110>
 80047e2:	eba0 0308 	sub.w	r3, r0, r8
 80047e6:	fa09 f303 	lsl.w	r3, r9, r3
 80047ea:	4313      	orrs	r3, r2
 80047ec:	9304      	str	r3, [sp, #16]
 80047ee:	46a2      	mov	sl, r4
 80047f0:	e7d2      	b.n	8004798 <_svfiprintf_r+0x9c>
 80047f2:	9b03      	ldr	r3, [sp, #12]
 80047f4:	1d19      	adds	r1, r3, #4
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	9103      	str	r1, [sp, #12]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	bfbb      	ittet	lt
 80047fe:	425b      	neglt	r3, r3
 8004800:	f042 0202 	orrlt.w	r2, r2, #2
 8004804:	9307      	strge	r3, [sp, #28]
 8004806:	9307      	strlt	r3, [sp, #28]
 8004808:	bfb8      	it	lt
 800480a:	9204      	strlt	r2, [sp, #16]
 800480c:	7823      	ldrb	r3, [r4, #0]
 800480e:	2b2e      	cmp	r3, #46	; 0x2e
 8004810:	d10c      	bne.n	800482c <_svfiprintf_r+0x130>
 8004812:	7863      	ldrb	r3, [r4, #1]
 8004814:	2b2a      	cmp	r3, #42	; 0x2a
 8004816:	d135      	bne.n	8004884 <_svfiprintf_r+0x188>
 8004818:	9b03      	ldr	r3, [sp, #12]
 800481a:	1d1a      	adds	r2, r3, #4
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	9203      	str	r2, [sp, #12]
 8004820:	2b00      	cmp	r3, #0
 8004822:	bfb8      	it	lt
 8004824:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004828:	3402      	adds	r4, #2
 800482a:	9305      	str	r3, [sp, #20]
 800482c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80048f8 <_svfiprintf_r+0x1fc>
 8004830:	7821      	ldrb	r1, [r4, #0]
 8004832:	2203      	movs	r2, #3
 8004834:	4650      	mov	r0, sl
 8004836:	f7fb fcfb 	bl	8000230 <memchr>
 800483a:	b140      	cbz	r0, 800484e <_svfiprintf_r+0x152>
 800483c:	2340      	movs	r3, #64	; 0x40
 800483e:	eba0 000a 	sub.w	r0, r0, sl
 8004842:	fa03 f000 	lsl.w	r0, r3, r0
 8004846:	9b04      	ldr	r3, [sp, #16]
 8004848:	4303      	orrs	r3, r0
 800484a:	3401      	adds	r4, #1
 800484c:	9304      	str	r3, [sp, #16]
 800484e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004852:	4826      	ldr	r0, [pc, #152]	; (80048ec <_svfiprintf_r+0x1f0>)
 8004854:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004858:	2206      	movs	r2, #6
 800485a:	f7fb fce9 	bl	8000230 <memchr>
 800485e:	2800      	cmp	r0, #0
 8004860:	d038      	beq.n	80048d4 <_svfiprintf_r+0x1d8>
 8004862:	4b23      	ldr	r3, [pc, #140]	; (80048f0 <_svfiprintf_r+0x1f4>)
 8004864:	bb1b      	cbnz	r3, 80048ae <_svfiprintf_r+0x1b2>
 8004866:	9b03      	ldr	r3, [sp, #12]
 8004868:	3307      	adds	r3, #7
 800486a:	f023 0307 	bic.w	r3, r3, #7
 800486e:	3308      	adds	r3, #8
 8004870:	9303      	str	r3, [sp, #12]
 8004872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004874:	4433      	add	r3, r6
 8004876:	9309      	str	r3, [sp, #36]	; 0x24
 8004878:	e767      	b.n	800474a <_svfiprintf_r+0x4e>
 800487a:	fb0c 3202 	mla	r2, ip, r2, r3
 800487e:	460c      	mov	r4, r1
 8004880:	2001      	movs	r0, #1
 8004882:	e7a5      	b.n	80047d0 <_svfiprintf_r+0xd4>
 8004884:	2300      	movs	r3, #0
 8004886:	3401      	adds	r4, #1
 8004888:	9305      	str	r3, [sp, #20]
 800488a:	4619      	mov	r1, r3
 800488c:	f04f 0c0a 	mov.w	ip, #10
 8004890:	4620      	mov	r0, r4
 8004892:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004896:	3a30      	subs	r2, #48	; 0x30
 8004898:	2a09      	cmp	r2, #9
 800489a:	d903      	bls.n	80048a4 <_svfiprintf_r+0x1a8>
 800489c:	2b00      	cmp	r3, #0
 800489e:	d0c5      	beq.n	800482c <_svfiprintf_r+0x130>
 80048a0:	9105      	str	r1, [sp, #20]
 80048a2:	e7c3      	b.n	800482c <_svfiprintf_r+0x130>
 80048a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80048a8:	4604      	mov	r4, r0
 80048aa:	2301      	movs	r3, #1
 80048ac:	e7f0      	b.n	8004890 <_svfiprintf_r+0x194>
 80048ae:	ab03      	add	r3, sp, #12
 80048b0:	9300      	str	r3, [sp, #0]
 80048b2:	462a      	mov	r2, r5
 80048b4:	4b0f      	ldr	r3, [pc, #60]	; (80048f4 <_svfiprintf_r+0x1f8>)
 80048b6:	a904      	add	r1, sp, #16
 80048b8:	4638      	mov	r0, r7
 80048ba:	f3af 8000 	nop.w
 80048be:	1c42      	adds	r2, r0, #1
 80048c0:	4606      	mov	r6, r0
 80048c2:	d1d6      	bne.n	8004872 <_svfiprintf_r+0x176>
 80048c4:	89ab      	ldrh	r3, [r5, #12]
 80048c6:	065b      	lsls	r3, r3, #25
 80048c8:	f53f af2c 	bmi.w	8004724 <_svfiprintf_r+0x28>
 80048cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048ce:	b01d      	add	sp, #116	; 0x74
 80048d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048d4:	ab03      	add	r3, sp, #12
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	462a      	mov	r2, r5
 80048da:	4b06      	ldr	r3, [pc, #24]	; (80048f4 <_svfiprintf_r+0x1f8>)
 80048dc:	a904      	add	r1, sp, #16
 80048de:	4638      	mov	r0, r7
 80048e0:	f000 f87a 	bl	80049d8 <_printf_i>
 80048e4:	e7eb      	b.n	80048be <_svfiprintf_r+0x1c2>
 80048e6:	bf00      	nop
 80048e8:	08004f74 	.word	0x08004f74
 80048ec:	08004f7e 	.word	0x08004f7e
 80048f0:	00000000 	.word	0x00000000
 80048f4:	08004647 	.word	0x08004647
 80048f8:	08004f7a 	.word	0x08004f7a

080048fc <_printf_common>:
 80048fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004900:	4616      	mov	r6, r2
 8004902:	4699      	mov	r9, r3
 8004904:	688a      	ldr	r2, [r1, #8]
 8004906:	690b      	ldr	r3, [r1, #16]
 8004908:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800490c:	4293      	cmp	r3, r2
 800490e:	bfb8      	it	lt
 8004910:	4613      	movlt	r3, r2
 8004912:	6033      	str	r3, [r6, #0]
 8004914:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004918:	4607      	mov	r7, r0
 800491a:	460c      	mov	r4, r1
 800491c:	b10a      	cbz	r2, 8004922 <_printf_common+0x26>
 800491e:	3301      	adds	r3, #1
 8004920:	6033      	str	r3, [r6, #0]
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	0699      	lsls	r1, r3, #26
 8004926:	bf42      	ittt	mi
 8004928:	6833      	ldrmi	r3, [r6, #0]
 800492a:	3302      	addmi	r3, #2
 800492c:	6033      	strmi	r3, [r6, #0]
 800492e:	6825      	ldr	r5, [r4, #0]
 8004930:	f015 0506 	ands.w	r5, r5, #6
 8004934:	d106      	bne.n	8004944 <_printf_common+0x48>
 8004936:	f104 0a19 	add.w	sl, r4, #25
 800493a:	68e3      	ldr	r3, [r4, #12]
 800493c:	6832      	ldr	r2, [r6, #0]
 800493e:	1a9b      	subs	r3, r3, r2
 8004940:	42ab      	cmp	r3, r5
 8004942:	dc26      	bgt.n	8004992 <_printf_common+0x96>
 8004944:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004948:	1e13      	subs	r3, r2, #0
 800494a:	6822      	ldr	r2, [r4, #0]
 800494c:	bf18      	it	ne
 800494e:	2301      	movne	r3, #1
 8004950:	0692      	lsls	r2, r2, #26
 8004952:	d42b      	bmi.n	80049ac <_printf_common+0xb0>
 8004954:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004958:	4649      	mov	r1, r9
 800495a:	4638      	mov	r0, r7
 800495c:	47c0      	blx	r8
 800495e:	3001      	adds	r0, #1
 8004960:	d01e      	beq.n	80049a0 <_printf_common+0xa4>
 8004962:	6823      	ldr	r3, [r4, #0]
 8004964:	68e5      	ldr	r5, [r4, #12]
 8004966:	6832      	ldr	r2, [r6, #0]
 8004968:	f003 0306 	and.w	r3, r3, #6
 800496c:	2b04      	cmp	r3, #4
 800496e:	bf08      	it	eq
 8004970:	1aad      	subeq	r5, r5, r2
 8004972:	68a3      	ldr	r3, [r4, #8]
 8004974:	6922      	ldr	r2, [r4, #16]
 8004976:	bf0c      	ite	eq
 8004978:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800497c:	2500      	movne	r5, #0
 800497e:	4293      	cmp	r3, r2
 8004980:	bfc4      	itt	gt
 8004982:	1a9b      	subgt	r3, r3, r2
 8004984:	18ed      	addgt	r5, r5, r3
 8004986:	2600      	movs	r6, #0
 8004988:	341a      	adds	r4, #26
 800498a:	42b5      	cmp	r5, r6
 800498c:	d11a      	bne.n	80049c4 <_printf_common+0xc8>
 800498e:	2000      	movs	r0, #0
 8004990:	e008      	b.n	80049a4 <_printf_common+0xa8>
 8004992:	2301      	movs	r3, #1
 8004994:	4652      	mov	r2, sl
 8004996:	4649      	mov	r1, r9
 8004998:	4638      	mov	r0, r7
 800499a:	47c0      	blx	r8
 800499c:	3001      	adds	r0, #1
 800499e:	d103      	bne.n	80049a8 <_printf_common+0xac>
 80049a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80049a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049a8:	3501      	adds	r5, #1
 80049aa:	e7c6      	b.n	800493a <_printf_common+0x3e>
 80049ac:	18e1      	adds	r1, r4, r3
 80049ae:	1c5a      	adds	r2, r3, #1
 80049b0:	2030      	movs	r0, #48	; 0x30
 80049b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80049b6:	4422      	add	r2, r4
 80049b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80049bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80049c0:	3302      	adds	r3, #2
 80049c2:	e7c7      	b.n	8004954 <_printf_common+0x58>
 80049c4:	2301      	movs	r3, #1
 80049c6:	4622      	mov	r2, r4
 80049c8:	4649      	mov	r1, r9
 80049ca:	4638      	mov	r0, r7
 80049cc:	47c0      	blx	r8
 80049ce:	3001      	adds	r0, #1
 80049d0:	d0e6      	beq.n	80049a0 <_printf_common+0xa4>
 80049d2:	3601      	adds	r6, #1
 80049d4:	e7d9      	b.n	800498a <_printf_common+0x8e>
	...

080049d8 <_printf_i>:
 80049d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049dc:	7e0f      	ldrb	r7, [r1, #24]
 80049de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80049e0:	2f78      	cmp	r7, #120	; 0x78
 80049e2:	4691      	mov	r9, r2
 80049e4:	4680      	mov	r8, r0
 80049e6:	460c      	mov	r4, r1
 80049e8:	469a      	mov	sl, r3
 80049ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80049ee:	d807      	bhi.n	8004a00 <_printf_i+0x28>
 80049f0:	2f62      	cmp	r7, #98	; 0x62
 80049f2:	d80a      	bhi.n	8004a0a <_printf_i+0x32>
 80049f4:	2f00      	cmp	r7, #0
 80049f6:	f000 80d8 	beq.w	8004baa <_printf_i+0x1d2>
 80049fa:	2f58      	cmp	r7, #88	; 0x58
 80049fc:	f000 80a3 	beq.w	8004b46 <_printf_i+0x16e>
 8004a00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004a08:	e03a      	b.n	8004a80 <_printf_i+0xa8>
 8004a0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004a0e:	2b15      	cmp	r3, #21
 8004a10:	d8f6      	bhi.n	8004a00 <_printf_i+0x28>
 8004a12:	a101      	add	r1, pc, #4	; (adr r1, 8004a18 <_printf_i+0x40>)
 8004a14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a18:	08004a71 	.word	0x08004a71
 8004a1c:	08004a85 	.word	0x08004a85
 8004a20:	08004a01 	.word	0x08004a01
 8004a24:	08004a01 	.word	0x08004a01
 8004a28:	08004a01 	.word	0x08004a01
 8004a2c:	08004a01 	.word	0x08004a01
 8004a30:	08004a85 	.word	0x08004a85
 8004a34:	08004a01 	.word	0x08004a01
 8004a38:	08004a01 	.word	0x08004a01
 8004a3c:	08004a01 	.word	0x08004a01
 8004a40:	08004a01 	.word	0x08004a01
 8004a44:	08004b91 	.word	0x08004b91
 8004a48:	08004ab5 	.word	0x08004ab5
 8004a4c:	08004b73 	.word	0x08004b73
 8004a50:	08004a01 	.word	0x08004a01
 8004a54:	08004a01 	.word	0x08004a01
 8004a58:	08004bb3 	.word	0x08004bb3
 8004a5c:	08004a01 	.word	0x08004a01
 8004a60:	08004ab5 	.word	0x08004ab5
 8004a64:	08004a01 	.word	0x08004a01
 8004a68:	08004a01 	.word	0x08004a01
 8004a6c:	08004b7b 	.word	0x08004b7b
 8004a70:	682b      	ldr	r3, [r5, #0]
 8004a72:	1d1a      	adds	r2, r3, #4
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	602a      	str	r2, [r5, #0]
 8004a78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a80:	2301      	movs	r3, #1
 8004a82:	e0a3      	b.n	8004bcc <_printf_i+0x1f4>
 8004a84:	6820      	ldr	r0, [r4, #0]
 8004a86:	6829      	ldr	r1, [r5, #0]
 8004a88:	0606      	lsls	r6, r0, #24
 8004a8a:	f101 0304 	add.w	r3, r1, #4
 8004a8e:	d50a      	bpl.n	8004aa6 <_printf_i+0xce>
 8004a90:	680e      	ldr	r6, [r1, #0]
 8004a92:	602b      	str	r3, [r5, #0]
 8004a94:	2e00      	cmp	r6, #0
 8004a96:	da03      	bge.n	8004aa0 <_printf_i+0xc8>
 8004a98:	232d      	movs	r3, #45	; 0x2d
 8004a9a:	4276      	negs	r6, r6
 8004a9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004aa0:	485e      	ldr	r0, [pc, #376]	; (8004c1c <_printf_i+0x244>)
 8004aa2:	230a      	movs	r3, #10
 8004aa4:	e019      	b.n	8004ada <_printf_i+0x102>
 8004aa6:	680e      	ldr	r6, [r1, #0]
 8004aa8:	602b      	str	r3, [r5, #0]
 8004aaa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004aae:	bf18      	it	ne
 8004ab0:	b236      	sxthne	r6, r6
 8004ab2:	e7ef      	b.n	8004a94 <_printf_i+0xbc>
 8004ab4:	682b      	ldr	r3, [r5, #0]
 8004ab6:	6820      	ldr	r0, [r4, #0]
 8004ab8:	1d19      	adds	r1, r3, #4
 8004aba:	6029      	str	r1, [r5, #0]
 8004abc:	0601      	lsls	r1, r0, #24
 8004abe:	d501      	bpl.n	8004ac4 <_printf_i+0xec>
 8004ac0:	681e      	ldr	r6, [r3, #0]
 8004ac2:	e002      	b.n	8004aca <_printf_i+0xf2>
 8004ac4:	0646      	lsls	r6, r0, #25
 8004ac6:	d5fb      	bpl.n	8004ac0 <_printf_i+0xe8>
 8004ac8:	881e      	ldrh	r6, [r3, #0]
 8004aca:	4854      	ldr	r0, [pc, #336]	; (8004c1c <_printf_i+0x244>)
 8004acc:	2f6f      	cmp	r7, #111	; 0x6f
 8004ace:	bf0c      	ite	eq
 8004ad0:	2308      	moveq	r3, #8
 8004ad2:	230a      	movne	r3, #10
 8004ad4:	2100      	movs	r1, #0
 8004ad6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ada:	6865      	ldr	r5, [r4, #4]
 8004adc:	60a5      	str	r5, [r4, #8]
 8004ade:	2d00      	cmp	r5, #0
 8004ae0:	bfa2      	ittt	ge
 8004ae2:	6821      	ldrge	r1, [r4, #0]
 8004ae4:	f021 0104 	bicge.w	r1, r1, #4
 8004ae8:	6021      	strge	r1, [r4, #0]
 8004aea:	b90e      	cbnz	r6, 8004af0 <_printf_i+0x118>
 8004aec:	2d00      	cmp	r5, #0
 8004aee:	d04d      	beq.n	8004b8c <_printf_i+0x1b4>
 8004af0:	4615      	mov	r5, r2
 8004af2:	fbb6 f1f3 	udiv	r1, r6, r3
 8004af6:	fb03 6711 	mls	r7, r3, r1, r6
 8004afa:	5dc7      	ldrb	r7, [r0, r7]
 8004afc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004b00:	4637      	mov	r7, r6
 8004b02:	42bb      	cmp	r3, r7
 8004b04:	460e      	mov	r6, r1
 8004b06:	d9f4      	bls.n	8004af2 <_printf_i+0x11a>
 8004b08:	2b08      	cmp	r3, #8
 8004b0a:	d10b      	bne.n	8004b24 <_printf_i+0x14c>
 8004b0c:	6823      	ldr	r3, [r4, #0]
 8004b0e:	07de      	lsls	r6, r3, #31
 8004b10:	d508      	bpl.n	8004b24 <_printf_i+0x14c>
 8004b12:	6923      	ldr	r3, [r4, #16]
 8004b14:	6861      	ldr	r1, [r4, #4]
 8004b16:	4299      	cmp	r1, r3
 8004b18:	bfde      	ittt	le
 8004b1a:	2330      	movle	r3, #48	; 0x30
 8004b1c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004b20:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004b24:	1b52      	subs	r2, r2, r5
 8004b26:	6122      	str	r2, [r4, #16]
 8004b28:	f8cd a000 	str.w	sl, [sp]
 8004b2c:	464b      	mov	r3, r9
 8004b2e:	aa03      	add	r2, sp, #12
 8004b30:	4621      	mov	r1, r4
 8004b32:	4640      	mov	r0, r8
 8004b34:	f7ff fee2 	bl	80048fc <_printf_common>
 8004b38:	3001      	adds	r0, #1
 8004b3a:	d14c      	bne.n	8004bd6 <_printf_i+0x1fe>
 8004b3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b40:	b004      	add	sp, #16
 8004b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b46:	4835      	ldr	r0, [pc, #212]	; (8004c1c <_printf_i+0x244>)
 8004b48:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004b4c:	6829      	ldr	r1, [r5, #0]
 8004b4e:	6823      	ldr	r3, [r4, #0]
 8004b50:	f851 6b04 	ldr.w	r6, [r1], #4
 8004b54:	6029      	str	r1, [r5, #0]
 8004b56:	061d      	lsls	r5, r3, #24
 8004b58:	d514      	bpl.n	8004b84 <_printf_i+0x1ac>
 8004b5a:	07df      	lsls	r7, r3, #31
 8004b5c:	bf44      	itt	mi
 8004b5e:	f043 0320 	orrmi.w	r3, r3, #32
 8004b62:	6023      	strmi	r3, [r4, #0]
 8004b64:	b91e      	cbnz	r6, 8004b6e <_printf_i+0x196>
 8004b66:	6823      	ldr	r3, [r4, #0]
 8004b68:	f023 0320 	bic.w	r3, r3, #32
 8004b6c:	6023      	str	r3, [r4, #0]
 8004b6e:	2310      	movs	r3, #16
 8004b70:	e7b0      	b.n	8004ad4 <_printf_i+0xfc>
 8004b72:	6823      	ldr	r3, [r4, #0]
 8004b74:	f043 0320 	orr.w	r3, r3, #32
 8004b78:	6023      	str	r3, [r4, #0]
 8004b7a:	2378      	movs	r3, #120	; 0x78
 8004b7c:	4828      	ldr	r0, [pc, #160]	; (8004c20 <_printf_i+0x248>)
 8004b7e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b82:	e7e3      	b.n	8004b4c <_printf_i+0x174>
 8004b84:	0659      	lsls	r1, r3, #25
 8004b86:	bf48      	it	mi
 8004b88:	b2b6      	uxthmi	r6, r6
 8004b8a:	e7e6      	b.n	8004b5a <_printf_i+0x182>
 8004b8c:	4615      	mov	r5, r2
 8004b8e:	e7bb      	b.n	8004b08 <_printf_i+0x130>
 8004b90:	682b      	ldr	r3, [r5, #0]
 8004b92:	6826      	ldr	r6, [r4, #0]
 8004b94:	6961      	ldr	r1, [r4, #20]
 8004b96:	1d18      	adds	r0, r3, #4
 8004b98:	6028      	str	r0, [r5, #0]
 8004b9a:	0635      	lsls	r5, r6, #24
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	d501      	bpl.n	8004ba4 <_printf_i+0x1cc>
 8004ba0:	6019      	str	r1, [r3, #0]
 8004ba2:	e002      	b.n	8004baa <_printf_i+0x1d2>
 8004ba4:	0670      	lsls	r0, r6, #25
 8004ba6:	d5fb      	bpl.n	8004ba0 <_printf_i+0x1c8>
 8004ba8:	8019      	strh	r1, [r3, #0]
 8004baa:	2300      	movs	r3, #0
 8004bac:	6123      	str	r3, [r4, #16]
 8004bae:	4615      	mov	r5, r2
 8004bb0:	e7ba      	b.n	8004b28 <_printf_i+0x150>
 8004bb2:	682b      	ldr	r3, [r5, #0]
 8004bb4:	1d1a      	adds	r2, r3, #4
 8004bb6:	602a      	str	r2, [r5, #0]
 8004bb8:	681d      	ldr	r5, [r3, #0]
 8004bba:	6862      	ldr	r2, [r4, #4]
 8004bbc:	2100      	movs	r1, #0
 8004bbe:	4628      	mov	r0, r5
 8004bc0:	f7fb fb36 	bl	8000230 <memchr>
 8004bc4:	b108      	cbz	r0, 8004bca <_printf_i+0x1f2>
 8004bc6:	1b40      	subs	r0, r0, r5
 8004bc8:	6060      	str	r0, [r4, #4]
 8004bca:	6863      	ldr	r3, [r4, #4]
 8004bcc:	6123      	str	r3, [r4, #16]
 8004bce:	2300      	movs	r3, #0
 8004bd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bd4:	e7a8      	b.n	8004b28 <_printf_i+0x150>
 8004bd6:	6923      	ldr	r3, [r4, #16]
 8004bd8:	462a      	mov	r2, r5
 8004bda:	4649      	mov	r1, r9
 8004bdc:	4640      	mov	r0, r8
 8004bde:	47d0      	blx	sl
 8004be0:	3001      	adds	r0, #1
 8004be2:	d0ab      	beq.n	8004b3c <_printf_i+0x164>
 8004be4:	6823      	ldr	r3, [r4, #0]
 8004be6:	079b      	lsls	r3, r3, #30
 8004be8:	d413      	bmi.n	8004c12 <_printf_i+0x23a>
 8004bea:	68e0      	ldr	r0, [r4, #12]
 8004bec:	9b03      	ldr	r3, [sp, #12]
 8004bee:	4298      	cmp	r0, r3
 8004bf0:	bfb8      	it	lt
 8004bf2:	4618      	movlt	r0, r3
 8004bf4:	e7a4      	b.n	8004b40 <_printf_i+0x168>
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	4632      	mov	r2, r6
 8004bfa:	4649      	mov	r1, r9
 8004bfc:	4640      	mov	r0, r8
 8004bfe:	47d0      	blx	sl
 8004c00:	3001      	adds	r0, #1
 8004c02:	d09b      	beq.n	8004b3c <_printf_i+0x164>
 8004c04:	3501      	adds	r5, #1
 8004c06:	68e3      	ldr	r3, [r4, #12]
 8004c08:	9903      	ldr	r1, [sp, #12]
 8004c0a:	1a5b      	subs	r3, r3, r1
 8004c0c:	42ab      	cmp	r3, r5
 8004c0e:	dcf2      	bgt.n	8004bf6 <_printf_i+0x21e>
 8004c10:	e7eb      	b.n	8004bea <_printf_i+0x212>
 8004c12:	2500      	movs	r5, #0
 8004c14:	f104 0619 	add.w	r6, r4, #25
 8004c18:	e7f5      	b.n	8004c06 <_printf_i+0x22e>
 8004c1a:	bf00      	nop
 8004c1c:	08004f85 	.word	0x08004f85
 8004c20:	08004f96 	.word	0x08004f96

08004c24 <memcpy>:
 8004c24:	440a      	add	r2, r1
 8004c26:	4291      	cmp	r1, r2
 8004c28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004c2c:	d100      	bne.n	8004c30 <memcpy+0xc>
 8004c2e:	4770      	bx	lr
 8004c30:	b510      	push	{r4, lr}
 8004c32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c36:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c3a:	4291      	cmp	r1, r2
 8004c3c:	d1f9      	bne.n	8004c32 <memcpy+0xe>
 8004c3e:	bd10      	pop	{r4, pc}

08004c40 <memmove>:
 8004c40:	4288      	cmp	r0, r1
 8004c42:	b510      	push	{r4, lr}
 8004c44:	eb01 0402 	add.w	r4, r1, r2
 8004c48:	d902      	bls.n	8004c50 <memmove+0x10>
 8004c4a:	4284      	cmp	r4, r0
 8004c4c:	4623      	mov	r3, r4
 8004c4e:	d807      	bhi.n	8004c60 <memmove+0x20>
 8004c50:	1e43      	subs	r3, r0, #1
 8004c52:	42a1      	cmp	r1, r4
 8004c54:	d008      	beq.n	8004c68 <memmove+0x28>
 8004c56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c5e:	e7f8      	b.n	8004c52 <memmove+0x12>
 8004c60:	4402      	add	r2, r0
 8004c62:	4601      	mov	r1, r0
 8004c64:	428a      	cmp	r2, r1
 8004c66:	d100      	bne.n	8004c6a <memmove+0x2a>
 8004c68:	bd10      	pop	{r4, pc}
 8004c6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c72:	e7f7      	b.n	8004c64 <memmove+0x24>

08004c74 <_free_r>:
 8004c74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004c76:	2900      	cmp	r1, #0
 8004c78:	d044      	beq.n	8004d04 <_free_r+0x90>
 8004c7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c7e:	9001      	str	r0, [sp, #4]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f1a1 0404 	sub.w	r4, r1, #4
 8004c86:	bfb8      	it	lt
 8004c88:	18e4      	addlt	r4, r4, r3
 8004c8a:	f000 f913 	bl	8004eb4 <__malloc_lock>
 8004c8e:	4a1e      	ldr	r2, [pc, #120]	; (8004d08 <_free_r+0x94>)
 8004c90:	9801      	ldr	r0, [sp, #4]
 8004c92:	6813      	ldr	r3, [r2, #0]
 8004c94:	b933      	cbnz	r3, 8004ca4 <_free_r+0x30>
 8004c96:	6063      	str	r3, [r4, #4]
 8004c98:	6014      	str	r4, [r2, #0]
 8004c9a:	b003      	add	sp, #12
 8004c9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ca0:	f000 b90e 	b.w	8004ec0 <__malloc_unlock>
 8004ca4:	42a3      	cmp	r3, r4
 8004ca6:	d908      	bls.n	8004cba <_free_r+0x46>
 8004ca8:	6825      	ldr	r5, [r4, #0]
 8004caa:	1961      	adds	r1, r4, r5
 8004cac:	428b      	cmp	r3, r1
 8004cae:	bf01      	itttt	eq
 8004cb0:	6819      	ldreq	r1, [r3, #0]
 8004cb2:	685b      	ldreq	r3, [r3, #4]
 8004cb4:	1949      	addeq	r1, r1, r5
 8004cb6:	6021      	streq	r1, [r4, #0]
 8004cb8:	e7ed      	b.n	8004c96 <_free_r+0x22>
 8004cba:	461a      	mov	r2, r3
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	b10b      	cbz	r3, 8004cc4 <_free_r+0x50>
 8004cc0:	42a3      	cmp	r3, r4
 8004cc2:	d9fa      	bls.n	8004cba <_free_r+0x46>
 8004cc4:	6811      	ldr	r1, [r2, #0]
 8004cc6:	1855      	adds	r5, r2, r1
 8004cc8:	42a5      	cmp	r5, r4
 8004cca:	d10b      	bne.n	8004ce4 <_free_r+0x70>
 8004ccc:	6824      	ldr	r4, [r4, #0]
 8004cce:	4421      	add	r1, r4
 8004cd0:	1854      	adds	r4, r2, r1
 8004cd2:	42a3      	cmp	r3, r4
 8004cd4:	6011      	str	r1, [r2, #0]
 8004cd6:	d1e0      	bne.n	8004c9a <_free_r+0x26>
 8004cd8:	681c      	ldr	r4, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	6053      	str	r3, [r2, #4]
 8004cde:	4421      	add	r1, r4
 8004ce0:	6011      	str	r1, [r2, #0]
 8004ce2:	e7da      	b.n	8004c9a <_free_r+0x26>
 8004ce4:	d902      	bls.n	8004cec <_free_r+0x78>
 8004ce6:	230c      	movs	r3, #12
 8004ce8:	6003      	str	r3, [r0, #0]
 8004cea:	e7d6      	b.n	8004c9a <_free_r+0x26>
 8004cec:	6825      	ldr	r5, [r4, #0]
 8004cee:	1961      	adds	r1, r4, r5
 8004cf0:	428b      	cmp	r3, r1
 8004cf2:	bf04      	itt	eq
 8004cf4:	6819      	ldreq	r1, [r3, #0]
 8004cf6:	685b      	ldreq	r3, [r3, #4]
 8004cf8:	6063      	str	r3, [r4, #4]
 8004cfa:	bf04      	itt	eq
 8004cfc:	1949      	addeq	r1, r1, r5
 8004cfe:	6021      	streq	r1, [r4, #0]
 8004d00:	6054      	str	r4, [r2, #4]
 8004d02:	e7ca      	b.n	8004c9a <_free_r+0x26>
 8004d04:	b003      	add	sp, #12
 8004d06:	bd30      	pop	{r4, r5, pc}
 8004d08:	20000170 	.word	0x20000170

08004d0c <sbrk_aligned>:
 8004d0c:	b570      	push	{r4, r5, r6, lr}
 8004d0e:	4e0e      	ldr	r6, [pc, #56]	; (8004d48 <sbrk_aligned+0x3c>)
 8004d10:	460c      	mov	r4, r1
 8004d12:	6831      	ldr	r1, [r6, #0]
 8004d14:	4605      	mov	r5, r0
 8004d16:	b911      	cbnz	r1, 8004d1e <sbrk_aligned+0x12>
 8004d18:	f000 f8bc 	bl	8004e94 <_sbrk_r>
 8004d1c:	6030      	str	r0, [r6, #0]
 8004d1e:	4621      	mov	r1, r4
 8004d20:	4628      	mov	r0, r5
 8004d22:	f000 f8b7 	bl	8004e94 <_sbrk_r>
 8004d26:	1c43      	adds	r3, r0, #1
 8004d28:	d00a      	beq.n	8004d40 <sbrk_aligned+0x34>
 8004d2a:	1cc4      	adds	r4, r0, #3
 8004d2c:	f024 0403 	bic.w	r4, r4, #3
 8004d30:	42a0      	cmp	r0, r4
 8004d32:	d007      	beq.n	8004d44 <sbrk_aligned+0x38>
 8004d34:	1a21      	subs	r1, r4, r0
 8004d36:	4628      	mov	r0, r5
 8004d38:	f000 f8ac 	bl	8004e94 <_sbrk_r>
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	d101      	bne.n	8004d44 <sbrk_aligned+0x38>
 8004d40:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004d44:	4620      	mov	r0, r4
 8004d46:	bd70      	pop	{r4, r5, r6, pc}
 8004d48:	20000174 	.word	0x20000174

08004d4c <_malloc_r>:
 8004d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d50:	1ccd      	adds	r5, r1, #3
 8004d52:	f025 0503 	bic.w	r5, r5, #3
 8004d56:	3508      	adds	r5, #8
 8004d58:	2d0c      	cmp	r5, #12
 8004d5a:	bf38      	it	cc
 8004d5c:	250c      	movcc	r5, #12
 8004d5e:	2d00      	cmp	r5, #0
 8004d60:	4607      	mov	r7, r0
 8004d62:	db01      	blt.n	8004d68 <_malloc_r+0x1c>
 8004d64:	42a9      	cmp	r1, r5
 8004d66:	d905      	bls.n	8004d74 <_malloc_r+0x28>
 8004d68:	230c      	movs	r3, #12
 8004d6a:	603b      	str	r3, [r7, #0]
 8004d6c:	2600      	movs	r6, #0
 8004d6e:	4630      	mov	r0, r6
 8004d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d74:	4e2e      	ldr	r6, [pc, #184]	; (8004e30 <_malloc_r+0xe4>)
 8004d76:	f000 f89d 	bl	8004eb4 <__malloc_lock>
 8004d7a:	6833      	ldr	r3, [r6, #0]
 8004d7c:	461c      	mov	r4, r3
 8004d7e:	bb34      	cbnz	r4, 8004dce <_malloc_r+0x82>
 8004d80:	4629      	mov	r1, r5
 8004d82:	4638      	mov	r0, r7
 8004d84:	f7ff ffc2 	bl	8004d0c <sbrk_aligned>
 8004d88:	1c43      	adds	r3, r0, #1
 8004d8a:	4604      	mov	r4, r0
 8004d8c:	d14d      	bne.n	8004e2a <_malloc_r+0xde>
 8004d8e:	6834      	ldr	r4, [r6, #0]
 8004d90:	4626      	mov	r6, r4
 8004d92:	2e00      	cmp	r6, #0
 8004d94:	d140      	bne.n	8004e18 <_malloc_r+0xcc>
 8004d96:	6823      	ldr	r3, [r4, #0]
 8004d98:	4631      	mov	r1, r6
 8004d9a:	4638      	mov	r0, r7
 8004d9c:	eb04 0803 	add.w	r8, r4, r3
 8004da0:	f000 f878 	bl	8004e94 <_sbrk_r>
 8004da4:	4580      	cmp	r8, r0
 8004da6:	d13a      	bne.n	8004e1e <_malloc_r+0xd2>
 8004da8:	6821      	ldr	r1, [r4, #0]
 8004daa:	3503      	adds	r5, #3
 8004dac:	1a6d      	subs	r5, r5, r1
 8004dae:	f025 0503 	bic.w	r5, r5, #3
 8004db2:	3508      	adds	r5, #8
 8004db4:	2d0c      	cmp	r5, #12
 8004db6:	bf38      	it	cc
 8004db8:	250c      	movcc	r5, #12
 8004dba:	4629      	mov	r1, r5
 8004dbc:	4638      	mov	r0, r7
 8004dbe:	f7ff ffa5 	bl	8004d0c <sbrk_aligned>
 8004dc2:	3001      	adds	r0, #1
 8004dc4:	d02b      	beq.n	8004e1e <_malloc_r+0xd2>
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	442b      	add	r3, r5
 8004dca:	6023      	str	r3, [r4, #0]
 8004dcc:	e00e      	b.n	8004dec <_malloc_r+0xa0>
 8004dce:	6822      	ldr	r2, [r4, #0]
 8004dd0:	1b52      	subs	r2, r2, r5
 8004dd2:	d41e      	bmi.n	8004e12 <_malloc_r+0xc6>
 8004dd4:	2a0b      	cmp	r2, #11
 8004dd6:	d916      	bls.n	8004e06 <_malloc_r+0xba>
 8004dd8:	1961      	adds	r1, r4, r5
 8004dda:	42a3      	cmp	r3, r4
 8004ddc:	6025      	str	r5, [r4, #0]
 8004dde:	bf18      	it	ne
 8004de0:	6059      	strne	r1, [r3, #4]
 8004de2:	6863      	ldr	r3, [r4, #4]
 8004de4:	bf08      	it	eq
 8004de6:	6031      	streq	r1, [r6, #0]
 8004de8:	5162      	str	r2, [r4, r5]
 8004dea:	604b      	str	r3, [r1, #4]
 8004dec:	4638      	mov	r0, r7
 8004dee:	f104 060b 	add.w	r6, r4, #11
 8004df2:	f000 f865 	bl	8004ec0 <__malloc_unlock>
 8004df6:	f026 0607 	bic.w	r6, r6, #7
 8004dfa:	1d23      	adds	r3, r4, #4
 8004dfc:	1af2      	subs	r2, r6, r3
 8004dfe:	d0b6      	beq.n	8004d6e <_malloc_r+0x22>
 8004e00:	1b9b      	subs	r3, r3, r6
 8004e02:	50a3      	str	r3, [r4, r2]
 8004e04:	e7b3      	b.n	8004d6e <_malloc_r+0x22>
 8004e06:	6862      	ldr	r2, [r4, #4]
 8004e08:	42a3      	cmp	r3, r4
 8004e0a:	bf0c      	ite	eq
 8004e0c:	6032      	streq	r2, [r6, #0]
 8004e0e:	605a      	strne	r2, [r3, #4]
 8004e10:	e7ec      	b.n	8004dec <_malloc_r+0xa0>
 8004e12:	4623      	mov	r3, r4
 8004e14:	6864      	ldr	r4, [r4, #4]
 8004e16:	e7b2      	b.n	8004d7e <_malloc_r+0x32>
 8004e18:	4634      	mov	r4, r6
 8004e1a:	6876      	ldr	r6, [r6, #4]
 8004e1c:	e7b9      	b.n	8004d92 <_malloc_r+0x46>
 8004e1e:	230c      	movs	r3, #12
 8004e20:	603b      	str	r3, [r7, #0]
 8004e22:	4638      	mov	r0, r7
 8004e24:	f000 f84c 	bl	8004ec0 <__malloc_unlock>
 8004e28:	e7a1      	b.n	8004d6e <_malloc_r+0x22>
 8004e2a:	6025      	str	r5, [r4, #0]
 8004e2c:	e7de      	b.n	8004dec <_malloc_r+0xa0>
 8004e2e:	bf00      	nop
 8004e30:	20000170 	.word	0x20000170

08004e34 <_realloc_r>:
 8004e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e38:	4680      	mov	r8, r0
 8004e3a:	4614      	mov	r4, r2
 8004e3c:	460e      	mov	r6, r1
 8004e3e:	b921      	cbnz	r1, 8004e4a <_realloc_r+0x16>
 8004e40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e44:	4611      	mov	r1, r2
 8004e46:	f7ff bf81 	b.w	8004d4c <_malloc_r>
 8004e4a:	b92a      	cbnz	r2, 8004e58 <_realloc_r+0x24>
 8004e4c:	f7ff ff12 	bl	8004c74 <_free_r>
 8004e50:	4625      	mov	r5, r4
 8004e52:	4628      	mov	r0, r5
 8004e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e58:	f000 f838 	bl	8004ecc <_malloc_usable_size_r>
 8004e5c:	4284      	cmp	r4, r0
 8004e5e:	4607      	mov	r7, r0
 8004e60:	d802      	bhi.n	8004e68 <_realloc_r+0x34>
 8004e62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004e66:	d812      	bhi.n	8004e8e <_realloc_r+0x5a>
 8004e68:	4621      	mov	r1, r4
 8004e6a:	4640      	mov	r0, r8
 8004e6c:	f7ff ff6e 	bl	8004d4c <_malloc_r>
 8004e70:	4605      	mov	r5, r0
 8004e72:	2800      	cmp	r0, #0
 8004e74:	d0ed      	beq.n	8004e52 <_realloc_r+0x1e>
 8004e76:	42bc      	cmp	r4, r7
 8004e78:	4622      	mov	r2, r4
 8004e7a:	4631      	mov	r1, r6
 8004e7c:	bf28      	it	cs
 8004e7e:	463a      	movcs	r2, r7
 8004e80:	f7ff fed0 	bl	8004c24 <memcpy>
 8004e84:	4631      	mov	r1, r6
 8004e86:	4640      	mov	r0, r8
 8004e88:	f7ff fef4 	bl	8004c74 <_free_r>
 8004e8c:	e7e1      	b.n	8004e52 <_realloc_r+0x1e>
 8004e8e:	4635      	mov	r5, r6
 8004e90:	e7df      	b.n	8004e52 <_realloc_r+0x1e>
	...

08004e94 <_sbrk_r>:
 8004e94:	b538      	push	{r3, r4, r5, lr}
 8004e96:	4d06      	ldr	r5, [pc, #24]	; (8004eb0 <_sbrk_r+0x1c>)
 8004e98:	2300      	movs	r3, #0
 8004e9a:	4604      	mov	r4, r0
 8004e9c:	4608      	mov	r0, r1
 8004e9e:	602b      	str	r3, [r5, #0]
 8004ea0:	f7fc fbc0 	bl	8001624 <_sbrk>
 8004ea4:	1c43      	adds	r3, r0, #1
 8004ea6:	d102      	bne.n	8004eae <_sbrk_r+0x1a>
 8004ea8:	682b      	ldr	r3, [r5, #0]
 8004eaa:	b103      	cbz	r3, 8004eae <_sbrk_r+0x1a>
 8004eac:	6023      	str	r3, [r4, #0]
 8004eae:	bd38      	pop	{r3, r4, r5, pc}
 8004eb0:	20000178 	.word	0x20000178

08004eb4 <__malloc_lock>:
 8004eb4:	4801      	ldr	r0, [pc, #4]	; (8004ebc <__malloc_lock+0x8>)
 8004eb6:	f000 b811 	b.w	8004edc <__retarget_lock_acquire_recursive>
 8004eba:	bf00      	nop
 8004ebc:	2000017c 	.word	0x2000017c

08004ec0 <__malloc_unlock>:
 8004ec0:	4801      	ldr	r0, [pc, #4]	; (8004ec8 <__malloc_unlock+0x8>)
 8004ec2:	f000 b80c 	b.w	8004ede <__retarget_lock_release_recursive>
 8004ec6:	bf00      	nop
 8004ec8:	2000017c 	.word	0x2000017c

08004ecc <_malloc_usable_size_r>:
 8004ecc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ed0:	1f18      	subs	r0, r3, #4
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	bfbc      	itt	lt
 8004ed6:	580b      	ldrlt	r3, [r1, r0]
 8004ed8:	18c0      	addlt	r0, r0, r3
 8004eda:	4770      	bx	lr

08004edc <__retarget_lock_acquire_recursive>:
 8004edc:	4770      	bx	lr

08004ede <__retarget_lock_release_recursive>:
 8004ede:	4770      	bx	lr

08004ee0 <_init>:
 8004ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee2:	bf00      	nop
 8004ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ee6:	bc08      	pop	{r3}
 8004ee8:	469e      	mov	lr, r3
 8004eea:	4770      	bx	lr

08004eec <_fini>:
 8004eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eee:	bf00      	nop
 8004ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ef2:	bc08      	pop	{r3}
 8004ef4:	469e      	mov	lr, r3
 8004ef6:	4770      	bx	lr
