# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../riscv.srcs/sources_1/new" \
"testbench_func_impl.v" \
"../../../../../riscv.srcs/sim_1/new/testbench.v" \

# Do not sort compile order
nosort
