<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] New patch to review for openocd: afd5a73 *	Add flash waitstate support for Atmel SAM3 chips. * Set	default waitstates to 6,	to workaround a silicon bug in the SAM3 family
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2011-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20New%20patch%20to%20review%20for%20openocd%3A%20afd5a73%20%2A%0A%09Add%20flash%20waitstate%20support%20for%20Atmel%20SAM3%20chips.%20%2A%20Set%0A%09default%20waitstates%20to%206%2C%0A%09to%20workaround%20a%20silicon%20bug%20in%20the%20SAM3%20family&In-Reply-To=%3C20111027102346.799F624253%40openocd.zylin.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="021455.html">
   <LINK REL="Next"  HREF="021454.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] New patch to review for openocd: afd5a73 *	Add flash waitstate support for Atmel SAM3 chips. * Set	default waitstates to 6,	to workaround a silicon bug in the SAM3 family</H1>
    <B>gerrit at openocd.zylin.com</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20New%20patch%20to%20review%20for%20openocd%3A%20afd5a73%20%2A%0A%09Add%20flash%20waitstate%20support%20for%20Atmel%20SAM3%20chips.%20%2A%20Set%0A%09default%20waitstates%20to%206%2C%0A%09to%20workaround%20a%20silicon%20bug%20in%20the%20SAM3%20family&In-Reply-To=%3C20111027102346.799F624253%40openocd.zylin.com%3E"
       TITLE="[Openocd-development] New patch to review for openocd: afd5a73 *	Add flash waitstate support for Atmel SAM3 chips. * Set	default waitstates to 6,	to workaround a silicon bug in the SAM3 family">gerrit at openocd.zylin.com
       </A><BR>
    <I>Thu Oct 27 12:23:46 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="021455.html">[Openocd-development] status of cortex-m0
</A></li>
        <LI>Next message: <A HREF="021454.html">[Openocd-development] status of cortex-m0
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#21451">[ date ]</a>
              <a href="thread.html#21451">[ thread ]</a>
              <a href="subject.html#21451">[ subject ]</a>
              <a href="author.html#21451">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from Gerrit.

Attila Kinali (<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">attila at kinali.ch</A>) just uploaded a new patch set to Gerrit, which you can find at <A HREF="http://openocd.zylin.com/128">http://openocd.zylin.com/128</A>

-- gerrit

commit afd5a73681eec417ded58a22fbe12336acdb0563
Author: Attila Kinali &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">attila at kinali.ch</A>&gt;
Date:   Thu Oct 27 12:14:55 2011 +0200

    * Add flash waitstate support for Atmel SAM3 chips.
    * Set default waitstates to 6, to workaround a silicon bug in the SAM3 family
    
    This code has been tested on SAM3U4, SAM3N4 and SAM3N1
    
    based on Change-Id: I477446f9bfb3e910ea3e2414a6e9a75beb14a214
    by Jim Norris &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">u17263 at att.net</A>&gt;
    
    Change-Id: I8d360080f6968979ca5e197ad638282cadd18fb7
    Signed-off-by: Attila Kinali &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">attila at kinali.ch</A>&gt;

diff --git a/src/flash/nor/at91sam3.c b/src/flash/nor/at91sam3.c
index c46829e..b5442e8 100644
--- a/src/flash/nor/at91sam3.c
+++ b/src/flash/nor/at91sam3.c
@@ -183,6 +183,7 @@ struct sam3_bank_private {
 	unsigned bank_number;
 	uint32_t controller_address;
 	uint32_t base_address;
+	uint32_t flash_wait_states;
 	bool present;
 	unsigned size_bytes;
 	unsigned nsectors;
@@ -298,6 +299,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK0_BASE_U,
 			.controller_address = 0x400e0800,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 128 * 1024,
 			.nsectors   = 16,
@@ -313,6 +315,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 1,
 			.base_address = FLASH_BANK1_BASE_U,
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 128 * 1024,
 			.nsectors   = 16,
@@ -347,6 +350,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK0_BASE_U,
 			.controller_address = 0x400e0800,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 128 * 1024,
 			.nsectors   = 16,
@@ -388,6 +392,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK0_BASE_U,
 			.controller_address = 0x400e0800,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  64 * 1024,
 			.nsectors   =  8,
@@ -436,6 +441,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK0_BASE_U,
 			.controller_address = 0x400e0800,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 128 * 1024,
 			.nsectors   = 16,
@@ -450,6 +456,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 1,
 			.base_address = FLASH_BANK1_BASE_U,
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 128 * 1024,
 			.nsectors   = 16,
@@ -484,6 +491,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK0_BASE_U,
 			.controller_address = 0x400e0800,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 128 * 1024,
 			.nsectors   = 16,
@@ -525,6 +533,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK0_BASE_U,
 			.controller_address = 0x400e0800,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  64 * 1024,
 			.nsectors   =  8,
@@ -561,8 +570,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.pBank  = NULL,
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_S,
-
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  256 * 1024,
 			.nsectors   =  32,
@@ -594,8 +603,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.pBank  = NULL,
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_S,
-
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  256 * 1024,
 			.nsectors   =  32,
@@ -626,8 +635,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.pBank  = NULL,
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_S,
-
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  256 * 1024,
 			.nsectors   =  32,
@@ -658,8 +667,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.pBank  = NULL,
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_S,
-
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  128 * 1024,
 			.nsectors   =  16,
@@ -690,8 +699,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.pBank  = NULL,
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_S,
-
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  128 * 1024,
 			.nsectors   =  16,
@@ -722,8 +731,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.pBank  = NULL,
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_S,
-
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  128 * 1024,
 			.nsectors   =  16,
@@ -754,8 +763,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.pBank  = NULL,
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_S,
-
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  64 * 1024,
 			.nsectors   =  8,
@@ -786,8 +795,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.pBank  = NULL,
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_S,
-
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  64 * 1024,
 			.nsectors   =  8,
@@ -818,8 +827,8 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.pBank  = NULL,
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_S,
-
 			.controller_address = 0x400e0a00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes =  64 * 1024,
 			.nsectors   =  8,
@@ -869,6 +878,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_N,
 			.controller_address = 0x400e0A00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 256 * 1024,
 			.nsectors   = 16,
@@ -917,6 +927,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_N,
 			.controller_address = 0x400e0A00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 256 * 1024,
 			.nsectors   = 16,
@@ -965,6 +976,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_N,
 			.controller_address = 0x400e0A00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 256 * 1024,
 			.nsectors   = 16,
@@ -1013,6 +1025,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_N,
 			.controller_address = 0x400e0A00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 128 * 1024,
 			.nsectors   = 8,
@@ -1061,6 +1074,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_N,
 			.controller_address = 0x400e0A00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 128 * 1024,
 			.nsectors   = 8,
@@ -1109,6 +1123,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_N,
 			.controller_address = 0x400e0A00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 128 * 1024,
 			.nsectors   = 8,
@@ -1157,6 +1172,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_N,
 			.controller_address = 0x400e0A00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 64 * 1024,
 			.nsectors   = 4,
@@ -1205,6 +1221,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_N,
 			.controller_address = 0x400e0A00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 64 * 1024,
 			.nsectors   = 4,
@@ -1253,6 +1270,7 @@ static const struct sam3_chip_details all_sam3_details[] = {
 			.bank_number = 0,
 			.base_address = FLASH_BANK_BASE_N,
 			.controller_address = 0x400e0A00,
+			.flash_wait_states = 6, // workaround silicon bug
 			.present = 1,
 			.size_bytes = 64 * 1024,
 			.nsectors   = 4,
@@ -2391,11 +2409,12 @@ FLASH_BANK_COMMAND_HANDLER(sam3_flash_bank_command)
 	switch (bank-&gt;base) {
 	default:
 		LOG_ERROR(&quot;Address 0x%08x invalid bank address (try 0x%08x or 0x%08x \
-			[at91sam3u series] or 0x%08x [at91sam3s series])&quot;,
+			[at91sam3u series] or 0x%08x [at91sam3s series] or 0x%08x [at91sam3n series])&quot;,
 				  ((unsigned int)(bank-&gt;base)),
 				  ((unsigned int)(FLASH_BANK0_BASE_U)),
 				  ((unsigned int)(FLASH_BANK1_BASE_U)),
-				  ((unsigned int)(FLASH_BANK_BASE_S)));
+				  ((unsigned int)(FLASH_BANK_BASE_S)),
+				  ((unsigned int)(FLASH_BANK_BASE_N)));
 		return ERROR_FAIL;
 		break;
 
@@ -2413,7 +2432,7 @@ FLASH_BANK_COMMAND_HANDLER(sam3_flash_bank_command)
 		pChip-&gt;details.bank[1].pBank = bank;
 		break;
 
-	// at91sam3s series
+	// at91sam3s and at91sam3n series
 	case FLASH_BANK_BASE_S:
 		bank-&gt;driver_priv = &amp;(pChip-&gt;details.bank[0]);
 		bank-&gt;bank_number = 0;
@@ -2771,10 +2790,29 @@ sam3_page_write(struct sam3_bank_private *pPrivate, unsigned pagenum, uint8_t *b
 {
 	uint32_t adr;
 	uint32_t status;
+	uint32_t fmr; // EEFC Flash Mode Register
 	int r;
 
 	adr = pagenum * pPrivate-&gt;page_size;
 	adr += (adr + pPrivate-&gt;base_address);
+	
+	// Get flash mode register value
+	r = target_read_u32(pPrivate-&gt;pChip-&gt;target, pPrivate-&gt;controller_address, &amp;fmr);
+	if (r != ERROR_OK) {
+		LOG_DEBUG(&quot;Error Read failed: read flash mode register&quot;);
+	}
+
+	// Clear flash wait state field
+	fmr &amp;= 0xfffff0ff;
+	
+	// set FWS (flash wait states) field in the FMR (flash mode register)
+	fmr |= (pPrivate-&gt;flash_wait_states &lt;&lt; 8);
+
+	LOG_DEBUG(&quot;Flash Mode: 0x%08x&quot;, ((unsigned int)(fmr)));
+	r = target_write_u32(pPrivate-&gt;pBank-&gt;target, pPrivate-&gt;controller_address, fmr);
+	if (r != ERROR_OK) {
+		LOG_DEBUG(&quot;Error Write failed: set flash mode register&quot;);
+	} 
 
 	LOG_DEBUG(&quot;Wr Page %u @ phys address: 0x%08x&quot;, pagenum, (unsigned int)(adr));
 	r = target_write_memory(pPrivate-&gt;pChip-&gt;target,

-- 

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="021455.html">[Openocd-development] status of cortex-m0
</A></li>
	<LI>Next message: <A HREF="021454.html">[Openocd-development] status of cortex-m0
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#21451">[ date ]</a>
              <a href="thread.html#21451">[ thread ]</a>
              <a href="subject.html#21451">[ subject ]</a>
              <a href="author.html#21451">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
