<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Vitis_CNN_HLS" solutionName="solution1" date="2025-03-22T17:30:52.057+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6' (loop 'VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6'): Unable to schedule bus request operation ('pixelValue_req', HLS/conv2d.cpp:43) on port 'gmem' (HLS/conv2d.cpp:43) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="Vitis_CNN_HLS" solutionName="solution1" date="2025-03-22T17:30:50.264+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_2' (HLS/conv2d.cpp:33:40) in function 'Conv2D_HW' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html" projectName="Vitis_CNN_HLS" solutionName="solution1" date="2025-03-22T17:30:49.866+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_34_3' (HLS/conv2d.cpp:34:42) in function 'Conv2D_HW' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html" projectName="Vitis_CNN_HLS" solutionName="solution1" date="2025-03-22T17:30:49.861+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
