{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575807245108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575807245108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 15:14:04 2019 " "Processing started: Sun Dec 08 15:14:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575807245108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575807245108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw_2 -c hw_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw_2 -c hw_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575807245108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575807245601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start Start hw_2.v(4) " "Verilog HDL Declaration information at hw_2.v(4): object \"start\" differs only in case from object \"Start\" in the same scope" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575807245661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_2.v 1 1 " "Found 1 design units, including 1 entities, in source file hw_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw_2 " "Found entity 1: hw_2" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575807245662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575807245662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/burak topçu/downloads/tb_hw2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/burak topçu/downloads/tb_hw2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hw_2 " "Found entity 1: tb_hw_2" {  } { { "../../../Users/burak topçu/Downloads/tb_hw2.v" "" { Text "C:/Users/burak topçu/Downloads/tb_hw2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575807245666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575807245666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw_2 " "Elaborating entity \"hw_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575807245716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OUTR hw_2.v(12) " "Verilog HDL or VHDL warning at hw_2.v(12): object \"OUTR\" assigned a value but never read" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575807245717 "|hw_2"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem_ram hw_2.v(19) " "Verilog HDL warning at hw_2.v(19): initial value for variable mem_ram should be constant" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1575807245788 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(77) " "Verilog HDL assignment warning at hw_2.v(77): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807245789 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(81) " "Verilog HDL or VHDL warning at the hw_2.v(81): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 81 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807245789 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(82) " "Verilog HDL assignment warning at hw_2.v(82): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807245816 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(83) " "Verilog HDL assignment warning at hw_2.v(83): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807245816 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(90) " "Verilog HDL assignment warning at hw_2.v(90): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807245817 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(116) " "Verilog HDL assignment warning at hw_2.v(116): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807245818 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(122) " "Verilog HDL assignment warning at hw_2.v(122): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807245818 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(152) " "Verilog HDL assignment warning at hw_2.v(152): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807245819 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(158) " "Verilog HDL assignment warning at hw_2.v(158): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807245938 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(162) " "Verilog HDL assignment warning at hw_2.v(162): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807245939 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 hw_2.v(209) " "Verilog HDL assignment warning at hw_2.v(209): truncated value with size 32 to match size of target (16)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807246706 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(216) " "Verilog HDL assignment warning at hw_2.v(216): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807246706 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(224) " "Verilog HDL assignment warning at hw_2.v(224): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807246706 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(232) " "Verilog HDL assignment warning at hw_2.v(232): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807246706 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(240) " "Verilog HDL assignment warning at hw_2.v(240): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807246706 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(256) " "Verilog HDL or VHDL warning at the hw_2.v(256): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 256 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807246707 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(257) " "Verilog HDL assignment warning at hw_2.v(257): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807246725 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(269) " "Verilog HDL or VHDL warning at the hw_2.v(269): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 269 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807246725 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(270) " "Verilog HDL assignment warning at hw_2.v(270): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807246743 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(283) " "Verilog HDL or VHDL warning at the hw_2.v(283): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 283 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807246743 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(284) " "Verilog HDL assignment warning at hw_2.v(284): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807246761 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(306) " "Verilog HDL assignment warning at hw_2.v(306): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807247013 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(315) " "Verilog HDL assignment warning at hw_2.v(315): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807247174 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(316) " "Verilog HDL assignment warning at hw_2.v(316): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807247174 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(328) " "Verilog HDL or VHDL warning at the hw_2.v(328): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 328 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807247293 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(329) " "Verilog HDL assignment warning at hw_2.v(329): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807247315 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 hw_2.v(333) " "Verilog HDL assignment warning at hw_2.v(333): truncated value with size 32 to match size of target (16)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807247315 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(334) " "Verilog HDL assignment warning at hw_2.v(334): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807247315 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(341) " "Verilog HDL assignment warning at hw_2.v(341): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807247432 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(350) " "Verilog HDL or VHDL warning at the hw_2.v(350): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 350 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807249075 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 hw_2.v(350) " "Verilog HDL assignment warning at hw_2.v(350): truncated value with size 16 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249096 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(351) " "Verilog HDL assignment warning at hw_2.v(351): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249096 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(356) " "Verilog HDL or VHDL warning at the hw_2.v(356): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 356 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807249096 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(357) " "Verilog HDL assignment warning at hw_2.v(357): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249116 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(369) " "Verilog HDL or VHDL warning at the hw_2.v(369): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 369 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807249117 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(370) " "Verilog HDL assignment warning at hw_2.v(370): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249136 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(383) " "Verilog HDL or VHDL warning at the hw_2.v(383): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 383 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807249136 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(384) " "Verilog HDL assignment warning at hw_2.v(384): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249158 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(406) " "Verilog HDL assignment warning at hw_2.v(406): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249451 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(414) " "Verilog HDL assignment warning at hw_2.v(414): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249688 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(415) " "Verilog HDL assignment warning at hw_2.v(415): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249689 "|hw_2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "hw_2.v(427) " "Verilog HDL or VHDL warning at the hw_2.v(427): index expression is not wide enough to address all of the elements in the array" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 427 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1575807249911 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(428) " "Verilog HDL assignment warning at hw_2.v(428): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249930 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 hw_2.v(432) " "Verilog HDL assignment warning at hw_2.v(432): truncated value with size 32 to match size of target (16)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249930 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw_2.v(433) " "Verilog HDL assignment warning at hw_2.v(433): truncated value with size 32 to match size of target (4)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807249930 "|hw_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hw_2.v(440) " "Verilog HDL assignment warning at hw_2.v(440): truncated value with size 32 to match size of target (12)" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1575807250074 "|hw_2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_1 hw_2.v(7) " "Output port \"out_1\" at hw_2.v(7) has no driver" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575807258862 "|hw_2"}
{ "Warning" "WSGN_EMPTY_SHELL" "hw_2 " "Entity \"hw_2\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1575807259191 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[0\] GND " "Pin \"out_1\[0\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575807259681 "|hw_2|out_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[1\] GND " "Pin \"out_1\[1\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575807259681 "|hw_2|out_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[2\] GND " "Pin \"out_1\[2\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575807259681 "|hw_2|out_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[3\] GND " "Pin \"out_1\[3\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575807259681 "|hw_2|out_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[4\] GND " "Pin \"out_1\[4\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575807259681 "|hw_2|out_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[5\] GND " "Pin \"out_1\[5\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575807259681 "|hw_2|out_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[6\] GND " "Pin \"out_1\[6\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575807259681 "|hw_2|out_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_1\[7\] GND " "Pin \"out_1\[7\]\" is stuck at GND" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575807259681 "|hw_2|out_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575807259681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ee314/ee314/hw_2/output_files/hw_2.map.smsg " "Generated suppressed messages file C:/ee314/ee314/hw_2/output_files/hw_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575807259779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575807259977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807259977 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[0\] " "No output dependent on input pin \"inp_1\[0\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|inp_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[1\] " "No output dependent on input pin \"inp_1\[1\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|inp_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[2\] " "No output dependent on input pin \"inp_1\[2\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|inp_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[3\] " "No output dependent on input pin \"inp_1\[3\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|inp_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[4\] " "No output dependent on input pin \"inp_1\[4\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|inp_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[5\] " "No output dependent on input pin \"inp_1\[5\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|inp_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[6\] " "No output dependent on input pin \"inp_1\[6\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|inp_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inp_1\[7\] " "No output dependent on input pin \"inp_1\[7\]\"" {  } { { "hw_2.v" "" { Text "C:/ee314/ee314/hw_2/hw_2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575807260065 "|hw_2|inp_1[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575807260065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575807260066 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575807260066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575807260066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6089 " "Peak virtual memory: 6089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575807260233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 15:14:20 2019 " "Processing ended: Sun Dec 08 15:14:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575807260233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575807260233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575807260233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575807260233 ""}
