// Seed: 496025710
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4
    , id_14,
    input uwire id_5,
    input uwire id_6
    , id_15,
    input tri id_7,
    input wand id_8,
    output wire id_9,
    output wor id_10,
    output supply0 id_11,
    input supply1 id_12
);
  always
  `define pp_16 0
  wand id_17;
  wire id_18;
  supply1 id_19, id_20, id_21, id_22 = id_17;
  assign id_17 = 1;
  module_0();
endmodule
