{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731584139447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731584139457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 06:35:39 2024 " "Processing started: Thu Nov 14 06:35:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731584139457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584139457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rfid -c rfid " "Command: quartus_map --read_settings_files=on --write_settings_files=off rfid -c rfid" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584139457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731584140108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731584140108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.v(26) " "Verilog HDL information at spi.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/spi.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731584151104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.v(91) " "Verilog HDL information at spi.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/spi.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731584151105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/spi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584151108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584151108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfid.v 4 4 " "Found 4 design units, including 4 entities, in source file rfid.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfid " "Found entity 1: rfid" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584151124 ""} { "Info" "ISGN_ENTITY_NAME" "2 rfid_formatRegAddr " "Found entity 2: rfid_formatRegAddr" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584151124 ""} { "Info" "ISGN_ENTITY_NAME" "3 rfid_writeReg " "Found entity 3: rfid_writeReg" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584151124 ""} { "Info" "ISGN_ENTITY_NAME" "4 rfid_obtainUID " "Found entity 4: rfid_obtainUID" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584151124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584151124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfid_formatregaddr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rfid_formatregaddr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfid_formatRegAddr_tb " "Found entity 1: rfid_formatRegAddr_tb" {  } { { "rfid_formatRegAddr_tb.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid_formatRegAddr_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584151141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584151141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfid_writereg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rfid_writereg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfid_writeReg_tb " "Found entity 1: rfid_writeReg_tb" {  } { { "rfid_writeReg_tb.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid_writeReg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731584151159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584151159 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rfid rfid.v(22) " "Verilog HDL Parameter Declaration warning at rfid.v(22): Parameter Declaration in module \"rfid\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731584151160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rfid rfid.v(23) " "Verilog HDL Parameter Declaration warning at rfid.v(23): Parameter Declaration in module \"rfid\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731584151160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rfid rfid.v(24) " "Verilog HDL Parameter Declaration warning at rfid.v(24): Parameter Declaration in module \"rfid\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731584151160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rfid rfid.v(27) " "Verilog HDL Parameter Declaration warning at rfid.v(27): Parameter Declaration in module \"rfid\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731584151160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rfid rfid.v(28) " "Verilog HDL Parameter Declaration warning at rfid.v(28): Parameter Declaration in module \"rfid\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731584151160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rfid rfid.v(29) " "Verilog HDL Parameter Declaration warning at rfid.v(29): Parameter Declaration in module \"rfid\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731584151160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rfid rfid.v(30) " "Verilog HDL Parameter Declaration warning at rfid.v(30): Parameter Declaration in module \"rfid\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731584151160 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rfid rfid.v(31) " "Verilog HDL Parameter Declaration warning at rfid.v(31): Parameter Declaration in module \"rfid\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731584151160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rfid " "Elaborating entity \"rfid\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731584151194 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mosi rfid.v(12) " "Output port \"mosi\" at rfid.v(12) has no driver" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731584151196 "|rfid"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_spi rfid.v(13) " "Output port \"clk_spi\" at rfid.v(13) has no driver" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731584151196 "|rfid"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cs rfid.v(19) " "Output port \"cs\" at rfid.v(19) has no driver" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731584151196 "|rfid"}
{ "Warning" "WSGN_EMPTY_SHELL" "rfid " "Entity \"rfid\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1731584151197 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mosi GND " "Pin \"mosi\" is stuck at GND" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731584151606 "|rfid|mosi"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_spi GND " "Pin \"clk_spi\" is stuck at GND" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731584151606 "|rfid|clk_spi"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs GND " "Pin \"cs\" is stuck at GND" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731584151606 "|rfid|cs"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731584151606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/output_files/rfid.map.smsg " "Generated suppressed messages file C:/Github/FPGAEntryBurglarAlarmSystem/RFID/output_files/rfid.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584151655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731584151798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731584151798 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_system " "No output dependent on input pin \"reset_system\"" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731584151839 "|rfid|reset_system"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_system " "No output dependent on input pin \"clk_system\"" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731584151839 "|rfid|clk_system"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_transfer " "No output dependent on input pin \"start_transfer\"" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731584151839 "|rfid|start_transfer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "get_uid " "No output dependent on input pin \"get_uid\"" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731584151839 "|rfid|get_uid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "miso " "No output dependent on input pin \"miso\"" {  } { { "rfid.v" "" { Text "C:/Github/FPGAEntryBurglarAlarmSystem/RFID/rfid.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731584151839 "|rfid|miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731584151839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731584151839 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731584151839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731584151839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731584151865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 06:35:51 2024 " "Processing ended: Thu Nov 14 06:35:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731584151865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731584151865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731584151865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731584151865 ""}
