/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [18:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [27:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [26:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [6:0] celloutsig_0_36z;
  wire [12:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [16:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_51z;
  wire [6:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_93z;
  reg [2:0] celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [30:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire [26:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_7z[2] ? celloutsig_0_7z[4] : celloutsig_0_0z[1]);
  assign celloutsig_1_1z = !(celloutsig_1_0z[6] ? celloutsig_1_0z[5] : in_data[107]);
  assign celloutsig_1_5z = !(celloutsig_1_4z[14] ? celloutsig_1_4z[14] : celloutsig_1_0z[6]);
  assign celloutsig_0_30z = !(celloutsig_0_23z[5] ? celloutsig_0_21z : celloutsig_0_28z[2]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[1] | celloutsig_1_0z[1]);
  assign celloutsig_1_10z = ~(celloutsig_1_9z | celloutsig_1_1z);
  assign celloutsig_0_1z = ~(in_data[79] | in_data[57]);
  assign celloutsig_0_22z = ~(celloutsig_0_16z | celloutsig_0_16z);
  assign celloutsig_0_31z = ~(celloutsig_0_9z | celloutsig_0_28z[0]);
  assign celloutsig_0_42z = celloutsig_0_16z | ~(celloutsig_0_6z);
  assign celloutsig_0_19z = celloutsig_0_18z | ~(celloutsig_0_4z[1]);
  assign celloutsig_0_3z = in_data[43] | celloutsig_0_0z[10];
  assign celloutsig_0_43z = celloutsig_0_41z[2] | celloutsig_0_26z;
  assign celloutsig_0_38z = celloutsig_0_5z ^ celloutsig_0_7z[5];
  assign celloutsig_1_9z = celloutsig_1_8z[1] ^ in_data[173];
  assign celloutsig_0_13z = celloutsig_0_2z[17] ^ celloutsig_0_1z;
  assign celloutsig_0_16z = celloutsig_0_14z[1] ^ celloutsig_0_4z[1];
  assign celloutsig_0_27z = in_data[33] ^ celloutsig_0_14z[4];
  assign celloutsig_0_8z = { celloutsig_0_4z[2], celloutsig_0_3z, celloutsig_0_7z } & { celloutsig_0_7z[4:0], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_15z = celloutsig_1_7z[9:4] & { celloutsig_1_12z[2], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_46z = { celloutsig_0_11z[1], celloutsig_0_8z, celloutsig_0_42z, celloutsig_0_14z } / { 1'h1, celloutsig_0_0z[17:2] };
  assign celloutsig_1_8z = in_data[166:163] / { 1'h1, celloutsig_1_6z[4:3], celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_0z[12:5] == celloutsig_0_2z[7:0];
  assign celloutsig_1_16z = celloutsig_1_13z[18:6] == { celloutsig_1_15z[2], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_2z[15:8], celloutsig_0_11z } == { in_data[57:54], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_16z } == { celloutsig_0_10z[8:4], celloutsig_0_9z };
  assign celloutsig_0_20z = { celloutsig_0_2z[12:4], celloutsig_0_17z } == in_data[78:69];
  assign celloutsig_1_18z = { celloutsig_1_6z[4:0], celloutsig_1_2z } > { celloutsig_1_13z[3:2], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_16z };
  assign celloutsig_0_4z = celloutsig_0_2z[11:9] % { 1'h1, celloutsig_0_0z[7:6] };
  assign celloutsig_0_52z = { celloutsig_0_33z[5:0], celloutsig_0_31z } % { 1'h1, celloutsig_0_32z[5:2], celloutsig_0_43z, celloutsig_0_22z };
  assign celloutsig_1_3z = in_data[151:147] % { 1'h1, in_data[125:124], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_2z[14:10] % { 1'h1, celloutsig_0_8z[4:1] };
  assign celloutsig_0_33z = { celloutsig_0_7z[6:1], celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_1z } * { celloutsig_0_15z[11:4], celloutsig_0_27z };
  assign celloutsig_0_36z = { celloutsig_0_8z[5:2], celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_30z } * celloutsig_0_0z[11:5];
  assign celloutsig_0_7z = celloutsig_0_0z[18:12] * celloutsig_0_2z[8:2];
  assign celloutsig_0_93z = { celloutsig_0_37z[5:3], celloutsig_0_52z } * celloutsig_0_46z[16:7];
  assign celloutsig_0_10z = { celloutsig_0_2z[2], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z } * celloutsig_0_2z[13:5];
  assign celloutsig_1_11z = { in_data[148:123], celloutsig_1_3z } * { celloutsig_1_6z[0], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_15z = { in_data[51:25], celloutsig_0_3z } * { celloutsig_0_0z[14:6], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_6z = celloutsig_1_1z ? { celloutsig_1_2z, celloutsig_1_3z } : { in_data[140:136], celloutsig_1_2z };
  assign celloutsig_0_28z = celloutsig_0_16z ? { celloutsig_0_7z[3:1], celloutsig_0_11z } : in_data[36:29];
  assign celloutsig_0_21z = celloutsig_0_0z[18:8] != celloutsig_0_15z[16:6];
  assign celloutsig_0_26z = celloutsig_0_8z[3:0] != { in_data[86:84], celloutsig_0_22z };
  assign celloutsig_0_51z = - { celloutsig_0_15z[15:5], celloutsig_0_38z, celloutsig_0_43z };
  assign celloutsig_1_7z = - { celloutsig_1_3z[4:1], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_12z = - celloutsig_1_11z[18:5];
  assign celloutsig_1_13z = - { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z[9:6], celloutsig_0_3z } !== in_data[34:30];
  assign celloutsig_0_41z = ~ celloutsig_0_37z[10:7];
  assign celloutsig_0_14z = ~ { celloutsig_0_11z[3:1], celloutsig_0_4z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_7z[7:2], celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_8z[3:1], celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_32z = { in_data[18:15], celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_3z } << { in_data[84:82], celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_22z };
  assign celloutsig_0_37z = { celloutsig_0_36z[6:2], celloutsig_0_27z, celloutsig_0_32z } <<< celloutsig_0_2z[14:2];
  assign celloutsig_0_2z = celloutsig_0_0z[17:0] <<< in_data[57:40];
  assign celloutsig_1_0z = in_data[119:108] >>> in_data[140:129];
  assign celloutsig_1_4z = { celloutsig_1_0z[9:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z } >>> { in_data[158:148], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[29:11] - in_data[58:40];
  always_latch
    if (clkin_data[32]) celloutsig_0_94z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_94z = celloutsig_0_51z[9:7];
  always_latch
    if (!clkin_data[64]) celloutsig_0_23z = 27'h0000000;
    else if (!celloutsig_1_19z) celloutsig_0_23z = { celloutsig_0_15z[27:3], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_14z = ~((celloutsig_1_8z[0] & celloutsig_1_12z[13]) | (celloutsig_1_11z[8] & celloutsig_1_5z));
  assign { out_data[128], out_data[96], out_data[41:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
