Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec  7 16:24:44 2020
| Host         : l2study running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.465        0.000                      0                 5443        0.018        0.000                      0                 5443        3.000        0.000                       0                  2265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                  ------------                 ----------      --------------
VIRTUAL_clk100hz_ssd   {0.000 4999999.888}          9999999.776     0.000           
sys_clk_pin            {0.000 5.000}                10.000          100.000         
  CLKFBIN              {0.000 25.000}               50.000          20.000          
  s_clk_20mhz          {0.000 25.000}               50.000          20.000          
    clk100hz_ssd       {0.000 4999999.888}          9999999.776     0.000           
    genclk5mhz         {0.000 100.000}              200.000         5.000           
    genclk625khz       {0.000 800.000}              1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}               135.640         7.372           
wiz_20mhz_virt_in      {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}               50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}               135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}               135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              3.000         0.000                       0                     1  
  CLKFBIN                                                                                                                                                               48.751         0.000                       0                     2  
  s_clk_20mhz           25.142         0.000                      0                 5314         0.018         0.000                      0                 5314        24.500         0.000                       0                  2215  
    clk100hz_ssd   9999998.000         0.000                      0                    8         0.256         0.000                      0                    8   4999999.000         0.000                       0                     8  
  s_clk_7_37mhz        132.350         0.000                      0                   69         0.162         0.000                      0                   69        67.320         0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                    WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                    -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk100hz_ssd           VIRTUAL_clk100hz_ssd    9999961.000         0.000                      0                    8         0.552         0.000                      0                    8  
clk100hz_ssd           s_clk_20mhz                  47.948         0.000                      0                    2         0.254         0.000                      0                    2  
genclk5mhz             s_clk_20mhz                  47.694         0.000                      0                    2         0.270         0.000                      0                    2  
genclk625khz           s_clk_20mhz                  47.840         0.000                      0                    2         0.232         0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                  19.465         0.000                      0                   11        15.632         0.000                      0                   11  
s_clk_20mhz            clk100hz_ssd            9950047.000         0.000                      0                   15         0.194         0.000                      0                   15  
s_clk_20mhz            wiz_20mhz_virt_out           29.677         0.000                      0                   22         2.409         0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       106.989         0.000                      0                    1         1.287         0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             40.336        0.000                      0                    3        2.675        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       25.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.142ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        24.611ns  (logic 8.477ns (34.444%)  route 16.134ns (65.556%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 55.762 - 50.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.551     6.118    s_clk_20mhz_BUFG
    SLICE_X38Y53         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     6.636 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=19, routed)          1.102     7.738    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124     7.862 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.529     8.392    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.972 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.972    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_31/O[0]
                         net (fo=14, routed)          0.996    10.190    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X38Y61         LUT5 (Prop_lut5_I4_O)        0.299    10.489 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.489    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_153_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.022 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.022    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_135_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.467    11.728    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_105_n_5
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.301    12.029 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.986    13.014    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_106_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.152    13.166 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48/O
                         net (fo=2, routed)           0.297    13.463    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.332    13.795 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    13.795    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_52_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_16_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/O[3]
                         net (fo=15, routed)          1.314    15.972    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_4
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.334    16.306 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_39/O
                         net (fo=1, routed)           0.473    16.779    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_39_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    17.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.756 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    18.740    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_7
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.323    19.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_7/O
                         net (fo=1, routed)           0.623    19.686    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.673    20.359 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.195    21.554    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X33Y69         LUT4 (Prop_lut4_I3_O)        0.357    21.911 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.512    22.423    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.326    22.749 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.464    23.212    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_26_n_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.336 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.844    24.180    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.150    24.330 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.515    24.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_8_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I3_O)        0.328    25.172 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.614    25.787    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    25.911 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1/O
                         net (fo=8, routed)           0.877    26.788    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I2_O)        0.124    26.912 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2/O
                         net (fo=1, routed)           1.934    28.846    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2_n_0
    SLICE_X12Y50         LUT3 (Prop_lut3_I1_O)        0.146    28.992 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0/O
                         net (fo=2, routed)           1.410    30.401    s_adxl_txt_ascii_line1[91]
    SLICE_X14Y68         LUT6 (Prop_lut6_I1_O)        0.328    30.729 r  s_uart_dat_ascii_line[235]_i_1/O
                         net (fo=1, routed)           0.000    30.729    s_uart_dat_ascii_line[235]_i_1_n_0
    SLICE_X14Y68         FDRE                                         r  s_uart_dat_ascii_line_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.427    55.762    s_clk_20mhz_BUFG
    SLICE_X14Y68         FDRE                                         r  s_uart_dat_ascii_line_reg[235]/C
                         clock pessimism              0.240    56.002    
                         clock uncertainty           -0.210    55.793    
    SLICE_X14Y68         FDRE (Setup_fdre_C_D)        0.079    55.872    s_uart_dat_ascii_line_reg[235]
  -------------------------------------------------------------------
                         required time                         55.872    
                         arrival time                         -30.729    
  -------------------------------------------------------------------
                         slack                                 25.142    

Slack (MET) :             25.288ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        24.467ns  (logic 8.477ns (34.646%)  route 15.990ns (65.354%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.762ns = ( 55.762 - 50.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.551     6.118    s_clk_20mhz_BUFG
    SLICE_X38Y53         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     6.636 f  s_hex_3axis_temp_measurements_display_reg[56]/Q
                         net (fo=19, routed)          1.102     7.738    u_adxl362_readings_to_ascii/i_3axis_temp[56]
    SLICE_X37Y63         LUT1 (Prop_lut1_I0_O)        0.124     7.862 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.529     8.392    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_5_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.972 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.972    u_adxl362_readings_to_ascii/o_txt_ascii_line1[78]_INST_0_i_4_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[104]_INST_0_i_31/O[0]
                         net (fo=14, routed)          0.996    10.190    u_adxl362_readings_to_ascii/s_txt_xaxis_u160[5]
    SLICE_X38Y61         LUT5 (Prop_lut5_I4_O)        0.299    10.489 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_153/O
                         net (fo=1, routed)           0.000    10.489    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_153_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.022 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.022    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_135_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.467    11.728    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_105_n_5
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.301    12.029 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.986    13.014    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_106_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.152    13.166 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48/O
                         net (fo=2, routed)           0.297    13.463    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_48_n_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I0_O)        0.332    13.795 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    13.795    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_52_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.345 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.345    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_16_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/O[3]
                         net (fo=15, routed)          1.314    15.972    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_4
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.334    16.306 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_39/O
                         net (fo=1, routed)           0.473    16.779    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_39_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    17.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_10_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.756 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    18.740    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_2_n_7
    SLICE_X36Y66         LUT4 (Prop_lut4_I0_O)        0.323    19.063 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_7/O
                         net (fo=1, routed)           0.623    19.686    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.673    20.359 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.195    21.554    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X33Y69         LUT4 (Prop_lut4_I3_O)        0.357    21.911 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.512    22.423    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I0_O)        0.326    22.749 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.464    23.212    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_26_n_0
    SLICE_X36Y68         LUT2 (Prop_lut2_I0_O)        0.124    23.336 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.844    24.180    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[5]
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.150    24.330 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.515    24.844    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_8_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I3_O)        0.328    25.172 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.614    25.787    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124    25.911 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1/O
                         net (fo=8, routed)           0.877    26.788    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_1_n_0
    SLICE_X31Y69         LUT5 (Prop_lut5_I2_O)        0.124    26.912 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2/O
                         net (fo=1, routed)           1.934    28.846    u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0_i_2_n_0
    SLICE_X12Y50         LUT3 (Prop_lut3_I1_O)        0.146    28.992 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[91]_INST_0/O
                         net (fo=2, routed)           1.266    30.258    s_adxl_txt_ascii_line1[91]
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.328    30.586 r  s_cls_txt_ascii_line1[91]_i_1/O
                         net (fo=1, routed)           0.000    30.586    s_cls_txt_ascii_line1[91]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  s_cls_txt_ascii_line1_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.427    55.762    s_clk_20mhz_BUFG
    SLICE_X12Y68         FDRE                                         r  s_cls_txt_ascii_line1_reg[91]/C
                         clock pessimism              0.240    56.002    
                         clock uncertainty           -0.210    55.793    
    SLICE_X12Y68         FDRE (Setup_fdre_C_D)        0.081    55.874    s_cls_txt_ascii_line1_reg[91]
  -------------------------------------------------------------------
                         required time                         55.874    
                         arrival time                         -30.586    
  -------------------------------------------------------------------
                         slack                                 25.288    

Slack (MET) :             26.885ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.794ns  (logic 7.577ns (33.241%)  route 15.217ns (66.759%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 55.765 - 50.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.572     6.140    s_clk_20mhz_BUFG
    SLICE_X15Y49         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     6.596 r  s_hex_3axis_temp_measurements_display_reg[23]/Q
                         net (fo=182, routed)         4.004    10.600    u_adxl362_readings_to_ascii/i_3axis_temp[23]
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.124    10.724 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    10.724    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.122 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.122    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.236 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.236    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.475 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.531    12.005    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105_n_5
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.302    12.307 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.816    13.124    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.152    13.276 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48/O
                         net (fo=2, routed)           0.553    13.829    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.348    14.177 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    14.177    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.727 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.727    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.841 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.841    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.955    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.289 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44/O[1]
                         net (fo=11, routed)          1.123    16.411    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44_n_6
    SLICE_X32Y58         LUT3 (Prop_lut3_I1_O)        0.331    16.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.327    17.069    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    17.791 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.791    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.114 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.806    18.920    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_6
    SLICE_X28Y59         LUT4 (Prop_lut4_I0_O)        0.332    19.252 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.572    19.824    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.647    20.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.105    21.575    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.357    21.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.193    22.126    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.326    22.452 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.818    23.270    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.152    23.422 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.589    24.010    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[5]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.318    24.328 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.468    24.796    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I3_O)        0.328    25.124 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.500    25.624    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I3_O)        0.124    25.748 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1/O
                         net (fo=8, routed)           0.810    26.558    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.124    26.682 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_2/O
                         net (fo=2, routed)           0.846    27.528    u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_2_n_0
    SLICE_X28Y62         LUT4 (Prop_lut4_I1_O)        0.124    27.652 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[89]_INST_0/O
                         net (fo=2, routed)           1.158    28.810    s_adxl_txt_ascii_line2[89]
    SLICE_X15Y66         LUT6 (Prop_lut6_I5_O)        0.124    28.934 r  s_cls_txt_ascii_line2[89]_i_1/O
                         net (fo=1, routed)           0.000    28.934    s_cls_txt_ascii_line2[89]_i_1_n_0
    SLICE_X15Y66         FDRE                                         r  s_cls_txt_ascii_line2_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.430    55.765    s_clk_20mhz_BUFG
    SLICE_X15Y66         FDRE                                         r  s_cls_txt_ascii_line2_reg[89]/C
                         clock pessimism              0.232    55.997    
                         clock uncertainty           -0.210    55.788    
    SLICE_X15Y66         FDRE (Setup_fdre_C_D)        0.031    55.819    s_cls_txt_ascii_line2_reg[89]
  -------------------------------------------------------------------
                         required time                         55.819    
                         arrival time                         -28.934    
  -------------------------------------------------------------------
                         slack                                 26.885    

Slack (MET) :             27.027ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.698ns  (logic 7.807ns (34.395%)  route 14.891ns (65.605%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.766ns = ( 55.766 - 50.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.572     6.140    s_clk_20mhz_BUFG
    SLICE_X15Y49         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     6.596 r  s_hex_3axis_temp_measurements_display_reg[23]/Q
                         net (fo=182, routed)         4.004    10.600    u_adxl362_readings_to_ascii/i_3axis_temp[23]
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.124    10.724 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    10.724    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.122 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.122    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.236 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.236    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.475 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.531    12.005    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105_n_5
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.302    12.307 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.816    13.124    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.152    13.276 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48/O
                         net (fo=2, routed)           0.553    13.829    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.348    14.177 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    14.177    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.727 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.727    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.841 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.841    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.955    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.289 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44/O[1]
                         net (fo=11, routed)          1.123    16.411    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44_n_6
    SLICE_X32Y58         LUT3 (Prop_lut3_I1_O)        0.331    16.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.327    17.069    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    17.791 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.791    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.114 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.806    18.920    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_6
    SLICE_X28Y59         LUT4 (Prop_lut4_I0_O)        0.332    19.252 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.572    19.824    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.647    20.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.105    21.575    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.357    21.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.193    22.126    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.326    22.452 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.818    23.270    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.152    23.422 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.589    24.010    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[5]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.318    24.328 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.468    24.796    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I3_O)        0.328    25.124 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.500    25.624    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I3_O)        0.124    25.748 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1/O
                         net (fo=8, routed)           0.810    26.558    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.124    26.682 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_2/O
                         net (fo=2, routed)           0.846    27.528    u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_2_n_0
    SLICE_X28Y62         LUT5 (Prop_lut5_I2_O)        0.152    27.680 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0/O
                         net (fo=2, routed)           0.833    28.512    s_adxl_txt_ascii_line2[90]
    SLICE_X14Y65         LUT6 (Prop_lut6_I5_O)        0.326    28.838 r  s_cls_txt_ascii_line2[90]_i_1/O
                         net (fo=1, routed)           0.000    28.838    s_cls_txt_ascii_line2[90]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  s_cls_txt_ascii_line2_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.431    55.766    s_clk_20mhz_BUFG
    SLICE_X14Y65         FDRE                                         r  s_cls_txt_ascii_line2_reg[90]/C
                         clock pessimism              0.232    55.998    
                         clock uncertainty           -0.210    55.789    
    SLICE_X14Y65         FDRE (Setup_fdre_C_D)        0.077    55.866    s_cls_txt_ascii_line2_reg[90]
  -------------------------------------------------------------------
                         required time                         55.866    
                         arrival time                         -28.838    
  -------------------------------------------------------------------
                         slack                                 27.027    

Slack (MET) :             27.124ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.635ns  (logic 8.332ns (36.810%)  route 14.303ns (63.190%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 55.770 - 50.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.622     6.189    s_clk_20mhz_BUFG
    SLICE_X6Y52          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.478     6.667 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=19, routed)          0.604     7.271    u_adxl362_readings_to_ascii/i_3axis_temp[8]
    SLICE_X6Y55          LUT1 (Prop_lut1_I0_O)        0.296     7.567 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.474     8.042    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.637    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.960 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_31/O[1]
                         net (fo=16, routed)          1.507    10.467    u_adxl362_readings_to_ascii/s_txt_temp_u160[6]
    SLICE_X4Y54          LUT5 (Prop_lut5_I1_O)        0.306    10.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    10.773    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.353 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.456    11.809    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_105_n_5
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.302    12.111 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_106/O
                         net (fo=3, routed)           1.090    13.200    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_106_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.150    13.350 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_48/O
                         net (fo=2, routed)           0.576    13.927    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_48_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I0_O)        0.328    14.255 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    14.255    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.805 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.805    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_16_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.919    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.232 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11/O[3]
                         net (fo=14, routed)          1.323    16.554    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11_n_4
    SLICE_X4Y61          LUT3 (Prop_lut3_I1_O)        0.306    16.860 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_80/O
                         net (fo=1, routed)           0.520    17.381    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_80_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.766 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.766    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_35_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.100 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.004    19.104    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_10_n_6
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.329    19.433 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28/O
                         net (fo=1, routed)           0.546    19.979    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.688    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.845 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.957    21.802    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X7Y61          LUT4 (Prop_lut4_I3_O)        0.355    22.157 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12/O
                         net (fo=4, routed)           0.340    22.497    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.326    22.823 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26/O
                         net (fo=4, routed)           0.461    23.284    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26_n_0
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.124    23.408 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_14/O
                         net (fo=3, routed)           0.852    24.261    u_adxl362_readings_to_ascii/s_dat_temp_m20[5]
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.148    24.409 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8/O
                         net (fo=4, routed)           0.851    25.260    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.328    25.588 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=7, routed)           0.627    26.215    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.124    26.339 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_4/O
                         net (fo=4, routed)           0.685    27.024    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_4_n_0
    SLICE_X8Y62          LUT5 (Prop_lut5_I1_O)        0.124    27.148 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[43]_INST_0_i_2/O
                         net (fo=1, routed)           0.670    27.818    u_adxl362_readings_to_ascii/o_txt_ascii_line2[43]_INST_0_i_2_n_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.124    27.942 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[43]_INST_0/O
                         net (fo=2, routed)           0.758    28.701    s_adxl_txt_ascii_line2[43]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.124    28.825 r  s_cls_txt_ascii_line2[43]_i_1/O
                         net (fo=1, routed)           0.000    28.825    s_cls_txt_ascii_line2[43]_i_1_n_0
    SLICE_X8Y59          FDRE                                         r  s_cls_txt_ascii_line2_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.435    55.770    s_clk_20mhz_BUFG
    SLICE_X8Y59          FDRE                                         r  s_cls_txt_ascii_line2_reg[43]/C
                         clock pessimism              0.311    56.081    
                         clock uncertainty           -0.210    55.872    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.077    55.949    s_cls_txt_ascii_line2_reg[43]
  -------------------------------------------------------------------
                         required time                         55.949    
                         arrival time                         -28.825    
  -------------------------------------------------------------------
                         slack                                 27.124    

Slack (MET) :             27.128ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.599ns  (logic 7.827ns (34.634%)  route 14.772ns (65.366%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 55.767 - 50.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.572     6.140    s_clk_20mhz_BUFG
    SLICE_X15Y49         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     6.596 r  s_hex_3axis_temp_measurements_display_reg[23]/Q
                         net (fo=182, routed)         4.004    10.600    u_adxl362_readings_to_ascii/i_3axis_temp[23]
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.124    10.724 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    10.724    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.122 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.122    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.236 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.236    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.475 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.531    12.005    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105_n_5
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.302    12.307 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.816    13.124    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.152    13.276 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48/O
                         net (fo=2, routed)           0.553    13.829    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.348    14.177 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    14.177    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.727 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.727    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.841 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.841    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.955    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.289 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44/O[1]
                         net (fo=11, routed)          1.123    16.411    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44_n_6
    SLICE_X32Y58         LUT3 (Prop_lut3_I1_O)        0.331    16.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.327    17.069    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    17.791 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.791    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.114 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.806    18.920    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_6
    SLICE_X28Y59         LUT4 (Prop_lut4_I0_O)        0.332    19.252 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.572    19.824    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.647    20.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.105    21.575    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.357    21.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.193    22.126    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.326    22.452 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.818    23.270    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.152    23.422 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.589    24.010    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[5]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.318    24.328 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.468    24.796    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I3_O)        0.328    25.124 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.609    25.733    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    25.857 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5/O
                         net (fo=4, routed)           0.602    26.459    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I0_O)        0.124    26.583 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2/O
                         net (fo=1, routed)           0.954    27.536    u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2_n_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.150    27.686 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0/O
                         net (fo=2, routed)           0.704    28.391    s_adxl_txt_ascii_line2[91]
    SLICE_X14Y63         LUT6 (Prop_lut6_I5_O)        0.348    28.739 r  s_cls_txt_ascii_line2[91]_i_1/O
                         net (fo=1, routed)           0.000    28.739    s_cls_txt_ascii_line2[91]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  s_cls_txt_ascii_line2_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.432    55.767    s_clk_20mhz_BUFG
    SLICE_X14Y63         FDRE                                         r  s_cls_txt_ascii_line2_reg[91]/C
                         clock pessimism              0.232    55.999    
                         clock uncertainty           -0.210    55.790    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.077    55.867    s_cls_txt_ascii_line2_reg[91]
  -------------------------------------------------------------------
                         required time                         55.867    
                         arrival time                         -28.739    
  -------------------------------------------------------------------
                         slack                                 27.128    

Slack (MET) :             27.178ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.553ns  (logic 7.807ns (34.616%)  route 14.746ns (65.384%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 55.767 - 50.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.572     6.140    s_clk_20mhz_BUFG
    SLICE_X15Y49         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     6.596 r  s_hex_3axis_temp_measurements_display_reg[23]/Q
                         net (fo=182, routed)         4.004    10.600    u_adxl362_readings_to_ascii/i_3axis_temp[23]
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.124    10.724 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    10.724    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.122 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.122    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.236 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.236    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.475 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.531    12.005    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105_n_5
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.302    12.307 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.816    13.124    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.152    13.276 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48/O
                         net (fo=2, routed)           0.553    13.829    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.348    14.177 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    14.177    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.727 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.727    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.841 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.841    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.955    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.289 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44/O[1]
                         net (fo=11, routed)          1.123    16.411    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44_n_6
    SLICE_X32Y58         LUT3 (Prop_lut3_I1_O)        0.331    16.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.327    17.069    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    17.791 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.791    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.114 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.806    18.920    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_6
    SLICE_X28Y59         LUT4 (Prop_lut4_I0_O)        0.332    19.252 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.572    19.824    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.647    20.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.105    21.575    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.357    21.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.193    22.126    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.326    22.452 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.818    23.270    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.152    23.422 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.589    24.010    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[5]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.318    24.328 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.468    24.796    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I3_O)        0.328    25.124 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.500    25.624    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I3_O)        0.124    25.748 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1/O
                         net (fo=8, routed)           0.810    26.558    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_1_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.124    26.682 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_2/O
                         net (fo=2, routed)           0.846    27.528    u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0_i_2_n_0
    SLICE_X28Y62         LUT5 (Prop_lut5_I2_O)        0.152    27.680 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[90]_INST_0/O
                         net (fo=2, routed)           0.687    28.367    s_adxl_txt_ascii_line2[90]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.326    28.693 r  s_uart_dat_ascii_line[106]_i_1/O
                         net (fo=1, routed)           0.000    28.693    s_uart_dat_ascii_line[106]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  s_uart_dat_ascii_line_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.432    55.767    s_clk_20mhz_BUFG
    SLICE_X14Y63         FDRE                                         r  s_uart_dat_ascii_line_reg[106]/C
                         clock pessimism              0.232    55.999    
                         clock uncertainty           -0.210    55.790    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.081    55.871    s_uart_dat_ascii_line_reg[106]
  -------------------------------------------------------------------
                         required time                         55.871    
                         arrival time                         -28.693    
  -------------------------------------------------------------------
                         slack                                 27.178    

Slack (MET) :             27.202ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.526ns  (logic 7.827ns (34.746%)  route 14.699ns (65.254%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 55.767 - 50.000 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.572     6.140    s_clk_20mhz_BUFG
    SLICE_X15Y49         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     6.596 r  s_hex_3axis_temp_measurements_display_reg[23]/Q
                         net (fo=182, routed)         4.004    10.600    u_adxl362_readings_to_ascii/i_3axis_temp[23]
    SLICE_X36Y53         LUT3 (Prop_lut3_I1_O)        0.124    10.724 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145/O
                         net (fo=1, routed)           0.000    10.724    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_145_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.122 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134/CO[3]
                         net (fo=1, routed)           0.000    11.122    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_134_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.236 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.236    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.475 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.531    12.005    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105_n_5
    SLICE_X34Y55         LUT6 (Prop_lut6_I5_O)        0.302    12.307 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.816    13.124    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106_n_0
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.152    13.276 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48/O
                         net (fo=2, routed)           0.553    13.829    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_48_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.348    14.177 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    14.177    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_52_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.727 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.727    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.841 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.841    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.955 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.955    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.289 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44/O[1]
                         net (fo=11, routed)          1.123    16.411    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_44_n_6
    SLICE_X32Y58         LUT3 (Prop_lut3_I1_O)        0.331    16.742 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.327    17.069    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    17.791 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.791    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.114 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.806    18.920    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_6
    SLICE_X28Y59         LUT4 (Prop_lut4_I0_O)        0.332    19.252 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.572    19.824    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.647    20.471 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           1.105    21.575    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X32Y60         LUT4 (Prop_lut4_I3_O)        0.357    21.932 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.193    22.126    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I0_O)        0.326    22.452 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.818    23.270    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X32Y59         LUT2 (Prop_lut2_I0_O)        0.152    23.422 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_14/O
                         net (fo=3, routed)           0.589    24.010    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[5]
    SLICE_X30Y60         LUT5 (Prop_lut5_I3_O)        0.318    24.328 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.468    24.796    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I3_O)        0.328    25.124 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.609    25.733    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.124    25.857 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5/O
                         net (fo=4, routed)           0.602    26.459    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I0_O)        0.124    26.583 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2/O
                         net (fo=1, routed)           0.954    27.536    u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2_n_0
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.150    27.686 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0/O
                         net (fo=2, routed)           0.632    28.318    s_adxl_txt_ascii_line2[91]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.348    28.666 r  s_uart_dat_ascii_line[107]_i_1/O
                         net (fo=1, routed)           0.000    28.666    s_uart_dat_ascii_line[107]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  s_uart_dat_ascii_line_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.432    55.767    s_clk_20mhz_BUFG
    SLICE_X14Y63         FDRE                                         r  s_uart_dat_ascii_line_reg[107]/C
                         clock pessimism              0.232    55.999    
                         clock uncertainty           -0.210    55.790    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)        0.079    55.869    s_uart_dat_ascii_line_reg[107]
  -------------------------------------------------------------------
                         required time                         55.869    
                         arrival time                         -28.666    
  -------------------------------------------------------------------
                         slack                                 27.202    

Slack (MET) :             27.203ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.560ns  (logic 8.460ns (37.500%)  route 14.100ns (62.500%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 55.770 - 50.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.622     6.189    s_clk_20mhz_BUFG
    SLICE_X6Y52          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.478     6.667 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=19, routed)          0.604     7.271    u_adxl362_readings_to_ascii/i_3axis_temp[8]
    SLICE_X6Y55          LUT1 (Prop_lut1_I0_O)        0.296     7.567 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.474     8.042    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.637    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.960 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_31/O[1]
                         net (fo=16, routed)          1.507    10.467    u_adxl362_readings_to_ascii/s_txt_temp_u160[6]
    SLICE_X4Y54          LUT5 (Prop_lut5_I1_O)        0.306    10.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    10.773    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.353 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.456    11.809    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_105_n_5
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.302    12.111 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_106/O
                         net (fo=3, routed)           1.090    13.200    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_106_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.150    13.350 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_48/O
                         net (fo=2, routed)           0.576    13.927    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_48_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I0_O)        0.328    14.255 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    14.255    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.805 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.805    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_16_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.919    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.232 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11/O[3]
                         net (fo=14, routed)          1.323    16.554    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11_n_4
    SLICE_X4Y61          LUT3 (Prop_lut3_I1_O)        0.306    16.860 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_80/O
                         net (fo=1, routed)           0.520    17.381    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_80_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.766 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.766    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_35_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.100 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.004    19.104    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_10_n_6
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.329    19.433 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28/O
                         net (fo=1, routed)           0.546    19.979    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.688    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.845 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.957    21.802    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X7Y61          LUT4 (Prop_lut4_I3_O)        0.355    22.157 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12/O
                         net (fo=4, routed)           0.340    22.497    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.326    22.823 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26/O
                         net (fo=4, routed)           0.461    23.284    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26_n_0
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.124    23.408 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_14/O
                         net (fo=3, routed)           0.852    24.261    u_adxl362_readings_to_ascii/s_dat_temp_m20[5]
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.148    24.409 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8/O
                         net (fo=4, routed)           0.851    25.260    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.328    25.588 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=7, routed)           1.274    26.862    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I2_O)        0.124    26.986 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0_i_1/O
                         net (fo=1, routed)           0.798    27.783    u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0_i_1_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I1_O)        0.152    27.935 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0/O
                         net (fo=2, routed)           0.466    28.402    s_adxl_txt_ascii_line2[42]
    SLICE_X8Y60          LUT6 (Prop_lut6_I1_O)        0.348    28.750 r  s_uart_dat_ascii_line[58]_i_1/O
                         net (fo=1, routed)           0.000    28.750    s_uart_dat_ascii_line[58]_i_1_n_0
    SLICE_X8Y60          FDRE                                         r  s_uart_dat_ascii_line_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.435    55.770    s_clk_20mhz_BUFG
    SLICE_X8Y60          FDRE                                         r  s_uart_dat_ascii_line_reg[58]/C
                         clock pessimism              0.311    56.081    
                         clock uncertainty           -0.210    55.872    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.081    55.953    s_uart_dat_ascii_line_reg[58]
  -------------------------------------------------------------------
                         required time                         55.953    
                         arrival time                         -28.750    
  -------------------------------------------------------------------
                         slack                                 27.203    

Slack (MET) :             27.229ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.530ns  (logic 8.460ns (37.549%)  route 14.070ns (62.451%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 55.770 - 50.000 ) 
    Source Clock Delay      (SCD):    6.189ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.622     6.189    s_clk_20mhz_BUFG
    SLICE_X6Y52          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.478     6.667 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=19, routed)          0.604     7.271    u_adxl362_readings_to_ascii/i_3axis_temp[8]
    SLICE_X6Y55          LUT1 (Prop_lut1_I0_O)        0.296     7.567 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5/O
                         net (fo=1, routed)           0.474     8.042    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_5_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.637 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.637    u_adxl362_readings_to_ascii/o_txt_ascii_line2[30]_INST_0_i_4_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.960 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[48]_INST_0_i_31/O[1]
                         net (fo=16, routed)          1.507    10.467    u_adxl362_readings_to_ascii/s_txt_temp_u160[6]
    SLICE_X4Y54          LUT5 (Prop_lut5_I1_O)        0.306    10.773 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    10.773    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_142_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.353 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.456    11.809    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_105_n_5
    SLICE_X6Y55          LUT6 (Prop_lut6_I5_O)        0.302    12.111 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_106/O
                         net (fo=3, routed)           1.090    13.200    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_106_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I4_O)        0.150    13.350 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_48/O
                         net (fo=2, routed)           0.576    13.927    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_48_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I0_O)        0.328    14.255 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    14.255    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_52_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.805 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.805    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_16_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.919    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_4_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.232 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11/O[3]
                         net (fo=14, routed)          1.323    16.554    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_11_n_4
    SLICE_X4Y61          LUT3 (Prop_lut3_I1_O)        0.306    16.860 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_80/O
                         net (fo=1, routed)           0.520    17.381    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_80_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.766 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.766    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_35_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.100 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_10/O[1]
                         net (fo=3, routed)           1.004    19.104    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_10_n_6
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.329    19.433 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28/O
                         net (fo=1, routed)           0.546    19.979    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_28_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    20.688 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.688    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_5_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.845 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.957    21.802    u_adxl362_readings_to_ascii/o_txt_ascii_line2[40]_INST_0_i_1_n_2
    SLICE_X7Y61          LUT4 (Prop_lut4_I3_O)        0.355    22.157 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12/O
                         net (fo=4, routed)           0.340    22.497    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_12_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.326    22.823 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26/O
                         net (fo=4, routed)           0.461    23.284    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_26_n_0
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.124    23.408 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_14/O
                         net (fo=3, routed)           0.852    24.261    u_adxl362_readings_to_ascii/s_dat_temp_m20[5]
    SLICE_X6Y63          LUT5 (Prop_lut5_I3_O)        0.148    24.409 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8/O
                         net (fo=4, routed)           0.851    25.260    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_8_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I3_O)        0.328    25.588 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9/O
                         net (fo=7, routed)           1.274    26.862    u_adxl362_readings_to_ascii/o_txt_ascii_line2[46]_INST_0_i_9_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I2_O)        0.124    26.986 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0_i_1/O
                         net (fo=1, routed)           0.798    27.783    u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0_i_1_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I1_O)        0.152    27.935 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[42]_INST_0/O
                         net (fo=2, routed)           0.437    28.372    s_adxl_txt_ascii_line2[42]
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.348    28.720 r  s_cls_txt_ascii_line2[42]_i_1/O
                         net (fo=1, routed)           0.000    28.720    s_cls_txt_ascii_line2[42]_i_1_n_0
    SLICE_X8Y60          FDRE                                         r  s_cls_txt_ascii_line2_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.435    55.770    s_clk_20mhz_BUFG
    SLICE_X8Y60          FDRE                                         r  s_cls_txt_ascii_line2_reg[42]/C
                         clock pessimism              0.311    56.081    
                         clock uncertainty           -0.210    55.872    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.077    55.949    s_cls_txt_ascii_line2_reg[42]
  -------------------------------------------------------------------
                         required time                         55.949    
                         arrival time                         -28.720    
  -------------------------------------------------------------------
                         slack                                 27.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.213ns (51.619%)  route 0.200ns (48.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.569     1.827    s_clk_20mhz_BUFG
    SLICE_X12Y49         FDRE                                         r  s_uart_dat_ascii_line_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.991 r  s_uart_dat_ascii_line_reg[168]/Q
                         net (fo=1, routed)           0.200     2.191    u_uart_tx_feed/i_dat_ascii_line[168]
    SLICE_X12Y51         LUT3 (Prop_lut3_I2_O)        0.049     2.240 r  u_uart_tx_feed/s_uart_line_aux[168]_i_1/O
                         net (fo=1, routed)           0.000     2.240    u_uart_tx_feed/s_uart_line_val[168]
    SLICE_X12Y51         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.833     2.369    u_uart_tx_feed/i_clk_20mhz
    SLICE_X12Y51         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[168]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.131     2.222    u_uart_tx_feed/s_uart_line_aux_reg[168]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.371%)  route 0.224ns (54.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.596     1.854    s_clk_20mhz_BUFG
    SLICE_X4Y49          FDRE                                         r  s_uart_dat_ascii_line_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.995 r  s_uart_dat_ascii_line_reg[37]/Q
                         net (fo=1, routed)           0.224     2.219    u_uart_tx_feed/i_dat_ascii_line[37]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.045     2.264 r  u_uart_tx_feed/s_uart_line_aux[37]_i_1/O
                         net (fo=1, routed)           0.000     2.264    u_uart_tx_feed/s_uart_line_val[37]
    SLICE_X3Y50          FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.863     2.399    u_uart_tx_feed/i_clk_20mhz
    SLICE_X3Y50          FDSE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[37]/C
                         clock pessimism             -0.278     2.121    
    SLICE_X3Y50          FDSE (Hold_fdse_C_D)         0.092     2.213    u_uart_tx_feed/s_uart_line_aux_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[163]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.634%)  route 0.230ns (52.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.569     1.827    s_clk_20mhz_BUFG
    SLICE_X12Y48         FDRE                                         r  s_uart_dat_ascii_line_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.991 r  s_uart_dat_ascii_line_reg[163]/Q
                         net (fo=1, routed)           0.230     2.221    u_uart_tx_feed/i_dat_ascii_line[163]
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.045     2.266 r  u_uart_tx_feed/s_uart_line_aux[163]_i_1/O
                         net (fo=1, routed)           0.000     2.266    u_uart_tx_feed/s_uart_line_val[163]
    SLICE_X12Y50         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.833     2.369    u_uart_tx_feed/i_clk_20mhz
    SLICE_X12Y50         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[163]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.121     2.212    u_uart_tx_feed/s_uart_line_aux_reg[163]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.142%)  route 0.199ns (60.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.560     1.818    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X36Y52         FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     1.946 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[47]/Q
                         net (fo=2, routed)           0.199     2.145    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[47]
    SLICE_X34Y52         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.827     2.364    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X34Y52         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[47]/C
                         clock pessimism             -0.283     2.081    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.007     2.088    u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.229ns (50.631%)  route 0.223ns (49.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X9Y48          FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.128     1.955 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[5]/Q
                         net (fo=2, routed)           0.223     2.179    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[5]
    SLICE_X8Y51          LUT3 (Prop_lut3_I2_O)        0.101     2.280 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[13]_i_1/O
                         net (fo=1, routed)           0.000     2.280    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_val0_in[13]
    SLICE_X8Y51          FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.833     2.369    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X8Y51          FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[13]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.131     2.222    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.393%)  route 0.257ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X9Y48          FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[16]/Q
                         net (fo=2, routed)           0.257     2.226    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[16]
    SLICE_X15Y51         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.833     2.369    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X15Y51         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[16]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.070     2.161    u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.342%)  route 0.233ns (58.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.596     1.854    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X6Y48          FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     2.018 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[1]/Q
                         net (fo=1, routed)           0.233     2.251    s_hex_3axis_temp_measurements_final[1]
    SLICE_X6Y52          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.861     2.397    s_clk_20mhz_BUFG
    SLICE_X6Y52          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[1]/C
                         clock pessimism             -0.278     2.119    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.063     2.182    s_hex_3axis_temp_measurements_display_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 s_uart_dat_ascii_line_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.642%)  route 0.272ns (59.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.569     1.827    s_clk_20mhz_BUFG
    SLICE_X13Y48         FDRE                                         r  s_uart_dat_ascii_line_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  s_uart_dat_ascii_line_reg[174]/Q
                         net (fo=1, routed)           0.272     2.240    u_uart_tx_feed/i_dat_ascii_line[174]
    SLICE_X12Y51         LUT3 (Prop_lut3_I2_O)        0.045     2.285 r  u_uart_tx_feed/s_uart_line_aux[174]_i_1/O
                         net (fo=1, routed)           0.000     2.285    u_uart_tx_feed/s_uart_line_val[174]
    SLICE_X12Y51         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.833     2.369    u_uart_tx_feed/i_clk_20mhz
    SLICE_X12Y51         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[174]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.121     2.212    u_uart_tx_feed/s_uart_line_aux_reg[174]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.309%)  route 0.253ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.596     1.854    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X6Y48          FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     2.018 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[8]/Q
                         net (fo=1, routed)           0.253     2.272    s_hex_3axis_temp_measurements_final[8]
    SLICE_X6Y52          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.861     2.397    s_clk_20mhz_BUFG
    SLICE_X6Y52          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
                         clock pessimism             -0.278     2.119    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.064     2.183    s_hex_3axis_temp_measurements_display_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.024%)  route 0.266ns (55.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.569     1.827    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X8Y49          FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.991 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[14]/Q
                         net (fo=2, routed)           0.266     2.257    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[14]
    SLICE_X8Y51          LUT3 (Prop_lut3_I2_O)        0.045     2.302 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[22]_i_1/O
                         net (fo=1, routed)           0.000     2.302    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_val0_in[22]
    SLICE_X8Y51          FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.833     2.369    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X8Y51          FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[22]/C
                         clock pessimism             -0.278     2.091    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.121     2.212    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y14     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y14     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y12     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y12     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y18     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X1Y13      u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y10      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y27     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y53     u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y53     u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y53     u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y53     u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y53     u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X53Y53     u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y35     u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y35     u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y35     u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.s_color_red_pwm_period_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y32     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_period_count_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999998.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  4999999.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.580ns (32.671%)  route 1.195ns (67.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.195     8.645    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.124     8.769 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.769    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.438 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.029 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.608ns (33.716%)  route 1.195ns (66.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.195     8.645    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.797 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.797    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.438 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.075 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.580ns (32.621%)  route 1.198ns (67.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.198     8.648    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.124     8.772 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.772    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.438 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.031 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.608ns (33.666%)  route 1.198ns (66.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.198     8.648    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.152     8.800 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.800    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.438 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.075 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.580ns (40.840%)  route 0.840ns (59.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.840     8.290    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.124     8.414 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.414    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.438 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.031 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.609ns (42.024%)  route 0.840ns (57.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.840     8.290    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.153     8.443 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.443    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.438 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.075 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.580ns (55.210%)  route 0.471ns (44.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.513ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.471     7.921    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.124     8.045 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.045    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.316 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.459 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)        0.031 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999999.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.580ns (45.375%)  route 0.698ns (54.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.513ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.698     8.148    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.124     8.272 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     8.272    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.316 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism              0.481 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.031 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                              9999999.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.590%)  route 0.175ns (48.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.175     2.451    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.045     2.496 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.496    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.174     2.737    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.588     2.148    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092     2.240    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.183ns (36.442%)  route 0.319ns (63.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.319     2.595    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.042     2.637 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.637    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.580     2.212    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     2.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.820%)  route 0.319ns (63.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.319     2.595    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.045     2.640 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.640    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.580     2.212    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.092     2.304    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.497%)  route 0.262ns (58.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.262     2.538    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.045     2.583 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     2.583    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.174     2.737    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.601     2.135    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.092     2.227    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.185ns (29.167%)  route 0.449ns (70.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.449     2.725    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.044     2.769 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.769    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.580     2.212    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     2.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.184ns (28.887%)  route 0.453ns (71.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.453     2.729    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.043     2.772 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.772    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.580     2.212    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     2.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.278%)  route 0.449ns (70.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.449     2.725    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.045     2.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.770    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.580     2.212    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.091     2.303    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.109%)  route 0.453ns (70.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.453     2.729    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.045     2.774 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.774    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.580     2.212    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.092     2.304    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.470    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100hz_ssd
Waveform(ns):       { 0.000 5000000.000 }
Period(ns):         10000000.000
Sources:            { u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X1Y80  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y80  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X1Y80  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y80  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y78  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.350ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.671ns (29.479%)  route 1.605ns (70.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 141.466 - 135.640 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.625     6.192    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     6.710 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.269     7.979    u_uart_tx_only/s_ce_baud_1x
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.153     8.132 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.337     8.469    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y18         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.491   141.466    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y18         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232   141.698    
                         clock uncertainty           -0.245   141.453    
    RAMB18_X0Y18         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.634   140.819    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        140.819    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                132.350    

Slack (MET) :             132.588ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.413%)  route 1.789ns (73.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 141.429 - 135.640 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.625     6.192    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     6.710 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.269     7.979    u_uart_tx_only/s_ce_baud_1x
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.103 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.520     8.623    u_uart_tx_only/s_data_aux
    SLICE_X9Y46          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.453   141.429    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y46          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/C
                         clock pessimism              0.232   141.661    
                         clock uncertainty           -0.245   141.416    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205   141.211    u_uart_tx_only/s_data_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.211    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                132.588    

Slack (MET) :             132.588ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.413%)  route 1.789ns (73.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 141.429 - 135.640 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.625     6.192    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     6.710 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.269     7.979    u_uart_tx_only/s_ce_baud_1x
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.103 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.520     8.623    u_uart_tx_only/s_data_aux
    SLICE_X9Y46          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.453   141.429    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y46          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.232   141.661    
                         clock uncertainty           -0.245   141.416    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205   141.211    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.211    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                132.588    

Slack (MET) :             132.588ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.413%)  route 1.789ns (73.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 141.429 - 135.640 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.625     6.192    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     6.710 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.269     7.979    u_uart_tx_only/s_ce_baud_1x
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.103 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.520     8.623    u_uart_tx_only/s_data_aux
    SLICE_X9Y46          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.453   141.429    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y46          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.232   141.661    
                         clock uncertainty           -0.245   141.416    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205   141.211    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.211    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                132.588    

Slack (MET) :             132.588ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 0.642ns (26.413%)  route 1.789ns (73.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 141.429 - 135.640 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.625     6.192    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     6.710 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           1.269     7.979    u_uart_tx_only/s_ce_baud_1x
    SLICE_X8Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.103 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.520     8.623    u_uart_tx_only/s_data_aux
    SLICE_X9Y46          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.453   141.429    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y46          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[6]/C
                         clock pessimism              0.232   141.661    
                         clock uncertainty           -0.245   141.416    
    SLICE_X9Y46          FDRE (Setup_fdre_C_CE)      -0.205   141.211    u_uart_tx_only/s_data_aux_reg[6]
  -------------------------------------------------------------------
                         required time                        141.211    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                132.588    

Slack (MET) :             132.712ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.456ns (22.883%)  route 1.537ns (77.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 141.430 - 135.640 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.621     6.188    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y53          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDPE (Prop_fdpe_C_Q)         0.456     6.644 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.537     8.181    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.454   141.430    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.232   141.662    
                         clock uncertainty           -0.245   141.417    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.524   140.893    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        140.893    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                132.712    

Slack (MET) :             132.712ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.456ns (22.883%)  route 1.537ns (77.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 141.430 - 135.640 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.621     6.188    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y53          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDPE (Prop_fdpe_C_Q)         0.456     6.644 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.537     8.181    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.454   141.430    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism              0.232   141.662    
                         clock uncertainty           -0.245   141.417    
    SLICE_X8Y47          FDRE (Setup_fdre_C_R)       -0.524   140.893    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                        140.893    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                132.712    

Slack (MET) :             132.806ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.634ns (30.532%)  route 1.443ns (69.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 141.497 - 135.640 ) 
    Source Clock Delay      (SCD):    6.192ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.625     6.192    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.518     6.710 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.874     7.584    u_uart_tx_only/s_ce_baud_1x
    SLICE_X8Y47          LUT2 (Prop_lut2_I0_O)        0.116     7.700 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.569     8.269    u_uart_tx_only/s_i_aux
    SLICE_X7Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.521   141.497    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.232   141.729    
                         clock uncertainty           -0.245   141.484    
    SLICE_X7Y47          FDRE (Setup_fdre_C_CE)      -0.409   141.075    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.075    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                132.806    

Slack (MET) :             132.807ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.456ns (22.883%)  route 1.537ns (77.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 141.430 - 135.640 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.621     6.188    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y53          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDPE (Prop_fdpe_C_Q)         0.456     6.644 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.537     8.181    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X9Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.454   141.430    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.232   141.662    
                         clock uncertainty           -0.245   141.417    
    SLICE_X9Y47          FDRE (Setup_fdre_C_R)       -0.429   140.988    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        140.988    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                132.807    

Slack (MET) :             132.807ns  (required time - arrival time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.456ns (22.883%)  route 1.537ns (77.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.790ns = ( 141.430 - 135.640 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.621     6.188    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y53          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDPE (Prop_fdpe_C_Q)         0.456     6.644 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          1.537     8.181    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X9Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418   137.058 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.220    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.303 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581   139.884    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   139.975 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.454   141.430    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.232   141.662    
                         clock uncertainty           -0.245   141.417    
    SLICE_X9Y47          FDRE (Setup_fdre_C_R)       -0.429   140.988    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        140.988    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                132.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.358%)  route 0.112ns (37.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.850    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.991 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.112     2.104    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[5]
    SLICE_X2Y50          LUT5 (Prop_lut5_I3_O)        0.045     2.149 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.149    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.863     2.399    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.532     1.866    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.120     1.986    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.755%)  route 0.349ns (71.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.847    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y53          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.988 r  u_reset_sync_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=22, routed)          0.349     2.338    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X7Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.867     2.403    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism             -0.278     2.125    
    SLICE_X7Y47          FDRE (Hold_fdre_C_R)        -0.018     2.107    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.524%)  route 0.176ns (55.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.846    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y57          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDPE (Prop_fdpe_C_Q)         0.141     1.987 r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/Q
                         net (fo=1, routed)           0.176     2.163    u_reset_sync_7_37mhz/p_0_in[9]
    SLICE_X4Y54          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.860     2.396    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X4Y54          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                         clock pessimism             -0.532     1.863    
    SLICE_X4Y54          FDPE (Hold_fdpe_C_D)         0.066     1.929    u_reset_sync_7_37mhz/s_rst_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.847    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y53          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.988 r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/Q
                         net (fo=1, routed)           0.158     2.147    u_reset_sync_7_37mhz/p_0_in[12]
    SLICE_X5Y53          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.860     2.396    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X5Y53          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                         clock pessimism             -0.548     1.847    
    SLICE_X5Y53          FDPE (Hold_fdpe_C_D)         0.061     1.908    u_reset_sync_7_37mhz/s_rst_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.512%)  route 0.397ns (65.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.850    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     2.014 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.397     2.411    u_uart_tx_only/s_ce_baud_1x
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.045     2.456 r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.456    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.839     2.375    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism             -0.278     2.097    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.120     2.217    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.209ns (34.286%)  route 0.401ns (65.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.850    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     2.014 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.401     2.415    u_uart_tx_only/s_ce_baud_1x
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.045     2.460 r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.460    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.839     2.375    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.278     2.097    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.121     2.218    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.910%)  route 0.140ns (40.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.827    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.991 r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=10, routed)          0.140     2.131    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X9Y47          LUT5 (Prop_lut5_I0_O)        0.045     2.176 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.176    u_uart_tx_only/s_i_aux[3]_i_2_n_0
    SLICE_X9Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.839     2.375    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y47          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.535     1.840    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.092     1.932    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.319%)  route 0.198ns (48.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.827    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y47          FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.991 f  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.198     2.190    u_uart_tx_only/s_i_val
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.045     2.235 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.235    u_uart_tx_only/so_uart_tx
    SLICE_X10Y47         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.839     2.375    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X10Y47         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.512     1.863    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.120     1.983    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.232ns (64.240%)  route 0.129ns (35.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.850    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.978 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.129     2.108    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X1Y50          LUT5 (Prop_lut5_I3_O)        0.104     2.212 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.212    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X1Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.863     2.399    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X1Y50          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.548     1.850    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.957    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.845    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X2Y64          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDPE (Prop_fdpe_C_Q)         0.164     2.009 r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.166     2.175    u_reset_sync_7_37mhz/p_0_in[4]
    SLICE_X2Y63          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.507    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.856     2.393    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X2Y63          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.532     1.860    
    SLICE_X2Y63          FDPE (Hold_fdpe_C_D)         0.059     1.919    u_reset_sync_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y18     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y54      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y53      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y53      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X5Y53      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y1  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y63      u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y63      u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y54      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y53      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y53      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y53      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y64      u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y63      u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X2Y63      u_reset_sync_7_37mhz/s_rst_shift_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  VIRTUAL_clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999961.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 3.962ns (60.361%)  route 2.602ns (39.639%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -6.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           2.602    10.052    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         3.506    13.557 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.557    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 3.984ns (63.316%)  route 2.308ns (36.684%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.506     7.141    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     7.597 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           2.308     9.906    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         3.528    13.434 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.434    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 4.163ns (66.048%)  route 2.140ns (33.952%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.506     7.141    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.419     7.560 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           2.140     9.700    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.744    13.444 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.444    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 4.020ns (65.945%)  route 2.076ns (34.055%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.506     7.141    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     7.597 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           2.076     9.674    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         3.564    13.238 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.238    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 4.137ns (68.279%)  route 1.922ns (31.721%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.506     7.141    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.419     7.560 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           1.922     9.482    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         3.718    13.201 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.201    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 4.000ns (67.504%)  route 1.925ns (32.496%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.506     7.141    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     7.597 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           1.925     9.523    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         3.544    13.066 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.066    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 4.156ns (71.272%)  route 1.675ns (28.728%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.506     7.141    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.419     7.560 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           1.675     9.236    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         3.737    12.973 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.973    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 4.024ns (70.447%)  route 1.688ns (29.553%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -6.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.359     6.994    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     7.450 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           1.688     9.138    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         3.568    12.707 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.707    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                              9999962.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 1.410ns (80.467%)  route 0.342ns (19.533%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           0.342     2.618    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         1.269     3.887 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.887    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 1.446ns (80.674%)  route 0.346ns (19.326%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.199     2.181    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     2.309 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           0.346     2.656    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         1.318     3.974 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.974    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.385ns (75.880%)  route 0.440ns (24.120%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.199     2.181    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     2.322 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           0.440     2.763    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         1.244     4.007 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.007    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 1.428ns (76.155%)  route 0.447ns (23.845%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.199     2.181    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     2.309 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           0.447     2.757    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         1.300     4.056 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.056    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.056    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 1.406ns (73.797%)  route 0.499ns (26.203%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.199     2.181    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     2.322 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           0.499     2.822    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         1.265     4.086 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.086    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 1.370ns (69.043%)  route 0.614ns (30.957%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.199     2.181    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     2.322 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           0.614     2.937    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.229     4.166 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.166    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 1.451ns (72.559%)  route 0.549ns (27.441%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.199     2.181    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     2.309 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           0.549     2.858    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.323     4.182 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.182    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.348ns (63.562%)  route 0.773ns (36.438%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.153     2.135    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     2.276 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.773     3.049    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         1.207     4.255 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.255    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  0.920    





---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.948ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.124ns (9.555%)  route 1.174ns (90.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 55.830 - 50.000 ) 
    Source Clock Delay      (SCD):    6.635ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.174     7.809    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.124     7.933 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.933    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495    55.830    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.062    
                         clock uncertainty           -0.210    55.853    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.029    55.882    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         55.882    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 47.948    

Slack (MET) :             47.952ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.124ns (9.569%)  route 1.172ns (90.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 55.830 - 50.000 ) 
    Source Clock Delay      (SCD):    6.635ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.179    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.456     6.635 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.172     7.807    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.124     7.931 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     7.931    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X3Y80          FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495    55.830    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism              0.232    56.062    
                         clock uncertainty           -0.210    55.853    
    SLICE_X3Y80          FDSE (Setup_fdse_C_D)        0.031    55.884    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         55.884    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 47.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.045ns (9.498%)  route 0.429ns (90.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.429     2.411    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.045     2.456 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     2.456    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X3Y80          FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism             -0.278     2.110    
    SLICE_X3Y80          FDSE (Hold_fdse_C_D)         0.092     2.202    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.045ns (9.498%)  route 0.429ns (90.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.429     2.411    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X3Y80          LUT2 (Prop_lut2_I1_O)        0.045     2.456 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.456    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.110    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.091     2.201    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.694ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.124ns (7.987%)  route 1.429ns (92.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.848ns = ( 55.848 - 50.000 ) 
    Source Clock Delay      (SCD):    6.653ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.629     6.197    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     6.653 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.429     8.081    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.124     8.205 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.205    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.512    55.848    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y31          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.080    
                         clock uncertainty           -0.210    55.870    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.029    55.899    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         55.899    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                 47.694    

Slack (MET) :             48.233ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.124ns (11.682%)  route 0.938ns (88.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.848ns = ( 55.848 - 50.000 ) 
    Source Clock Delay      (SCD):    6.653ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.629     6.197    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     6.653 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.938     7.590    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.124     7.714 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     7.714    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y31          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.512    55.848    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y31          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.080    
                         clock uncertainty           -0.210    55.870    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.077    55.947    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.947    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                 48.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.518ns  (logic 0.045ns (8.696%)  route 0.473ns (91.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 102.395 - 100.000 ) 
    Source Clock Delay      (SCD):    1.989ns = ( 101.989 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   100.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486   101.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.590   101.848    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141   101.989 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.473   102.462    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y31          LUT4 (Prop_lut4_I3_O)        0.045   102.507 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000   102.507    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y31          FDRE                                         f  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   100.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530   101.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.859   102.395    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y31          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   102.117    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120   102.237    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.237    
                         arrival time                         102.507    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.681ns  (logic 0.045ns (6.613%)  route 0.636ns (93.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 102.395 - 100.000 ) 
    Source Clock Delay      (SCD):    1.989ns = ( 101.989 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257   100.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486   101.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.590   101.848    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141   101.989 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.636   102.625    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.045   102.670 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000   102.670    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445   100.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530   101.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.859   102.395    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y31          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278   102.117    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.091   102.208    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                       -102.208    
                         arrival time                         102.670    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.840ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.124ns (8.808%)  route 1.284ns (91.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 55.826 - 50.000 ) 
    Source Clock Delay      (SCD):    6.629ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.606     6.173    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.284     7.913    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.037 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.037    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.491    55.826    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y73          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.058    
                         clock uncertainty           -0.210    55.849    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.029    55.878    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         55.878    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                 47.840    

Slack (MET) :             48.263ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.124ns (11.959%)  route 0.913ns (88.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 55.826 - 50.000 ) 
    Source Clock Delay      (SCD):    6.629ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.606     6.173    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     6.629 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.913     7.542    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.666 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     7.666    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y73          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.491    55.826    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y73          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.058    
                         clock uncertainty           -0.210    55.849    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.081    55.930    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.930    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                 48.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.045ns (9.377%)  route 0.435ns (90.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.579     1.837    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.978 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.435     2.413    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.045     2.458 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.458    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X2Y73          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.846     2.383    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y73          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.105    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.121     2.226    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.045ns (7.465%)  route 0.558ns (92.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.579     1.837    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.978 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.558     2.536    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.045     2.581 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.581    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.846     2.383    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y73          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.105    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.091     2.196    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       19.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.465ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.497ns (34.568%)  route 0.940ns (65.432%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A8                                                0.000    30.400 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    30.897 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.940    31.837    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.592    51.850    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)       -0.014    51.301    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.301    
                         arrival time                         -31.837    
  -------------------------------------------------------------------
                         slack                                 19.465    

Slack (MET) :             19.534ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.467ns (34.300%)  route 0.895ns (65.700%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C11                                               0.000    30.400 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.467    30.867 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.895    31.762    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.592    51.850    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)       -0.019    51.296    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.296    
                         arrival time                         -31.762    
  -------------------------------------------------------------------
                         slack                                 19.534    

Slack (MET) :             19.541ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.495ns (36.340%)  route 0.868ns (63.660%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A10                                               0.000    30.400 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.495    30.895 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.868    31.763    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.592    51.850    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)       -0.011    51.304    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.304    
                         arrival time                         -31.763    
  -------------------------------------------------------------------
                         slack                                 19.541    

Slack (MET) :             19.547ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.471ns (34.731%)  route 0.884ns (65.269%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 51.850 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C10                                               0.000    30.400 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.471    30.871 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.884    31.755    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.592    51.850    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.850    
                         clock uncertainty           -0.535    51.315    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)       -0.014    51.301    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.301    
                         arrival time                         -31.755    
  -------------------------------------------------------------------
                         slack                                 19.547    

Slack (MET) :             19.719ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.483ns (38.223%)  route 0.780ns (61.777%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 51.931 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C9                                                0.000    30.400 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.483    30.883 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.780    31.663    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.672    51.931    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.931    
                         clock uncertainty           -0.535    51.396    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.014    51.382    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.382    
                         arrival time                         -31.663    
  -------------------------------------------------------------------
                         slack                                 19.719    

Slack (MET) :             19.723ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.486ns (38.740%)  route 0.768ns (61.260%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 51.931 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B9                                                0.000    30.400 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.486    30.886 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.768    31.654    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.672    51.931    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.931    
                         clock uncertainty           -0.535    51.396    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.019    51.377    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.377    
                         arrival time                         -31.654    
  -------------------------------------------------------------------
                         slack                                 19.723    

Slack (MET) :             19.736ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.493ns (39.553%)  route 0.753ns (60.447%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.931ns = ( 51.931 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B8                                                0.000    30.400 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.493    30.893 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.753    31.646    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.672    51.931    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.931    
                         clock uncertainty           -0.535    51.396    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.014    51.382    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.382    
                         arrival time                         -31.646    
  -------------------------------------------------------------------
                         slack                                 19.736    

Slack (MET) :             19.772ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.423ns (35.008%)  route 0.784ns (64.992%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 51.928 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    D9                                                0.000    30.400 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.423    30.823 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           0.784    31.607    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y113         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.669    51.928    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y113         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.928    
                         clock uncertainty           -0.535    51.393    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.014    51.379    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.379    
                         arrival time                         -31.607    
  -------------------------------------------------------------------
                         slack                                 19.772    

Slack (MET) :             19.788ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.436ns (39.257%)  route 0.674ns (60.743%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 51.846 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    U14                                               0.000    30.400 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.436    30.836 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.674    31.510    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y20          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.588    51.846    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y20          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.846    
                         clock uncertainty           -0.535    51.311    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.014    51.297    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.297    
                         arrival time                         -31.510    
  -------------------------------------------------------------------
                         slack                                 19.788    

Slack (MET) :             19.827ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.435ns (40.840%)  route 0.630ns (59.159%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.846ns = ( 51.846 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    V14                                               0.000    30.400 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.435    30.835 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.630    31.466    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y20          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257    50.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486    51.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.588    51.846    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y20          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.846    
                         clock uncertainty           -0.535    51.311    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.019    51.292    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.292    
                         arrival time                         -31.466    
  -------------------------------------------------------------------
                         slack                                 19.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.632ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_cipo
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 1.424ns (60.323%)  route 0.936ns (39.677%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V10                                               0.000    20.200 r  ei_pmod_acl2_cipo (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_cipo
    V10                  IBUF (Prop_ibuf_I_O)         1.424    21.624 r  ei_pmod_acl2_cipo_IBUF_inst/O
                         net (fo=1, routed)           0.936    22.560    u_pmod_acl2_custom_driver/ei_cipo
    SLICE_X0Y15          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.633     6.201    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y15          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/C
                         clock pessimism              0.000     6.201    
                         clock uncertainty            0.535     6.736    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.192     6.928    u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -6.928    
                         arrival time                          22.560    
  -------------------------------------------------------------------
                         slack                                 15.632    

Slack (MET) :             15.834ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 1.409ns (55.376%)  route 1.135ns (44.624%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V14                                               0.000    20.200 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.409    21.609 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           1.135    22.744    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y20          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.627     6.195    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y20          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.195    
                         clock uncertainty            0.535     6.730    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.180     6.910    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.910    
                         arrival time                          22.744    
  -------------------------------------------------------------------
                         slack                                 15.834    

Slack (MET) :             15.864ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.396ns (50.579%)  route 1.364ns (49.421%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    D9                                                0.000    20.200 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.396    21.596 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.364    22.961    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y113         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.802     6.370    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y113         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.370    
                         clock uncertainty            0.535     6.905    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.192     7.097    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.097    
                         arrival time                          22.961    
  -------------------------------------------------------------------
                         slack                                 15.864    

Slack (MET) :             15.888ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 1.466ns (52.486%)  route 1.327ns (47.514%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B8                                                0.000    20.200 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.466    21.666 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.327    22.993    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.806     6.374    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.374    
                         clock uncertainty            0.535     6.909    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.196     7.105    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.105    
                         arrival time                          22.993    
  -------------------------------------------------------------------
                         slack                                 15.888    

Slack (MET) :             15.898ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.409ns (53.722%)  route 1.214ns (46.278%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    U14                                               0.000    20.200 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.409    21.609 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.214    22.823    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y20          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.627     6.195    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y20          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.195    
                         clock uncertainty            0.535     6.730    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.196     6.926    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                          22.823    
  -------------------------------------------------------------------
                         slack                                 15.898    

Slack (MET) :             15.917ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 1.456ns (51.664%)  route 1.362ns (48.336%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C9                                                0.000    20.200 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.456    21.656 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.362    23.018    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.806     6.374    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.374    
                         clock uncertainty            0.535     6.909    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.192     7.101    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.101    
                         arrival time                          23.018    
  -------------------------------------------------------------------
                         slack                                 15.917    

Slack (MET) :             15.921ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 1.459ns (51.936%)  route 1.350ns (48.064%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B9                                                0.000    20.200 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.459    21.659 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.350    23.009    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.806     6.374    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y107         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.374    
                         clock uncertainty            0.535     6.909    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.180     7.089    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.089    
                         arrival time                          23.009    
  -------------------------------------------------------------------
                         slack                                 15.921    

Slack (MET) :             16.302ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 1.444ns (47.730%)  route 1.581ns (52.270%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C10                                               0.000    20.200 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.444    21.644 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.581    23.225    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.625     6.192    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.192    
                         clock uncertainty            0.535     6.727    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.196     6.923    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.923    
                         arrival time                          23.225    
  -------------------------------------------------------------------
                         slack                                 16.302    

Slack (MET) :             16.326ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.468ns (48.112%)  route 1.584ns (51.888%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A10                                               0.000    20.200 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.468    21.668 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.584    23.252    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.625     6.192    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.192    
                         clock uncertainty            0.535     6.727    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.199     6.926    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                          23.252    
  -------------------------------------------------------------------
                         slack                                 16.326    

Slack (MET) :             16.339ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.441ns (47.287%)  route 1.606ns (52.713%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C11                                               0.000    20.200 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.441    21.641 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.606    23.247    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.625     6.192    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y97          FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.192    
                         clock uncertainty            0.535     6.727    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.180     6.907    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.907    
                         arrival time                          23.247    
  -------------------------------------------------------------------
                         slack                                 16.339    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9950047.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.672ns  (logic 0.746ns (27.920%)  route 1.926ns (72.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.177ns = ( 49956.180 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.610 49956.184    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419 49956.602 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/Q
                         net (fo=1, routed)           1.926 49958.527    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[1]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.327 49958.855 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000 49958.855    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.075 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.848    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.545ns  (logic 0.580ns (22.791%)  route 1.965ns (77.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.173ns = ( 49956.176 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.606 49956.180    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y76          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456 49956.637 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/Q
                         net (fo=1, routed)           1.965 49958.602    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.124 49958.727 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000 49958.727    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.029 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.719    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.453ns  (logic 0.456ns (18.590%)  route 1.997ns (81.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.179ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.997 49958.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.637    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.453ns  (logic 0.456ns (18.590%)  route 1.997ns (81.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.179ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.997 49958.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.637    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.487ns  (logic 0.580ns (23.323%)  route 1.907ns (76.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.177ns = ( 49956.180 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.610 49956.184    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456 49956.641 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/Q
                         net (fo=1, routed)           1.907 49958.547    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[2]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.124 49958.672 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000 49958.672    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.031 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.668    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.453ns  (logic 0.456ns (18.590%)  route 1.997ns (81.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.179ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.997 49958.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.637    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.395ns  (logic 0.710ns (29.639%)  route 1.685ns (70.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.177ns = ( 49956.180 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.610 49956.184    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419 49956.602 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/Q
                         net (fo=1, routed)           1.685 49958.285    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[3]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.291 49958.574 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000 49958.574    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.075 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.574    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.453ns  (logic 0.456ns (18.590%)  route 1.997ns (81.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.179ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.997 49958.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.637    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.492ns  (logic 0.580ns (23.271%)  route 1.912ns (76.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.173ns = ( 49956.176 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.606 49956.180    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y76          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456 49956.637 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/Q
                         net (fo=1, routed)           1.912 49958.551    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[4]
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.124 49958.676 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000 49958.676    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.031 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.668    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.453ns  (logic 0.456ns (18.590%)  route 1.997ns (81.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.179ns = ( 49956.184 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489 49951.492 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.727    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.816 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661 49954.477    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.574 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612 49956.188    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.456 49956.645 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.997 49958.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.495 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.367 10000005.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.437 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.232 10000005.000    
                         clock uncertainty           -0.210 10000005.000    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.637    
  -------------------------------------------------------------------
                         slack                              9950048.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.226ns (23.101%)  route 0.752ns (76.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.579     1.837    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y76          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     1.965 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/Q
                         net (fo=1, routed)           0.752     2.718    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[3]
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.098     2.816 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.816    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.278     2.515    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     2.622    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.226ns (22.778%)  route 0.766ns (77.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.579     1.837    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y76          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     1.965 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/Q
                         net (fo=1, routed)           0.766     2.732    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[5]
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.098     2.830 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.830    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.278     2.515    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     2.622    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.023%)  route 0.792ns (80.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.581     1.839    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/Q
                         net (fo=1, routed)           0.792     2.772    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[2]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.045     2.817 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.817    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     2.515    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.092     2.607    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.949%)  route 0.796ns (81.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.581     1.839    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/Q
                         net (fo=1, routed)           0.796     2.776    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[4]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.045     2.821 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.821    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.278     2.515    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.092     2.607    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.224ns (22.399%)  route 0.776ns (77.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.579     1.837    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y76          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     1.965 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[1]/Q
                         net (fo=1, routed)           0.776     2.742    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[1]
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.096     2.838 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.838    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.515    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.107     2.622    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.817%)  route 0.753ns (80.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.141     1.982 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.753     2.735    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.045     2.780 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     2.780    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.174     2.737    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.278     2.459    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.092     2.551    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.186ns (18.389%)  route 0.825ns (81.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.581     1.839    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[6]/Q
                         net (fo=1, routed)           0.825     2.806    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[6]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.045     2.851 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.851    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.174     2.737    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.278     2.459    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.092     2.551    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.712%)  route 0.927ns (83.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.581     1.839    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y78          FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/Q
                         net (fo=1, routed)           0.927     2.907    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.045     2.952 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.952    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.515    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.091     2.606    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.141ns (14.564%)  route 0.827ns (85.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.827     2.810    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.174     2.737    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y80          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.278     2.459    
    SLICE_X1Y80          FDRE (Hold_fdre_C_R)        -0.018     2.441    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.141ns (12.579%)  route 0.980ns (87.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.583     1.841    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDSE (Prop_fdse_C_Q)         0.141     1.982 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           0.980     2.962    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.851     2.388    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.175     2.563 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.230     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y78          FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     2.515    
    SLICE_X0Y78          FDRE (Hold_fdre_C_R)        -0.018     2.497    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       29.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.677ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 4.043ns (52.786%)  route 3.617ns (47.214%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.560     6.128    u_led_pwm_driver/i_clk
    SLICE_X12Y31         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     6.646 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.617    10.262    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.788 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.788    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                 29.677    

Slack (MET) :             29.902ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 3.984ns (53.671%)  route 3.439ns (46.329%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.571     6.139    u_led_pwm_driver/i_clk
    SLICE_X13Y44         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     6.595 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           3.439    10.034    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.528    13.563 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.563    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                 29.902    

Slack (MET) :             29.994ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 3.976ns (54.145%)  route 3.367ns (45.855%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.560     6.128    u_led_pwm_driver/i_clk
    SLICE_X31Y34         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456     6.584 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           3.367     9.951    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.520    13.471 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.471    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.471    
  -------------------------------------------------------------------
                         slack                                 29.994    

Slack (MET) :             30.526ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 4.066ns (60.300%)  route 2.677ns (39.700%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.629     6.197    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y31          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.518     6.715 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           2.677     9.392    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.548    12.939 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000    12.939    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 30.526    

Slack (MET) :             30.541ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 4.064ns (59.769%)  route 2.735ns (40.231%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.557     6.125    u_led_pwm_driver/i_clk
    SLICE_X14Y21         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     6.643 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           2.735     9.378    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.924 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000    12.924    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.924    
  -------------------------------------------------------------------
                         slack                                 30.541    

Slack (MET) :             30.632ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_copi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 4.079ns (60.849%)  route 2.625ns (39.151%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.562     6.130    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X8Y32          FDRE                                         r  u_pmod_acl2_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.518     6.648 r  u_pmod_acl2_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           2.625     9.272    eo_pmod_acl2_copi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.561    12.833 r  eo_pmod_acl2_copi_OBUF_inst/O
                         net (fo=0)                   0.000    12.833    eo_pmod_acl2_copi
    V12                                                               r  eo_pmod_acl2_copi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.833    
  -------------------------------------------------------------------
                         slack                                 30.632    

Slack (MET) :             30.679ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 4.001ns (60.029%)  route 2.664ns (39.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.554     6.121    u_led_pwm_driver/i_clk
    SLICE_X44Y51         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     6.577 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           2.664     9.241    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    12.786 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.786    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                 30.679    

Slack (MET) :             30.733ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 4.057ns (61.409%)  route 2.550ns (38.591%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.125ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.557     6.125    u_led_pwm_driver/i_clk
    SLICE_X10Y28         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518     6.643 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           2.550     9.193    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    12.732 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000    12.732    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                 30.733    

Slack (MET) :             30.838ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 4.057ns (62.215%)  route 2.464ns (37.785%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.539     6.106    u_led_pwm_driver/i_clk
    SLICE_X54Y73         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.518     6.624 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           2.464     9.088    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.539    12.627 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.627    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 30.838    

Slack (MET) :             30.840ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 3.980ns (61.352%)  route 2.507ns (38.648%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.570     6.138    u_led_pwm_driver/i_clk
    SLICE_X55Y38         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.456     6.594 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           2.507     9.101    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.524    12.625 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.625    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                 30.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.409ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 1.426ns (78.974%)  route 0.380ns (21.026%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.579     1.837    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y73          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     2.001 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.380     2.381    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.262     3.644 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.644    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.459ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 1.427ns (76.879%)  route 0.429ns (23.121%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.579     1.837    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y73          FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     2.001 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.429     2.431    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.263     3.694 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.694    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.477ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.406ns (75.074%)  route 0.467ns (24.926%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.581     1.839    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X5Y69          FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.467     2.447    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.265     3.712 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000     3.712    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 1.364ns (70.884%)  route 0.560ns (29.116%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.569     1.827    u_led_pwm_driver/i_clk
    SLICE_X55Y48         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           0.560     2.529    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.223     3.752 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.752    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.526ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 1.372ns (70.762%)  route 0.567ns (29.238%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.563     1.821    u_led_pwm_driver/i_clk
    SLICE_X55Y52         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.962 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.567     2.529    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.231     3.761 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.761    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.543ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 1.400ns (71.389%)  route 0.561ns (28.611%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.558     1.816    u_led_pwm_driver/i_clk
    SLICE_X56Y67         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.164     1.980 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.561     2.542    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.236     3.778 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.778    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 1.406ns (71.492%)  route 0.561ns (28.508%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.561     1.819    u_led_pwm_driver/i_clk
    SLICE_X50Y59         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.983 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           0.561     2.544    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.242     3.786 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.786    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.567ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 1.388ns (70.020%)  route 0.594ns (29.980%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.562     1.820    u_led_pwm_driver/i_clk
    SLICE_X53Y56         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.961 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           0.594     2.556    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         1.247     3.802 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.802    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.625ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 1.391ns (68.373%)  route 0.643ns (31.627%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.568     1.826    u_led_pwm_driver/i_clk
    SLICE_X54Y43         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     1.990 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.643     2.634    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.227     3.860 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.860    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.657ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 1.349ns (65.225%)  route 0.719ns (34.775%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.565     1.823    u_led_pwm_driver/i_clk
    SLICE_X57Y33         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           0.719     2.684    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.892 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000     3.892    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  2.657    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack      106.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.989ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 4.039ns (54.290%)  route 3.401ns (45.710%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.471    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.572     6.140    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X10Y47         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518     6.658 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.401    10.059    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    13.580 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.580    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -14.500   120.569    
  -------------------------------------------------------------------
                         required time                        120.569    
                         arrival time                         -13.580    
  -------------------------------------------------------------------
                         slack                                106.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 1.386ns (57.042%)  route 1.044ns (42.958%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.233    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.569     1.827    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X10Y47         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.991 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.044     3.035    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.258 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.258    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay                 2.400     2.971    
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  1.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       40.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.336ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.456ns (6.438%)  route 6.626ns (93.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.804ns = ( 55.804 - 50.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.552     6.119    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X33Y52         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.456     6.575 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        6.626    13.202    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.469    55.804    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.116    
                         clock uncertainty           -0.210    55.906    
    RAMB18_X0Y26         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.538    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.538    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 40.336    

Slack (MET) :             40.422ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 0.456ns (6.571%)  route 6.483ns (93.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 55.826 - 50.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.552     6.119    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X33Y52         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.456     6.575 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        6.483    13.059    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y14         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.491    55.826    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y14         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.058    
                         clock uncertainty           -0.210    55.849    
    RAMB18_X0Y14         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.481    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.481    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 40.422    

Slack (MET) :             41.922ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 0.456ns (8.391%)  route 4.979ns (91.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 55.821 - 50.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.722    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.810 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.471    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.567 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.552     6.119    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X33Y52         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.456     6.575 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        4.979    11.554    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y12         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    51.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.580    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.663 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    54.244    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.335 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.486    55.821    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y12         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.053    
                         clock uncertainty           -0.210    55.844    
    RAMB18_X0Y12         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.476    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.476    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                 41.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.141ns (5.876%)  route 2.259ns (94.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.560     1.818    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X33Y52         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.959 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        2.259     4.218    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y12         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.873     2.409    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y12         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.132    
    RAMB18_X0Y12         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.543    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           4.218    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             3.442ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.141ns (4.446%)  route 3.030ns (95.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.560     1.818    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X33Y52         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.959 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        3.030     4.990    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y14         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.878     2.414    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y14         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.137    
    RAMB18_X0Y14         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.548    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           4.990    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.663ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.141ns (4.480%)  route 3.006ns (95.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.697    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.747 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.233    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.259 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.560     1.818    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X33Y52         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.959 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        3.006     4.966    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.925    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.978 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.507    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.536 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.867     2.403    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.511     1.892    
    RAMB18_X0Y26         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.303    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  3.663    





