// Seed: 3613375544
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_5(
      .id_0(id_1), .id_1(1), .id_2(id_1), .id_3(id_2 ^ 1), .id_4(~{1{1}})
  ); module_0();
endmodule
module module_2 (
    input tri id_0,
    output tri id_1,
    output tri0 id_2,
    output wor id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    output wire id_9,
    output tri1 id_10,
    input tri1 id_11,
    input supply1 id_12
    , id_22, id_23,
    output wand id_13,
    output uwire id_14,
    input tri1 id_15,
    input wand id_16,
    output supply0 id_17,
    input supply0 id_18,
    output wand id_19,
    output tri0 id_20
);
  module_0();
  wire id_24;
  always @(1);
endmodule
