

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Thu May 22 16:58:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  13462544|  13462544|  0.135 sec|  0.135 sec|  13462544|  13462544|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |                                                               |                                                    |   Latency (cycles)  |   Latency (absolute)  |       Interval      |                    Pipeline                    |
        |                            Instance                           |                       Module                       |    min   |    max   |    min    |    max    |    min   |    max   |                      Type                      |
        +---------------------------------------------------------------+----------------------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+
        |grp_infer_Pipeline_1_fu_76                                     |infer_Pipeline_1                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_2_fu_82                                     |infer_Pipeline_2                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_3_fu_88                                     |infer_Pipeline_3                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_4_fu_94                                     |infer_Pipeline_4                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_5_fu_100                                    |infer_Pipeline_5                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_6_fu_106                                    |infer_Pipeline_6                                    |       130|       130|   1.300 us|   1.300 us|       129|       129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_32_fu_112                                   |infer_Pipeline_32                                   |        12|        12|   0.120 us|   0.120 us|        11|        11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Outline_VITIS_LOOP_63_1_fu_118                       |infer_Outline_VITIS_LOOP_63_1                       |  13454701|  13454701|  0.135 sec|  0.135 sec|  13454701|  13454701|                                              no|
        |grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152  |infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13  |      7688|      7688|  76.880 us|  76.880 us|      7686|      7686|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161                    |infer_Pipeline_VITIS_LOOP_34_110                    |        18|        18|   0.180 us|   0.180 us|        11|        11|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------+----------------------------------------------------+----------+----------+-----------+-----------+----------+----------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      272|   64|   16556|  15658|    0|
|Memory           |       10|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    651|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      282|   64|   16574|  16311|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      100|   29|      15|     30|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-------+-------+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-------+-------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U147                            |fadd_32ns_32ns_32_5_full_dsp_1                      |        0|   2|    205|    390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146                             |fmul_32ns_32ns_32_4_max_dsp_1                       |        0|   3|    143|    321|    0|
    |grp_infer_Outline_VITIS_LOOP_63_1_fu_118                       |infer_Outline_VITIS_LOOP_63_1                       |      268|  59|  15677|  14191|    0|
    |grp_infer_Pipeline_1_fu_76                                     |infer_Pipeline_1                                    |        0|   0|     10|     56|    0|
    |grp_infer_Pipeline_2_fu_82                                     |infer_Pipeline_2                                    |        0|   0|     10|     56|    0|
    |grp_infer_Pipeline_3_fu_88                                     |infer_Pipeline_3                                    |        0|   0|     10|     56|    0|
    |grp_infer_Pipeline_32_fu_112                                   |infer_Pipeline_32                                   |        0|   0|      6|     53|    0|
    |grp_infer_Pipeline_4_fu_94                                     |infer_Pipeline_4                                    |        0|   0|     10|     56|    0|
    |grp_infer_Pipeline_5_fu_100                                    |infer_Pipeline_5                                    |        0|   0|     10|     56|    0|
    |grp_infer_Pipeline_6_fu_106                                    |infer_Pipeline_6                                    |        0|   0|     10|     56|    0|
    |grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152  |infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13  |        4|   0|    250|    266|    0|
    |grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161                    |infer_Pipeline_VITIS_LOOP_34_110                    |        0|   0|    215|    101|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                          |                                                    |      272|  64|  16556|  15658|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |C_t_U     |infer_C_t_RAM_AUTO_1R1W     |        1|  0|   0|    0|   128|   32|     1|         4096|
    |h_t_U     |infer_C_t_RAM_AUTO_1R1W     |        1|  0|   0|    0|   128|   32|     1|         4096|
    |gate_f_U  |infer_gate_f_RAM_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |gate_i_U  |infer_gate_f_RAM_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |stat_C_U  |infer_gate_f_RAM_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    |gate_o_U  |infer_gate_f_RAM_AUTO_1R1W  |        2|  0|   0|    0|   128|   32|     1|         4096|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                            |       10|  0|   0|    0|   768|  192|     6|        24576|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |C_t_address0     |  14|          3|    7|         21|
    |C_t_ce0          |  14|          3|    1|          3|
    |C_t_d0           |  14|          3|   32|         96|
    |C_t_we0          |  14|          3|    1|          3|
    |ap_NS_fsm        |  48|          9|    1|          9|
    |gate_f_address0  |  14|          3|    7|         21|
    |gate_f_ce0       |  14|          3|    1|          3|
    |gate_f_ce1       |   9|          2|    1|          2|
    |gate_f_d0        |  14|          3|   32|         96|
    |gate_f_we0       |  14|          3|    1|          3|
    |gate_i_address0  |  14|          3|    7|         21|
    |gate_i_ce0       |  14|          3|    1|          3|
    |gate_i_ce1       |   9|          2|    1|          2|
    |gate_i_d0        |  14|          3|   32|         96|
    |gate_i_we0       |  14|          3|    1|          3|
    |gate_o_address0  |  14|          3|    7|         21|
    |gate_o_ce0       |  14|          3|    1|          3|
    |gate_o_ce1       |   9|          2|    1|          2|
    |gate_o_d0        |  14|          3|   32|         96|
    |gate_o_we0       |  14|          3|    1|          3|
    |grp_fu_169_ce    |  14|          3|    1|          3|
    |grp_fu_169_p0    |  14|          3|   32|         96|
    |grp_fu_169_p1    |  14|          3|   32|         96|
    |grp_fu_173_ce    |  20|          4|    1|          4|
    |grp_fu_173_p0    |  20|          4|   32|        128|
    |grp_fu_173_p1    |  20|          4|   32|        128|
    |grp_fu_177_ce    |   9|          2|    1|          2|
    |h_t_address0     |  20|          4|    7|         28|
    |h_t_ce0          |  20|          4|    1|          4|
    |h_t_d0           |  14|          3|   32|         96|
    |h_t_we0          |  14|          3|    1|          3|
    |res_address0     |  20|          4|    4|         16|
    |res_address1     |  14|          3|    4|         12|
    |res_ce0          |  20|          4|    1|          4|
    |res_ce1          |  14|          3|    1|          3|
    |res_d0           |  20|          4|   32|        128|
    |res_we0          |  20|          4|    1|          4|
    |stat_C_address0  |  14|          3|    7|         21|
    |stat_C_ce0       |  14|          3|    1|          3|
    |stat_C_ce1       |   9|          2|    1|          2|
    |stat_C_d0        |  14|          3|   32|         96|
    |stat_C_we0       |  14|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 651|        136|  425|       1387|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  8|   0|    8|          0|
    |grp_infer_Outline_VITIS_LOOP_63_1_fu_118_ap_start_reg                       |  1|   0|    1|          0|
    |grp_infer_Pipeline_1_fu_76_ap_start_reg                                     |  1|   0|    1|          0|
    |grp_infer_Pipeline_2_fu_82_ap_start_reg                                     |  1|   0|    1|          0|
    |grp_infer_Pipeline_32_fu_112_ap_start_reg                                   |  1|   0|    1|          0|
    |grp_infer_Pipeline_3_fu_88_ap_start_reg                                     |  1|   0|    1|          0|
    |grp_infer_Pipeline_4_fu_94_ap_start_reg                                     |  1|   0|    1|          0|
    |grp_infer_Pipeline_5_fu_100_ap_start_reg                                    |  1|   0|    1|          0|
    |grp_infer_Pipeline_6_fu_106_ap_start_reg                                    |  1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13_fu_152_ap_start_reg  |  1|   0|    1|          0|
    |grp_infer_Pipeline_VITIS_LOOP_34_110_fu_161_ap_start_reg                    |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 18|   0|   18|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         infer|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         infer|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         infer|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         infer|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         infer|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         infer|  return value|
|grp_fu_114_p_din0   |  out|   32|  ap_ctrl_hs|         infer|  return value|
|grp_fu_114_p_din1   |  out|   32|  ap_ctrl_hs|         infer|  return value|
|grp_fu_114_p_dout0  |   in|   32|  ap_ctrl_hs|         infer|  return value|
|grp_fu_114_p_ce     |  out|    1|  ap_ctrl_hs|         infer|  return value|
|input_r_address0    |  out|   10|   ap_memory|       input_r|         array|
|input_r_ce0         |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0          |   in|   32|   ap_memory|       input_r|         array|
|res_address0        |  out|    4|   ap_memory|           res|         array|
|res_ce0             |  out|    1|   ap_memory|           res|         array|
|res_we0             |  out|    1|   ap_memory|           res|         array|
|res_d0              |  out|   32|   ap_memory|           res|         array|
|res_address1        |  out|    4|   ap_memory|           res|         array|
|res_ce1             |  out|    1|   ap_memory|           res|         array|
|res_q1              |   in|   32|   ap_memory|           res|         array|
+--------------------+-----+-----+------------+--------------+--------------+

