
---------- Begin Simulation Statistics ----------
final_tick                                 1069973200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167059                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402732                       # Number of bytes of host memory used
host_op_rate                                   290349                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.13                       # Real time elapsed on the host
host_tick_rate                               88201087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2026593                       # Number of instructions simulated
sim_ops                                       3522239                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001070                       # Number of seconds simulated
sim_ticks                                  1069973200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425136                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23774                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454537                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             233646                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          425136                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           191490                       # Number of indirect misses.
system.cpu.branchPred.lookups                  479818                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10918                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11907                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2326307                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1899141                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23882                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339554                       # Number of branches committed
system.cpu.commit.bw_lim_events                586218                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          868463                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2026593                       # Number of instructions committed
system.cpu.commit.committedOps                3522239                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2289533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.538409                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726350                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1142974     49.92%     49.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       168913      7.38%     57.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165830      7.24%     64.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225598      9.85%     74.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       586218     25.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2289533                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73394                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9075                       # Number of function calls committed.
system.cpu.commit.int_insts                   3467433                       # Number of committed integer instructions.
system.cpu.commit.loads                        484724                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20374      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2770935     78.67%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37410      1.06%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2872      0.08%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6222      0.18%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11219      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12126      0.34%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6517      0.19%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1180      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465574     13.22%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155364      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19150      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3522239                       # Class of committed instruction
system.cpu.commit.refs                         652157                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2026593                       # Number of Instructions Simulated
system.cpu.committedOps                       3522239                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.319917                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.319917                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8154                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34030                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50079                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4537                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1013361                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4602769                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   284892                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1118739                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23940                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85635                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      565669                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1989                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      186439                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.fetch.Branches                      479818                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    234081                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2182204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4558                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2781877                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           743                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47880                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179376                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             319541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             244564                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.039980                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2526567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.928580                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1207588     47.80%     47.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71206      2.82%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57518      2.28%     52.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74576      2.95%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1115679     44.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2526567                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    120550                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66259                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    212728800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    212728800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    212728800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    212728800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    212728800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    212728800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8228000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       567600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       567600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       566800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       566800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4473600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4391200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4568800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4652400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76657200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76631600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76646800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76631200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1619749600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28214                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   368751                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.511128                       # Inst execution rate
system.cpu.iew.exec_refs                       753750                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     186431                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693187                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                597524                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                912                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               605                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               196710                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4390662                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                567319                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33765                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4042169                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3289                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10740                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23940                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16834                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39008                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          226                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       112798                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29276                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20107                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5671957                       # num instructions consuming a value
system.cpu.iew.wb_count                       4020681                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566916                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3215523                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.503095                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4027457                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6260269                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3473002                       # number of integer regfile writes
system.cpu.ipc                               0.757624                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757624                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26560      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3190933     78.29%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   61      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41077      1.01%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4414      0.11%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.03%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6874      0.17%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15075      0.37%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13894      0.34%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7107      0.17%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2265      0.06%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               552402     13.55%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175479      4.31%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25053      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13485      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4075937                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90446                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              182256                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        87039                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             132056                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3958931                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10514701                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3933642                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5127085                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4389584                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4075937                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1078                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          868412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18519                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            346                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1293574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2526567                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.613231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.673026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1154781     45.71%     45.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              165601      6.55%     52.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              291797     11.55%     63.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              330810     13.09%     76.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              583578     23.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2526567                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.523752                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      234207                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           366                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10469                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3693                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               597524                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              196710                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1525133                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2674934                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  833645                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4827564                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              116                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  42607                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   333394                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15781                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4047                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11835505                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4529381                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6194331                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1147679                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73094                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23940                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                168308                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1366744                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            156200                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7185958                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19601                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                865                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    198355                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            915                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6094017                       # The number of ROB reads
system.cpu.rob.rob_writes                     9019383                       # The number of ROB writes
system.cpu.timesIdled                            1508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37674                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              419                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          648                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            648                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              100                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22511                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7855                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1291                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12026                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       937984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       937984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  937984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13317                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11168656                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28902144                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17448                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4067                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23409                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                923                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2029                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2029                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17448                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7694                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49454                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57148                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       169472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1251456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1420928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10205                       # Total snoops (count)
system.l2bus.snoopTraffic                       85888                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29679                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014488                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119494                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29249     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      430      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29679                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20191599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18689847                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3182796                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1069973200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       230737                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           230737                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       230737                       # number of overall hits
system.cpu.icache.overall_hits::total          230737                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3344                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3344                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3344                       # number of overall misses
system.cpu.icache.overall_misses::total          3344                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165160399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165160399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165160399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165160399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       234081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       234081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       234081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       234081                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014286                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014286                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014286                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014286                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49390.071471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49390.071471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49390.071471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49390.071471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          692                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          692                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          692                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2652                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2652                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2652                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2652                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131655999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131655999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131655999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131655999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011329                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011329                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011329                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011329                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49644.041855                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49644.041855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49644.041855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49644.041855                       # average overall mshr miss latency
system.cpu.icache.replacements                   2395                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       230737                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          230737                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165160399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165160399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       234081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       234081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014286                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49390.071471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49390.071471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          692                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131655999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131655999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49644.041855                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49644.041855                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.481457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              203380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2395                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             84.918580                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.481457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990162                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            470813                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           470813                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       658297                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           658297                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       658297                       # number of overall hits
system.cpu.dcache.overall_hits::total          658297                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34707                       # number of overall misses
system.cpu.dcache.overall_misses::total         34707                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1688440798                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1688440798                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1688440798                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1688440798                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       693004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       693004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       693004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       693004                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050082                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050082                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050082                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050082                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48648.422451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48648.422451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48648.422451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48648.422451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28990                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          129                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               763                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.994758                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1807                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2728                       # number of writebacks
system.cpu.dcache.writebacks::total              2728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22257                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22257                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22257                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16826                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    570899198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    570899198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    570899198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253568912                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824468110                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017965                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45855.357269                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45855.357269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45855.357269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57945.363803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48999.649947                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15802                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       492929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          492929                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1586418000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1586418000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       525566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       525566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48607.960290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48607.960290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10422                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472472000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472472000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45334.100940                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45334.100940                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165368                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165368                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102022798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102022798                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49286.375845                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49286.375845                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98427198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98427198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48534.121302                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48534.121302                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4376                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4376                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253568912                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253568912                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57945.363803                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57945.363803                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.073495                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              629323                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15802                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.825528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   739.832779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   236.240716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.722493                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.230704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          785                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          524                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.233398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.766602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1402834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1402834                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             841                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4966                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          875                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6682                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            841                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4966                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          875                       # number of overall hits
system.l2cache.overall_hits::total               6682                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1807                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7484                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3501                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12792                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1807                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7484                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3501                       # number of overall misses
system.l2cache.overall_misses::total            12792                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121379200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    513977200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    243825969                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    879182369                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121379200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    513977200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    243825969                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    879182369                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2648                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12450                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4376                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19474                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2648                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12450                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4376                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19474                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.682402                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.601124                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.800046                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656876                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.682402                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.601124                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.800046                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656876                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67171.665744                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68676.803848                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69644.664096                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68729.078252                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67171.665744                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68676.803848                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69644.664096                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68729.078252                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             19                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            19                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1807                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7478                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3488                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12773                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1807                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7478                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3488                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          544                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13317                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    106923200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    453981200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215467586                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    776371986                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    106923200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    453981200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215467586                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31801900                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808173886                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.682402                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.600643                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.797075                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655900                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.682402                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.600643                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.797075                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683835                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59171.665744                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60708.906125                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61773.963876                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60782.274016                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59171.665744                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60708.906125                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61773.963876                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58459.375000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60687.383495                       # average overall mshr miss latency
system.l2cache.replacements                      9279                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2728                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2728                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2728                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2728                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          544                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          544                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31801900                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31801900                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58459.375000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58459.375000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          736                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              736                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1293                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1293                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     89825200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     89825200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2029                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2029                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.637260                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.637260                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69470.378964                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69470.378964                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1291                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1291                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     79452400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     79452400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.636274                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.636274                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61543.299768                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61543.299768                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          841                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4230                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          875                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5946                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1807                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6191                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3501                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11499                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121379200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424152000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    243825969                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    789357169                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2648                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10421                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4376                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17445                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.682402                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594089                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.800046                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659157                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67171.665744                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68511.064448                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69644.664096                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68645.723019                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1807                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6187                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3488                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11482                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    106923200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374528800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215467586                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    696919586                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.682402                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593705                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.797075                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.658183                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59171.665744                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60534.798772                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61773.963876                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60696.706671                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3707.883269                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25214                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9279                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.717319                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.350388                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   270.847540                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2340.117506                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   946.694476                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.873359                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003015                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066125                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.571318                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231127                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033660                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905245                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1254                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2842                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          159                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1074                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1034                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1689                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.306152                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.693848                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314671                       # Number of tag accesses
system.l2cache.tags.data_accesses              314671                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1069973200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          478592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       223232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              852288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1807                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7478                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3488                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          544                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13317                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          108084950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          447293446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    208633263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32539133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              796550792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     108084950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         108084950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        80091726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              80091726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        80091726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         108084950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         447293446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    208633263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32539133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             876642518                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1075679600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               37863462                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403756                       # Number of bytes of host memory used
host_op_rate                                 65703613                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              106071920                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2033409                       # Number of instructions simulated
sim_ops                                       3533701                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     5706400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  850                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               103                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               786                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                266                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             850                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              584                       # Number of indirect misses.
system.cpu.branchPred.lookups                     935                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      53                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           74                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     19332                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     5173                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               103                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        438                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1058                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3244                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 6816                       # Number of instructions committed
system.cpu.commit.committedOps                  11462                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        11921                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.961497                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.164107                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4943     41.46%     41.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4808     40.33%     81.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          914      7.67%     89.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          198      1.66%     91.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1058      8.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        11921                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        480                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     11229                       # Number of committed integer instructions.
system.cpu.commit.loads                          2213                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           77      0.67%      0.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8047     70.21%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.43%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.17%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.28%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.23%     71.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.35%     72.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.45%     72.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.23%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.22%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2059     17.96%     91.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            752      6.56%     97.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          154      1.34%     99.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          104      0.91%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             11462                       # Class of committed instruction
system.cpu.commit.refs                           3069                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        6816                       # Number of Instructions Simulated
system.cpu.committedOps                         11462                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.093016                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.093016                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  6224                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  15774                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2420                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2708                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    127                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1336                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2524                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         923                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                         935                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       952                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         10215                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    31                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          10089                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     254                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.065540                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2473                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                319                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.707206                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              12815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.367460                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.831360                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     7954     62.07%     62.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      331      2.58%     64.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      309      2.41%     67.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      309      2.41%     69.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3912     30.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                12815                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       715                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      453                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       623600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       623600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       623600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       623600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       623200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       623200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       352400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       350400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       352400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       348800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        5291200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  125                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      547                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.924646                       # Inst execution rate
system.cpu.iew.exec_refs                         3444                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        923                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1859                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2732                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 6                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1013                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               14706                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2521                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               160                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 13191                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    127                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    17                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              116                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          519                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          158                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             28                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     25802                       # num instructions consuming a value
system.cpu.iew.wb_count                         13106                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.410472                       # average fanout of values written-back
system.cpu.iew.wb_producers                     10591                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.918688                       # insts written-back per cycle
system.cpu.iew.wb_sent                          13139                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    25491                       # number of integer regfile reads
system.cpu.int_regfile_writes                   11214                       # number of integer regfile writes
system.cpu.ipc                               0.477779                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.477779                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               123      0.92%      0.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  9353     70.05%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     70.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.38%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  34      0.25%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.24%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   33      0.25%     72.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   72      0.54%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   74      0.55%     73.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.24%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 38      0.28%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2348     17.59%     91.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 832      6.23%     97.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             222      1.66%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            107      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  13351                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     648                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1310                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          615                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1072                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  12580                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              38293                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        12491                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             16902                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      14685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     13351                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                86                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6316                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         12815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.041826                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.221254                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5517     43.05%     43.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4074     31.79%     74.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1348     10.52%     85.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 923      7.20%     92.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 953      7.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           12815                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.935861                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         952                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1503                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              170                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2732                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1013                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4599                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            14266                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3121                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 14900                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2440                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2949                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 58231                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  15400                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               19706                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      3443                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    120                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    127                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2812                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4805                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1107                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            29457                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            363                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3500                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        25569                       # The number of ROB reads
system.cpu.rob.rob_writes                       30307                       # The number of ROB writes
system.cpu.timesIdled                              14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           60                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            120                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           37                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            77                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 36                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               34                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            36                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                40                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      40    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  40                       # Request fanout histogram
system.membus.reqLayer2.occupancy               35600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy              85500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  56                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            11                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                90                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             56                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     180                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                41                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                101                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039604                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.196000                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       97     96.04%     96.04% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      3.96%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  101                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               37200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                54797                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5706400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          918                       # number of overall hits
system.cpu.icache.overall_hits::total             918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           34                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             34                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           34                       # number of overall misses
system.cpu.icache.overall_misses::total            34                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1976800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1976800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1976800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1976800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035714                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035714                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035714                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035714                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58141.176471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58141.176471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58141.176471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58141.176471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            6                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1608400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1608400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1608400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1608400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029412                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029412                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029412                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029412                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57442.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57442.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57442.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57442.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           34                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            34                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1976800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1976800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58141.176471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58141.176471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1608400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1608400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57442.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57442.857143                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.068966                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1933                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3214                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3214                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3214                       # number of overall hits
system.cpu.dcache.overall_hits::total            3214                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           46                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             46                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           46                       # number of overall misses
system.cpu.dcache.overall_misses::total            46                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2315200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2315200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2315200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2315200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3260                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3260                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3260                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3260                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014110                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014110                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50330.434783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50330.434783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50330.434783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50330.434783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           17                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1430000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        18397                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1448397                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008896                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008896                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008896                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49310.344828                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49310.344828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49310.344828                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46722.483871                       # average overall mshr miss latency
system.cpu.dcache.replacements                     31                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1909200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1909200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017471                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45457.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45457.142857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1027200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1027200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010399                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010399                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        41088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        41088                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       406000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       406000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          856                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       101500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       101500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       402800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       402800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       100700                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       100700                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        18397                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        18397                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9198.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9198.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.032258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   789.094771                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.905229                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.770600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.229400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          233                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.227539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6551                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6551                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  20                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 20                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            22                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                40                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           22                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::total               40                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1514800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1302800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2817600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1514800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1302800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2817600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              60                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             60                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.758621                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.620690                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.666667                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.758621                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.620690                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.666667                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68854.545455                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 72377.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        70440                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68854.545455                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 72377.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        70440                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           22                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           22                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1338800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1158800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2497600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1338800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1158800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2497600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.758621                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.620690                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.666667                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.758621                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.620690                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.666667                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60854.545455                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64377.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        62440                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60854.545455                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64377.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        62440                       # average overall mshr miss latency
system.l2cache.replacements                        41                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       398000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       398000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        99500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        99500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       366000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       366000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        91500                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        91500                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           22                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1514800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       904800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2419600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.758621                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.560000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.642857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68854.545455                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64628.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67211.111111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           22                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1338800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       792800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2131600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.758621                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.560000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.642857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60854.545455                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56628.571429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59211.111111                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    206                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   41                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.024390                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.798822                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   918.469579                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1893.909785                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1112.821813                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          132                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009472                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.224236                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.462380                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.271685                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032227                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1244                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2852                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1075                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1789                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.303711                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.696289                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1001                       # Number of tag accesses
system.l2cache.tags.data_accesses                1001                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5706400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               22                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   40                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          246740502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          201878592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              448619094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     246740502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         246740502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        33646432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              33646432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        33646432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         246740502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         201878592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             482265526                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1128096800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3703996                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412972                       # Number of bytes of host memory used
host_op_rate                                  6467282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.57                       # Real time elapsed on the host
host_tick_rate                               92389123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2101125                       # Number of instructions simulated
sim_ops                                       3669085                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000052                       # Number of seconds simulated
sim_ticks                                    52417200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                17268                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1495                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             16488                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6579                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           17268                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10689                       # Number of indirect misses.
system.cpu.branchPred.lookups                   19234                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1289                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1220                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     78703                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    44667                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1555                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      13768                       # Number of branches committed
system.cpu.commit.bw_lim_events                 20883                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           27541                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                67716                       # Number of instructions committed
system.cpu.commit.committedOps                 135384                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        87054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.555173                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677619                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        40146     46.12%     46.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9155     10.52%     56.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7913      9.09%     65.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8957     10.29%     76.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        20883     23.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        87054                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       6296                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1027                       # Number of function calls committed.
system.cpu.commit.int_insts                    131378                       # Number of committed integer instructions.
system.cpu.commit.loads                         18759                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          705      0.52%      0.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           100094     73.93%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              90      0.07%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              253      0.19%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            282      0.21%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.18%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.09%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             747      0.55%     75.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              14      0.01%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             854      0.63%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1455      1.07%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            85      0.06%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           17435     12.88%     90.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          10944      8.08%     98.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1324      0.98%     99.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          738      0.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            135384                       # Class of committed instruction
system.cpu.commit.refs                          30441                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       67716                       # Number of Instructions Simulated
system.cpu.committedOps                        135384                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.935185                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.935185                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          126                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          189                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          384                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 19685                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 174325                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    26644                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     45377                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1567                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1760                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       21328                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           106                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       12649                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       19234                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     12572                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         64840                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   488                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          90791                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           368                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3134                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.146776                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              28172                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               7868                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.692834                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              95033                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.922501                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.916677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    44729     47.07%     47.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3211      3.38%     50.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2916      3.07%     53.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3050      3.21%     56.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    41127     43.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                95033                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      9514                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5327                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      7571200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      7571200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      7571200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      7571200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      7571600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      7571600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        80000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        80000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        63200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        63200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        63200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        63200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       358400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       360000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       358400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       341200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      3482000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      3478800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      3473200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      3476000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       61168800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           36010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1888                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    14938                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.158307                       # Inst execution rate
system.cpu.iew.exec_refs                        33948                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      12634                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12678                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 22736                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                211                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                36                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                13657                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              162912                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 21314                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2390                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                151788                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     40                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   109                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1567                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   180                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1336                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3979                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1975                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1663                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            225                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    165341                       # num instructions consuming a value
system.cpu.iew.wb_count                        150585                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627352                       # average fanout of values written-back
system.cpu.iew.wb_producers                    103727                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.149127                       # insts written-back per cycle
system.cpu.iew.wb_sent                         151063                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   223593                       # number of integer regfile reads
system.cpu.int_regfile_writes                  117734                       # number of integer regfile writes
system.cpu.ipc                               0.516746                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.516746                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1256      0.81%      0.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                113568     73.66%     74.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   91      0.06%     74.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   309      0.20%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 366      0.24%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.17%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  141      0.09%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  868      0.56%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   14      0.01%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  922      0.60%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1473      0.96%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                127      0.08%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                20244     13.13%     90.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12100      7.85%     98.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1590      1.03%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            840      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 154175                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    7059                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               14164                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         6850                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               8986                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 145860                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             389822                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       143735                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            181476                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     162600                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    154175                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 312                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           27538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               600                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            174                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         95033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.622331                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.628138                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               40958     43.10%     43.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                8033      8.45%     51.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               11757     12.37%     63.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               14512     15.27%     79.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               19773     20.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           95033                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.176522                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       12636                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           110                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               377                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              448                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                22736                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               13657                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   65970                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           131043                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14208                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                151403                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    416                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    27917                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    559                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   141                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                432483                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 170568                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              190384                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     45774                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1260                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1567                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2622                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    39005                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             11217                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           254927                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2945                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2646                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            176                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       229096                       # The number of ROB reads
system.cpu.rob.rob_writes                      333877                       # The number of ROB writes
system.cpu.timesIdled                             441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           56                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2155                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               56                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                4                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1144                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                564                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           34                       # Transaction distribution
system.membus.trans_dist::CleanEvict              524                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           564                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        39680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        39680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   39680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 586                       # Request fanout histogram
system.membus.reqLayer2.occupancy              512434                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1261966                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1051                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            99                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1571                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 26                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                26                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1052                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2245                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          987                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3232                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        47872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    73088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               598                       # Total snoops (count)
system.l2bus.snoopTraffic                        2176                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1676                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035800                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.185845                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1616     96.42%     96.42% # Request fanout histogram
system.l2bus.snoop_fanout::1                       60      3.58%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1676                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              395199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               928753                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              897999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        52417200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        11687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            11687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        11687                       # number of overall hits
system.cpu.icache.overall_hits::total           11687                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          885                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            885                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          885                       # number of overall misses
system.cpu.icache.overall_misses::total           885                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37515599                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37515599                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37515599                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37515599                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        12572                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        12572                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        12572                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        12572                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.070395                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070395                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.070395                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070395                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42390.507345                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42390.507345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42390.507345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42390.507345                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          749                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30021599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30021599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30021599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30021599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.059577                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.059577                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.059577                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.059577                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40082.241656                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40082.241656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40082.241656                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40082.241656                       # average overall mshr miss latency
system.cpu.icache.replacements                    748                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        11687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           11687                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          885                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           885                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37515599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37515599                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        12572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        12572                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.070395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42390.507345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42390.507345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30021599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30021599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.059577                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.059577                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40082.241656                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40082.241656                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               43011                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1004                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.839641                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             25892                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            25892                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        31094                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31094                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        31094                       # number of overall hits
system.cpu.dcache.overall_hits::total           31094                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          544                       # number of overall misses
system.cpu.dcache.overall_misses::total           544                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23108400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23108400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23108400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23108400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        31638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        31638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        31638                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        31638                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017195                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017195                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017195                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017195                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42478.676471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42478.676471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42478.676471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42478.676471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                39                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           65                       # number of writebacks
system.cpu.dcache.writebacks::total                65                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          261                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          283                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          283                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           46                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12367200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12367200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12367200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2387551                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14754751                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008945                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008945                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010399                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43700.353357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43700.353357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43700.353357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51903.282609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44847.267477                       # average overall mshr miss latency
system.cpu.dcache.replacements                    329                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        19426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           19426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21534800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21534800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        19944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        19944                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41572.972973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41572.972973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          261                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10814400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10814400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012886                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012886                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42079.377432                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42079.377432                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        11668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          11668                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           26                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1573600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1573600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        11694                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        11694                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002223                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002223                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60523.076923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60523.076923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1552800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1552800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59723.076923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59723.076923                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           46                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2387551                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2387551                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51903.282609                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51903.282609                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               80188                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.266814                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   814.642767                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   209.357233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.795550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.204450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          180                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          844                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.175781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             63605                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            63605                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             360                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             121                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 493                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            360                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            121                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                493                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           389                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           162                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               585                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          389                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          162                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           34                       # number of overall misses
system.l2cache.overall_misses::total              585                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26092800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10996800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2259965                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     39349565                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26092800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10996800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2259965                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     39349565                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          749                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          283                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           46                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1078                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          749                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          283                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           46                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1078                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.519359                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.572438                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.739130                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.542672                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.519359                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.572438                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.739130                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.542672                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67076.606684                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67881.481481                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66469.558824                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67264.213675                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67076.606684                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67881.481481                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66469.558824                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67264.213675                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             34                       # number of writebacks
system.l2cache.writebacks::total                   34                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          389                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          161                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          584                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          389                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          587                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     22988800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9652400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1987965                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     34629165                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     22988800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9652400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1987965                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       177996                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     34807161                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.519359                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.568905                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.739130                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.541744                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.519359                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.568905                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.739130                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.544527                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59097.172237                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59952.795031                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58469.558824                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59296.515411                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59097.172237                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59952.795031                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58469.558824                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        59332                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59296.696763                       # average overall mshr miss latency
system.l2cache.replacements                       593                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           65                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           65                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           65                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           65                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           21                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       177996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       177996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        59332                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        59332                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           22                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             22                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1487200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1487200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           26                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.846154                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.846154                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        67600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        67600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1311200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1311200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.846154                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        59600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        59600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          360                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          117                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          489                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          389                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          140                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          563                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26092800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9509600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2259965                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     37862365                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          749                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          257                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1052                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.519359                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.544747                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.739130                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.535171                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67076.606684                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67925.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66469.558824                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67251.092362                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          389                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          139                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          562                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     22988800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8341200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1987965                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     33317965                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.519359                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.540856                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.739130                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.534221                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59097.172237                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60008.633094                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58469.558824                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59284.635231                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14686                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4689                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.132011                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.814824                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1087.786249                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1819.891485                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1025.607608                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   121.899834                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009965                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.265573                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.444309                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.250392                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.029761                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1060                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3036                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          939                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          881                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1936                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.258789                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.741211                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                17817                       # Number of tag accesses
system.l2cache.tags.data_accesses               17817                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     52417200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           24832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               37504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        24832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          24832                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2176                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2176                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              388                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              161                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  586                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            34                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  34                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          473737628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          196576696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     41513091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      3662920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              715490335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     473737628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         473737628                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        41513091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              41513091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        41513091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         473737628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         196576696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     41513091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      3662920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             757003426                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
