
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035553                       # Number of seconds simulated
sim_ticks                                 35553022182                       # Number of ticks simulated
final_tick                               565117402119                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 307107                       # Simulator instruction rate (inst/s)
host_op_rate                                   387837                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3301009                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902476                       # Number of bytes of host memory used
host_seconds                                 10770.35                       # Real time elapsed on the host
sim_insts                                  3307645535                       # Number of instructions simulated
sim_ops                                    4177137059                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1845760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2061952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1183360                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5095808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1863808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1863808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14420                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16109                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9245                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39811                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14561                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14561                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39603                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     51915699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57996532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33284372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143329812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39603                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             133209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52423335                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52423335                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52423335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     51915699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57996532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33284372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              195753148                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85259047                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30999918                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25424289                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019623                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13171133                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12092261                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3161859                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87245                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32065082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170351642                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30999918                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15254120                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36601734                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10825435                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6588073                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15685413                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84027716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47425982     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657141      4.35%     60.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3192528      3.80%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3442501      4.10%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2995432      3.56%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578390      1.88%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028958      1.22%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2722486      3.24%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17984298     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84027716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363597                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998048                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33719932                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6175255                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34826281                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       539870                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8766369                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5081084                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6544                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202054973                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51106                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8766369                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35395909                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2655237                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       841534                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33660806                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2707853                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195186235                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13520                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1682378                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750809                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           70                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271162383                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910221951                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910221951                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102903124                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34203                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18181                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7227972                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19235983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243693                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3116213                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184004625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147883484                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281716                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61065474                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186467812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2145                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84027716                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759937                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910305                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29807388     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17859076     21.25%     56.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11939711     14.21%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7631767      9.08%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7560797      9.00%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4425112      5.27%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3401453      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747077      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655335      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84027716                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084086     69.97%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203565     13.14%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261636     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121641694     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019244      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15760162     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8446362      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147883484                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734520                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549329                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010477                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381625725                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245105324                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143729915                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149432813                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264209                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7023854                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          540                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1065                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2286835                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8766369                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1896407                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162794                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184038814                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       318011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19235983                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18167                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7888                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1065                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1237295                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365107                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145297953                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14807084                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585527                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23010290                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20592269                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8203206                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.704194                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143876676                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143729915                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93753637                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261848999                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685803                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358045                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61619853                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045417                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75261347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626624                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172072                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29950177     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453466     27.18%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8378463     11.13%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292088      5.70%     83.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685166      4.90%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1809817      2.40%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1992134      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007577      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3692459      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75261347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3692459                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255610661                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376858210                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1231331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852590                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852590                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172896                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172896                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       656059402                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197154826                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189493571                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85259047                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30797889                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25033283                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2102313                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12985605                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12014494                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3252241                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89097                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30916353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170804635                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30797889                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15266735                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37571457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11283714                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6227806                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15143991                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       905603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83850434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46278977     55.19%     55.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3307327      3.94%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2662785      3.18%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6488228      7.74%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1745735      2.08%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2264752      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1638935      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          914625      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18549070     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83850434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361227                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.003361                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32344228                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6040849                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36127960                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243830                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9093558                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5258108                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41578                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204216006                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79092                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9093558                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34712428                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1359794                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1189619                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33947318                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3547709                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196994194                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31126                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1472354                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1101492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1327                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275854532                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919636560                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919636560                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169093671                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106760819                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40106                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22453                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9725616                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18364670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9341563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146380                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3065619                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186296368                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38560                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148005722                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       287005                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64345562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196523457                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5800                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83850434                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765116                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886963                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29002407     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18082729     21.57%     56.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11858618     14.14%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8767513     10.46%     80.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7540408      8.99%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3907320      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3349556      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627414      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       714469      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83850434                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         868212     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176343     14.45%     85.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175505     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123318267     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2106184      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16379      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14697268      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7867624      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148005722                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735953                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1220064                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008243                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381368946                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250681140                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144235616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149225786                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       554203                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7236163                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3058                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          651                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2381739                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9093558                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         555583                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81438                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186334930                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       408043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18364670                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9341563                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22180                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          651                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1258891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2439591                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145651454                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13785631                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2354267                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21446510                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20543679                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7660879                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.708340                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144331373                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144235616                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93994215                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265402006                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.691734                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354158                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99061023                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121656411                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64679286                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32760                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2107273                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74756875                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28961358     38.74%     38.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20761304     27.77%     66.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8451721     11.31%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4742210      6.34%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3883844      5.20%     89.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1576841      2.11%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1875396      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940530      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3563671      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74756875                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99061023                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121656411                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18088331                       # Number of memory references committed
system.switch_cpus1.commit.loads             11128507                       # Number of loads committed
system.switch_cpus1.commit.membars              16380                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17479646                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109616868                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2476717                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3563671                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257528901                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381770885                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43601                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1408613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99061023                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121656411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99061023                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860672                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860672                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161883                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161883                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655244098                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199375142                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188429767                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32760                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85259047                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31150538                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25350909                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2081908                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13288157                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12283950                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3209818                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91872                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34433878                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170131508                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31150538                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15493768                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35758196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10681453                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5335416                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16832255                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       836499                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84091570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48333374     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1931204      2.30%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2520270      3.00%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3791117      4.51%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3679807      4.38%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2794438      3.32%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1660300      1.97%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2487398      2.96%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16893662     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84091570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365363                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.995466                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35568621                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5218319                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34473021                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       267801                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8563807                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5275277                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203570247                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8563807                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37454269                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1015489                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1462253                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32811136                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2784610                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     197654265                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          837                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1202201                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       874932                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           55                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275420367                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    920554492                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    920554492                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171255642                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104164703                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42094                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23827                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7868074                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18317897                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9711765                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       188577                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3289127                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183694972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39982                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147970035                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       272225                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59720157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181664854                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6546                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84091570                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759630                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896856                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29110374     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18521021     22.02%     56.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11991982     14.26%     70.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8145263      9.69%     80.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7616192      9.06%     89.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4067540      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2994333      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       898125      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       746740      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84091570                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         726683     69.25%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149484     14.25%     83.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173189     16.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123132859     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2089947      1.41%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16718      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14604219      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8126292      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147970035                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735535                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1049358                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007092                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381353220                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    243455935                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143820755                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149019393                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       501235                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7016986                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2055                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          864                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2468309                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          168                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8563807                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         591625                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98262                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183734959                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1258272                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18317897                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9711765                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23264                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         74295                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          864                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1276107                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1170491                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2446598                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145140837                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13747836                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2829195                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21695876                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20328089                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7948040                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.702351                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143858671                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143820755                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92405524                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        259514077                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.686868                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356071                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100295567                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    123267487                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60467716                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33436                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2116391                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75527763                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.632082                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.152620                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29016645     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21755451     28.80%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8006364     10.60%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4586770      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3830625      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1904024      2.52%     91.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1862261      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       802172      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3763451      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75527763                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100295567                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     123267487                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18544367                       # Number of memory references committed
system.switch_cpus2.commit.loads             11300911                       # Number of loads committed
system.switch_cpus2.commit.membars              16718                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17679446                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111108905                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2515175                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3763451                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           255499515                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          376038694                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1167477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100295567                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            123267487                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100295567                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850078                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850078                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.176363                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.176363                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       653142389                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198652489                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187991656                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33436                       # number of misc regfile writes
system.l2.replacements                          39813                       # number of replacements
system.l2.tagsinuse                      32767.987966                       # Cycle average of tags in use
system.l2.total_refs                          2076652                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72581                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.611510                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           922.975502                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.964331                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6052.985553                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.338344                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5131.934199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.401244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3780.742082                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6811.607764                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4982.741893                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5060.297053                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028167                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.184722                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.156614                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.115379                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.207874                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.152061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.154428                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81038                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55860                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43103                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  180001                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            67444                       # number of Writeback hits
system.l2.Writeback_hits::total                 67444                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81038                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55860                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43103                       # number of demand (read+write) hits
system.l2.demand_hits::total                   180001                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81038                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55860                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43103                       # number of overall hits
system.l2.overall_hits::total                  180001                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14420                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16109                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9243                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39809                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14420                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9245                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39811                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14420                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16109                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9245                       # number of overall misses
system.l2.overall_misses::total                 39811                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       466345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    787020750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       524634                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    841327807                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       551497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    489865915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2119756948                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data        86568                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         86568                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       466345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    787020750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       524634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    841327807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       551497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    489952483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2119843516                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       466345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    787020750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       524634                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    841327807                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       551497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    489952483                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2119843516                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95458                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71969                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        52346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              219810                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        67444                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             67444                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95458                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71969                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        52348                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               219812                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95458                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71969                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        52348                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              219812                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.151061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.223832                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.176575                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181106                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.151061                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.223832                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.176607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181114                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.151061                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.223832                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.176607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181114                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        42395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54578.415395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40356.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52227.190204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42422.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52998.584334                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53248.183778                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        43284                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        43284                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        42395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54578.415395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40356.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52227.190204                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42422.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52996.482747                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53247.683203                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        42395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54578.415395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40356.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52227.190204                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42422.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52996.482747                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53247.683203                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14561                       # number of writebacks
system.l2.writebacks::total                     14561                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14420                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9243                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39809                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39811                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39811                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       403781                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    704031123                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       450644                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    748091250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       477099                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    436136864                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1889590761                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        74313                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        74313                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       403781                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    704031123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       450644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    748091250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       477099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    436211177                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1889665074                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       403781                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    704031123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       450644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    748091250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       477099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    436211177                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1889665074                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.151061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.223832                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.176575                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.181106                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.151061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.223832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.176607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181114                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.151061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.223832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.176607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181114                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36707.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48823.240153                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34664.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46439.335154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36699.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47185.639295                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47466.421186                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 37156.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 37156.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36707.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48823.240153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 34664.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46439.335154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36699.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47183.469659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47465.903243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36707.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48823.240153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 34664.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46439.335154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36699.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47183.469659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47465.903243                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996604                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015693062                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843363.088929                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996604                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15685401                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15685401                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15685401                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15685401                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15685401                       # number of overall hits
system.cpu0.icache.overall_hits::total       15685401                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       556774                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       556774                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       556774                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       556774                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       556774                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       556774                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15685413                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15685413                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15685413                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15685413                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15685413                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15685413                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46397.833333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46397.833333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46397.833333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46397.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46397.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46397.833333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       478015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       478015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       478015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       478015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       478015                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       478015                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43455.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43455.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43455.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43455.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43455.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43455.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95458                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191907455                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95714                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2005.009246                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495663                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504337                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11642862                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11642862                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709462                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709462                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17287                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17287                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19352324                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19352324                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19352324                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19352324                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355478                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355478                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           63                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       355541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        355541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       355541                       # number of overall misses
system.cpu0.dcache.overall_misses::total       355541                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10200007489                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10200007489                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2701124                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2701124                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10202708613                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10202708613                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10202708613                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10202708613                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11998340                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11998340                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17287                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19707865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19707865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19707865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19707865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029627                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029627                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018041                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018041                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018041                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018041                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28693.779894                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28693.779894                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42874.984127                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42874.984127                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28696.292729                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28696.292729                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28696.292729                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28696.292729                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21773                       # number of writebacks
system.cpu0.dcache.writebacks::total            21773                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       260020                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       260020                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           63                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       260083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       260083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       260083                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       260083                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95458                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95458                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95458                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95458                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1574737762                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1574737762                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1574737762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1574737762                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1574737762                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1574737762                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004844                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004844                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004844                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004844                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16496.655723                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16496.655723                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16496.655723                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16496.655723                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16496.655723                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16496.655723                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996968                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020224730                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056904.697581                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996968                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15143975                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15143975                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15143975                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15143975                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15143975                       # number of overall hits
system.cpu1.icache.overall_hits::total       15143975                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       708334                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       708334                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       708334                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       708334                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       708334                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       708334                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15143991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15143991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15143991                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15143991                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15143991                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15143991                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44270.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44270.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44270.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44270.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44270.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44270.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       539529                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       539529                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       539529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       539529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       539529                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       539529                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41502.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41502.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41502.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41502.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41502.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41502.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71969                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181171816                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72225                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2508.436359                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.718047                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.281953                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901242                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098758                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10473014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10473014                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6927065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6927065                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21797                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21797                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16380                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16380                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17400079                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17400079                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17400079                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17400079                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153925                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153925                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153925                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153925                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153925                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153925                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4910455821                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4910455821                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4910455821                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4910455821                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4910455821                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4910455821                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10626939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10626939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6927065                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6927065                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16380                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17554004                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17554004                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17554004                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17554004                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014484                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014484                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008769                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008769                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008769                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008769                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31901.613260                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31901.613260                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31901.613260                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31901.613260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31901.613260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31901.613260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20858                       # number of writebacks
system.cpu1.dcache.writebacks::total            20858                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81956                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81956                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81956                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81956                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81956                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81956                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71969                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71969                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71969                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71969                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1366663841                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1366663841                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1366663841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1366663841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1366663841                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1366663841                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18989.618322                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18989.618322                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18989.618322                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18989.618322                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18989.618322                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18989.618322                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997070                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020055660                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056563.830645                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997070                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16832239                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16832239                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16832239                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16832239                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16832239                       # number of overall hits
system.cpu2.icache.overall_hits::total       16832239                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       715830                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       715830                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       715830                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       715830                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       715830                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       715830                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16832255                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16832255                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16832255                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16832255                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16832255                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16832255                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 44739.375000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 44739.375000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 44739.375000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 44739.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 44739.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 44739.375000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       566983                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       566983                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       566983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       566983                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       566983                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       566983                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43614.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43614.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43614.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43614.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43614.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43614.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52348                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               174167714                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52604                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3310.921489                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.218486                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.781514                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911010                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088990                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10458030                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10458030                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7206118                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7206118                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17687                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17687                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16718                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16718                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17664148                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17664148                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17664148                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17664148                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       134109                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       134109                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2892                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2892                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       137001                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        137001                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       137001                       # number of overall misses
system.cpu2.dcache.overall_misses::total       137001                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4562398521                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4562398521                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    174215319                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    174215319                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4736613840                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4736613840                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4736613840                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4736613840                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10592139                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10592139                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7209010                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7209010                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17687                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16718                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16718                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17801149                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17801149                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17801149                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17801149                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012661                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012661                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000401                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007696                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007696                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007696                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007696                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34020.077109                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34020.077109                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 60240.428423                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60240.428423                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34573.571288                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34573.571288                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34573.571288                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34573.571288                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       680887                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 45392.466667                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24813                       # number of writebacks
system.cpu2.dcache.writebacks::total            24813                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81763                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81763                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2890                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2890                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84653                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84653                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84653                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84653                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52346                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52346                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52348                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52348                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52348                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52348                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    907986059                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    907986059                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        88568                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        88568                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    908074627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    908074627                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    908074627                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    908074627                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002941                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002941                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17345.853723                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17345.853723                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        44284                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        44284                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17346.882918                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17346.882918                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17346.882918                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17346.882918                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
