
--------------------------
 Variant Name: LoadsPmosTwoForSymmetricalOpAmpNonInvertingStage
 Number of circuits: 1
--------------------------
ğŸ“VoltageBiasLoad[p, 1][#instances=1,#ports=3]: [Out1(/out1),Out2(/out2),SourceLoad1(/sourceLoad1)]
â””â”€â”€ LoadPart1[#ports=3]: [Out1(/out1),Out2(/out2),Source(/sourceLoad1)]
    â””â”€â”€ ğŸ“VoltageBiasLoadPart[p, 1][#instances=2,#ports=3]: [Out1(/out1),Out2(/out2),Source(/source)]
        â”œâ”€â”€ TransistorStack1[#ports=3]: [In(/out1),Out(/out1),Source(/source)]
        â”‚   â””â”€â”€ ğŸ“VoltageBias[p, 2][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
        â”‚       â””â”€â”€ Transistor[#ports=3]: [Drain(/in),Gate(/out),Source(/source)]
        â”‚           â””â”€â”€ ğŸ“DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]
        â””â”€â”€ TransistorStack2[#ports=3]: [In(/out2),Out(/out2),Source(/source)]
            â””â”€â”€ ğŸ“VoltageBias[p, 2][#instances=1,#ports=3]: [In(/in),Out(/out),Source(/source)]
                â””â”€â”€ Transistor[#ports=3]: [Drain(/in),Gate(/out),Source(/source)]
                    â””â”€â”€ ğŸ“DiodeTransistor[p, 1][#instances=0,#ports=3]: [Drain(/drain),Gate(/drain),Source(/source)]

++++++++++++++++++++++++
********************************************************************************************************