
---------- Begin Simulation Statistics ----------
final_tick                               16607506270932                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125736                       # Simulator instruction rate (inst/s)
host_mem_usage                               17510892                       # Number of bytes of host memory used
host_op_rate                                   203258                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7952.67                       # Real time elapsed on the host
host_tick_rate                                7685928                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999936698                       # Number of instructions simulated
sim_ops                                    1616444665                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061124                       # Number of seconds simulated
sim_ticks                                 61123637511                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         18                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         1151                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       543706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         4720                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1087696                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         4720                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         18                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests         1214                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       546333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2881                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1093075                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2881                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         18                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests         1154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       543849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         4725                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1087984                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         4725                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         18                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests         1171                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       543749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2887                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1087901                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2887                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 43                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       338318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         689630                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       230540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        539302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        223576758                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       199517914                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249952267                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            404059379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.734358                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.734358                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           230304                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          230413                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 127446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      3350050                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        44000888                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.789677                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           118402390                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          36228619                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26276647                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     94525032                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        84932                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     43393893                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    603564574                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     82173771                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6765866                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    512057532                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         46503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        55214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3012558                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       115787                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents       108856                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1668978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1681072                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        664444457                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            509754962                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.583357                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        387608380                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.777132                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             511370816                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       795634165                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      434532117                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.361734                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.361734                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1319005      0.25%      0.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    392212597     75.60%     75.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      3432835      0.66%     76.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       893609      0.17%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     83681717     16.13%     92.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36822885      7.10%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       230426      0.04%     99.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       230327      0.04%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     518823401                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         460753                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads       921506                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       460631                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes       820524                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           10914006                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021036                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        7545010     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2428000     22.25%     91.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       940996      8.62%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     527957649                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1232468874                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    509294331                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    802353496                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         603564574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        518823401                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    199505089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1402585                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    306400170                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    183426990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.828501                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.556797                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     55605722     30.31%     30.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16007897      8.73%     39.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     19950465     10.88%     49.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20314252     11.07%     60.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     19489777     10.63%     71.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     16539069      9.02%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15995331      8.72%     89.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10850437      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8674040      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    183426990                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.826537                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     14948381                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      6601643                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     94525032                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     43393893                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      222471230                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               183554436                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   3448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        223592974                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       199536125                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249984420                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            404111551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.734264                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.734264                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads           230369                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          230477                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 129022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3352601                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        44010897                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.790053                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           118421008                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          36236224                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       26292396                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     94526630                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        85061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     43402009                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    603625326                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     82184784                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6766660                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    512126553                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         46698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        53576                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3015298                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       114341                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents       109673                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1670925                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1681676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        664506622                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            509821856                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.583373                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        387655235                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.777497                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             511439386                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       795729316                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      434581611                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.361909                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.361909                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1321323      0.25%      0.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    392261037     75.60%     75.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3433347      0.66%     76.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       893706      0.17%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     83691863     16.13%     92.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36831054      7.10%     99.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       230492      0.04%     99.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       230391      0.04%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     518893213                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses         460883                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads       921766                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       460760                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes       821162                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           10916379                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.021038                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        7542650     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2428825     22.25%     91.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       944904      8.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     528027386                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1232606837                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    509361096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    802423099                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         603625326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        518893213                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    199513770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1400384                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    306378294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    183425414                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.828906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.556877                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     55588621     30.31%     30.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16012259      8.73%     39.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     19951820     10.88%     49.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20318386     11.08%     60.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19490814     10.63%     71.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     16534518      9.01%     80.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15997078      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10851502      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8680416      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    183425414                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.826917                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     14931306                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      6585872                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     94526630                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     43402009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      222512466                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               183554436                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   3398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        223616340                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       199552618                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249999939                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            404136767                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.734218                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.734218                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads           230364                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          230475                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 125319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      3350723                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        44008995                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.790174                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           118420897                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          36234838                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       26285948                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     94544323                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        84867                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     43401248                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    603685204                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     82186059                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6767452                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    512148742                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         46493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        53795                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       3013414                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       114372                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents       109066                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1669271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1681452                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        664556486                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            509846280                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.583361                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        387676501                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.777630                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             511462038                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       795766496                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      434609651                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.361993                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.361993                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1319151      0.25%      0.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    392285606     75.60%     75.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3433457      0.66%     76.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       893745      0.17%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     76.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     83694292     16.13%     92.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36829074      7.10%     99.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead       230486      0.04%     99.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       230387      0.04%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     518916198                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses         460873                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads       921746                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       460751                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes       820588                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           10914206                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.021033                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        7546270     69.14%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     69.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2428339     22.25%     91.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       939597      8.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     528050380                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1232656169                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    509385529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    802517451                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         603685204                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        518916198                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    199548294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1402200                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    306498262                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    183429117                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.828974                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.556636                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     55575937     30.30%     30.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16015739      8.73%     39.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     19959522     10.88%     49.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20321943     11.08%     60.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19489085     10.62%     71.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     16540304      9.02%     80.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     16001611      8.72%     89.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10851748      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8673228      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    183429117                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.827043                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     14968478                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6617673                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     94544323                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     43401248                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      222510327                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               183554436                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   3440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        223619058                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       199560600                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            404136868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.734218                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.734218                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           230372                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          230479                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 132169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3350918                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        44013971                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.790542                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           118446655                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          36239571                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       26295315                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     94561697                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        85157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     43411152                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    603790666                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     82207084                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6770223                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    512216362                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         46518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        49623                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3014474                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       110142                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents       110237                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1669455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1681463                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        664608353                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            509909836                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.583385                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        387722236                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.777976                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             511528654                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       795868252                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      434666389                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.361994                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.361994                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1319399      0.25%      0.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    392328704     75.60%     75.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3433548      0.66%     76.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       893716      0.17%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     76.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     83716147     16.13%     92.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36834189      7.10%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       230494      0.04%     99.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       230392      0.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     518986589                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         460887                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       921773                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       460764                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       821004                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           10921600                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.021044                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        7547931     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2428827     22.24%     91.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       944841      8.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     528127903                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1232797858                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    509449072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    802729133                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         603790666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        518986589                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    199653709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1402590                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    306628703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    183422267                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.829463                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.556868                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     55567860     30.30%     30.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16007556      8.73%     39.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     19960140     10.88%     49.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20317994     11.08%     60.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19494930     10.63%     71.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     16536855      9.02%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15998258      8.72%     89.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10858164      5.92%     95.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8680510      4.73%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    183422267                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.827426                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     14917376                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      6572763                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     94561697                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     43411152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      222548320                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               183554436                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   3348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     98201330                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        98201330                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     98203171                       # number of overall hits
system.cpu0.dcache.overall_hits::total       98203171                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       526693                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        526697                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       526818                       # number of overall misses
system.cpu0.dcache.overall_misses::total       526822                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  22800138039                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22800138039                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  22800138039                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22800138039                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     98728023                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     98728027                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     98729989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     98729993                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.005335                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005335                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.005336                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005336                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43289.236878                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43288.908118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 43278.965485                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43278.636881                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       347155                       # number of writebacks
system.cpu0.dcache.writebacks::total           347155                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       178400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       178400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       178400                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       178400                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       348293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       348293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       348398                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       348398                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9292012353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9292012353                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   9292917780                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9292917780                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003528                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003528                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003529                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003529                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26678.722665                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26678.722665                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26673.281075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26673.281075                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347155                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     68438094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68438094                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       414754                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       414758                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  22113019845                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22113019845                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     68852848                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68852852                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.006024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 53315.989345                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53315.475157                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       178040                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       178040                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       236714                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       236714                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   8643555126                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8643555126                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 36514.760960                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36514.760960                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     29763236                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      29763236                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       111939                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       111939                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    687118194                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    687118194                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     29875175                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     29875175                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.003747                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003747                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6138.327071                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6138.327071                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       111579                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       111579                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    648457227                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    648457227                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  5811.642218                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  5811.642218                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1841                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1841                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1966                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.063581                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.063581                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       905427                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       905427                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.053408                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  8623.114286                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  8623.114286                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.567704                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           98551698                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347667                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           283.465782                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.003634                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.564069                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003913                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995242                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999156                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        790187611                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       790187611                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           20                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     66023009                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66023029                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           20                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     66023009                       # number of overall hits
system.cpu0.icache.overall_hits::total       66023029                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       203378                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        203381                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       203378                       # number of overall misses
system.cpu0.icache.overall_misses::total       203381                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   1040811147                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1040811147                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   1040811147                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1040811147                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           23                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     66226387                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66226410                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           23                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     66226387                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66226410                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.130435                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003071                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003071                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.130435                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003071                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003071                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5117.619148                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5117.543659                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5117.619148                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5117.543659                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       195795                       # number of writebacks
system.cpu0.icache.writebacks::total           195795                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         7065                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7065                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         7065                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7065                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       196313                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       196313                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       196313                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       196313                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    942026364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    942026364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    942026364                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    942026364                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4798.593899                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4798.593899                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4798.593899                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4798.593899                       # average overall mshr miss latency
system.cpu0.icache.replacements                195795                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           20                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     66023009                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66023029                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       203378                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       203381                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   1040811147                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1040811147                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     66226387                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66226410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003071                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003071                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5117.619148                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5117.543659                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         7065                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7065                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       196313                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       196313                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    942026364                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    942026364                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4798.593899                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4798.593899                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.495819                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66219345                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           196316                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           337.309975                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.526655                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   510.969164                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001029                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.997987                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999015                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        530007596                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       530007596                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         433117                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       257132                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       375706                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          763                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          763                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        110866                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       110866                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       433117                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       588416                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1044015                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1632431                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25094400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     44468608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            69563008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        89899                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                5753536                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        634634                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.009253                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.095744                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              628762     99.07%     99.07% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                5872      0.93%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          634634                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       723805137                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      196138599                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      347578048                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       194100                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       261434                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         455534                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       194100                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       261434                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        455534                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2202                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        86229                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        88438                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2202                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        86229                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        88438                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     89575002                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   8068777812                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8158352814                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     89575002                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   8068777812                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8158352814                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       196302                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       347663                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       543972                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       196302                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       347663                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       543972                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.011217                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.248025                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.162578                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.011217                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.248025                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.162578                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 40678.929155                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 93573.830289                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 92249.404261                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 40678.929155                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 93573.830289                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 92249.404261                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        89888                       # number of writebacks
system.cpu0.l2cache.writebacks::total           89888                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2202                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        86229                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        88431                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2202                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        86229                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        88431                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     88841736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8040063555                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8128905291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     88841736                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8040063555                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8128905291                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.011217                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.248025                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.162565                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.011217                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.248025                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.162565                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 40345.929155                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93240.830289                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 91923.706517                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 40345.929155                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93240.830289                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 91923.706517                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                89888                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       198996                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       198996                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       198996                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       198996                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       343713                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       343713                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       343713                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       343713                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          763                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          763                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          763                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          763                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       104600                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       104600                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         6266                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         6266                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    181064421                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    181064421                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       110866                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       110866                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.056519                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.056519                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 28896.332748                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 28896.332748                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         6266                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         6266                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    178977843                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    178977843                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.056519                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.056519                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28563.332748                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28563.332748                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       194100                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       156834                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       350934                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2202                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        79963                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        82172                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     89575002                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7887713391                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   7977288393                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       196302                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       236797                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       433106                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.011217                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.337686                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.189727                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 40678.929155                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98642.039331                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 97080.372791                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2202                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        79963                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        82165                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     88841736                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7861085712                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   7949927448                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.011217                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.337686                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189711                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 40345.929155                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 98309.039331                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96755.643498                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2761.278783                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1087444                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           92853                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           11.711458                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   209.481104                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     1.015555                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.297748                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   403.628992                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2146.855384                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.051143                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000248                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000073                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.098542                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.524135                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.674140                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2965                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1227                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          473                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1169                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.723877                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        17491957                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       17491957                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  61123627511                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31411.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31411.numOps                      0                       # Number of Ops committed
system.cpu0.thread31411.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     98216663                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        98216663                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     98218508                       # number of overall hits
system.cpu1.dcache.overall_hits::total       98218508                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       527351                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        527355                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       527476                       # number of overall misses
system.cpu1.dcache.overall_misses::total       527480                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  22717513413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22717513413                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  22717513413                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22717513413                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     98744014                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98744018                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     98745984                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98745988                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005341                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005341                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.005342                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005342                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43078.544296                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43078.217544                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 43068.335646                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43068.009049                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       348073                       # number of writebacks
system.cpu1.dcache.writebacks::total           348073                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       178255                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       178255                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       178255                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       178255                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       349096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       349096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       349201                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       349201                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   9262283445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9262283445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   9263203524                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9263203524                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003535                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003535                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003536                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003536                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26532.195857                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26532.195857                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26526.852798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26526.852798                       # average overall mshr miss latency
system.cpu1.dcache.replacements                348073                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     68449500                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       68449500                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       415329                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       415333                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  22037339268                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22037339268                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     68864829                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     68864833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006031                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006031                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 53059.957932                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53059.446921                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       177895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       177895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       237434                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       237434                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   8621163540                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8621163540                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003448                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003448                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 36309.726240                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36309.726240                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     29767163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      29767163                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       112022                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       112022                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    680174145                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    680174145                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     29879185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     29879185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.003749                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003749                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  6071.790764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6071.790764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          360                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          360                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       111662                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111662                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    641119905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    641119905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.003737                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003737                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  5741.612232                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5741.612232                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1845                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       920079                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       920079                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  8762.657143                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  8762.657143                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.567777                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           98567825                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           348585                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           282.765538                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.003634                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   509.564143                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.003913                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.995242                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999156                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        790316489                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       790316489                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     66028051                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        66028071                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     66028051                       # number of overall hits
system.cpu1.icache.overall_hits::total       66028071                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       205222                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        205225                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       205222                       # number of overall misses
system.cpu1.icache.overall_misses::total       205225                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   1048346271                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1048346271                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   1048346271                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1048346271                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     66233273                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     66233296                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     66233273                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     66233296                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.130435                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.003098                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003099                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.130435                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.003098                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003099                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst  5108.352277                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5108.277603                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst  5108.352277                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5108.277603                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       197625                       # number of writebacks
system.cpu1.icache.writebacks::total           197625                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         7077                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7077                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         7077                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7077                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       198145                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       198145                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       198145                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       198145                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    948717666                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    948717666                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    948717666                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    948717666                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.002992                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002992                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.002992                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002992                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  4787.997002                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  4787.997002                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  4787.997002                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  4787.997002                       # average overall mshr miss latency
system.cpu1.icache.replacements                197625                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     66028051                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       66028071                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       205222                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       205225                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   1048346271                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1048346271                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     66233273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     66233296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.003098                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003099                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst  5108.352277                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5108.277603                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         7077                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7077                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       198145                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       198145                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    948717666                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    948717666                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.002992                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002992                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  4787.997002                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  4787.997002                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.494745                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           66226219                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           198148                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           334.226028                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.526654                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   510.968091                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.001029                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.997985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999013                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        530064516                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       530064516                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         435674                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       256638                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       375793                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          644                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          644                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        111059                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       111059                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       435674                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       593909                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      1046531                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            1640440                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25328704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     44586112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            69914816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        86745                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                5551680                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        634110                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.006461                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.080120                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              630013     99.35%     99.35% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                4097      0.65%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          634110                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       727426512                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy      197969099                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      348453179                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst       196051                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       263432                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         459483                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst       196051                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       263432                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        459483                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         2082                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        85149                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        87238                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         2082                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        85149                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        87238                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     87784461                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   8031481812                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   8119266273                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     87784461                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   8031481812                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   8119266273                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst       198133                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       348581                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       546721                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst       198133                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       348581                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       546721                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.010508                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.244273                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.159566                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.010508                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.244273                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.159566                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 42163.525937                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 94322.679209                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 93070.293599                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 42163.525937                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 94322.679209                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 93070.293599                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        86733                       # number of writebacks
system.cpu1.l2cache.writebacks::total           86733                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         2082                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        85149                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        87231                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         2082                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        85149                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        87231                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     87091155                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   8003127195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   8090218350                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     87091155                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   8003127195                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   8090218350                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.010508                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.244273                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.159553                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.010508                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.244273                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.159553                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 41830.525937                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 93989.679209                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 92744.762183                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 41830.525937                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 93989.679209                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 92744.762183                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                86733                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       199361                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       199361                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       199361                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       199361                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       346103                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       346103                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       346103                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       346103                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          644                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          644                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          644                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       105369                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       105369                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         5690                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         5690                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    171277218                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    171277218                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       111059                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       111059                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.051234                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.051234                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 30101.444288                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 30101.444288                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         5690                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         5690                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    169382448                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    169382448                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.051234                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.051234                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 29768.444288                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 29768.444288                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst       196051                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       158063                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       354114                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         2082                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        79459                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        81548                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     87784461                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7860204594                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   7947989055                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst       198133                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       237522                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       435662                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.010508                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.334533                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.187182                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 42163.525937                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 98921.514165                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 97463.936025                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         2082                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        79459                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        81541                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     87091155                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   7833744747                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   7920835902                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.010508                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.334533                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.187166                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 41830.525937                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 98588.514165                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97139.302952                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2949.837668                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1092829                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           89901                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           12.155916                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   148.503532                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.024685                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   452.723830                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2342.585620                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.036256                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000738                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.110528                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.571920                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.720175                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         3168                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1253                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1351                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        17575165                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       17575165                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  61123627511                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31411.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31411.numOps                      0                       # Number of Ops committed
system.cpu1.thread31411.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     98217853                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        98217853                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     98219698                       # number of overall hits
system.cpu2.dcache.overall_hits::total       98219698                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       526638                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        526642                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       526763                       # number of overall misses
system.cpu2.dcache.overall_misses::total       526767                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  22749847047                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22749847047                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  22749847047                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22749847047                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     98744491                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     98744495                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     98746461                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     98746465                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.005333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005333                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.005335                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005335                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 43198.263412                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43197.935309                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 43188.012535                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43187.684587                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       347199                       # number of writebacks
system.cpu2.dcache.writebacks::total           347199                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       178305                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       178305                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       178305                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       178305                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       348333                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       348333                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       348438                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       348438                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   9274414302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9274414302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   9275121261                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9275121261                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.003528                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003528                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.003529                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003529                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26625.138307                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26625.138307                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26619.143896                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26619.143896                       # average overall mshr miss latency
system.cpu2.dcache.replacements                347199                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68449138                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68449138                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       414688                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       414692                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  22058386200                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22058386200                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68863826                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68863830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.006022                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006022                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 53192.728509                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53192.215427                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       177947                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       177947                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       236741                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       236741                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   8621609094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8621609094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 36417.895903                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36417.895903                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     29768715                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      29768715                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       111950                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       111950                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    691460847                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    691460847                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     29880665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     29880665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003747                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003747                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  6176.514935                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  6176.514935                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          358                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          358                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       111592                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111592                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    652805208                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    652805208                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003735                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  5849.928382                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  5849.928382                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1845                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.567274                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           98568268                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           347711                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           283.477566                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     2.003641                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   509.563633                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.003913                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.995241                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999155                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        790319431                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       790319431                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     66037021                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        66037041                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     66037021                       # number of overall hits
system.cpu2.icache.overall_hits::total       66037041                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       203484                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        203487                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       203484                       # number of overall misses
system.cpu2.icache.overall_misses::total       203487                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   1038349278                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1038349278                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   1038349278                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1038349278                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     66240505                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     66240528                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     66240505                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     66240528                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.130435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.003072                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003072                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.130435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.003072                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003072                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst  5102.854662                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5102.779431                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst  5102.854662                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5102.779431                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       195896                       # number of writebacks
system.cpu2.icache.writebacks::total           195896                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         7070                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7070                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         7070                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7070                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       196414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       196414                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       196414                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       196414                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    940593465                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    940593465                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    940593465                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    940593465                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002965                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002965                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002965                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002965                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  4788.831066                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4788.831066                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  4788.831066                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4788.831066                       # average overall mshr miss latency
system.cpu2.icache.replacements                195896                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     66037021                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       66037041                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       203484                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       203487                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   1038349278                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1038349278                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     66240505                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     66240528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.003072                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003072                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst  5102.854662                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5102.779431                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         7070                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7070                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       196414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       196414                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    940593465                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    940593465                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002965                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  4788.831066                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4788.831066                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          511.496050                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           66233458                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           196417                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           337.208378                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.526582                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   510.969467                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001028                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.997987                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999016                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        530120641                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       530120641                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         433247                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       257169                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       375823                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          761                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          761                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        110881                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       110881                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       433247                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       588719                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1044143                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1632862                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25107328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     44474240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            69581568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        89908                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                5754112                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        634786                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.009263                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.095798                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              628906     99.07%     99.07% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                5880      0.93%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          634786                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       723997611                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy      196239830                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      347620010                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst       194202                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       261473                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         455675                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst       194202                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       261473                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        455675                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         2201                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        86234                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        88442                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         2201                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        86234                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        88442                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     87683229                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   8050796811                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   8138480040                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     87683229                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   8050796811                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   8138480040                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst       196403                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       347707                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       544117                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst       196403                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       347707                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       544117                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.011207                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.248008                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.162542                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.011207                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.248008                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.162542                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 39837.905043                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 93359.890658                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 92020.533683                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 39837.905043                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 93359.890658                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 92020.533683                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        89897                       # number of writebacks
system.cpu2.l2cache.writebacks::total           89897                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         2201                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        86234                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        88435                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         2201                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        86234                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        88435                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     86950296                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   8022080889                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   8109031185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     86950296                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   8022080889                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   8109031185                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.011207                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.248008                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.162529                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.011207                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.248008                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.162529                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 39504.905043                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 93026.890658                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 91694.817493                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 39504.905043                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 93026.890658                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 91694.817493                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                89897                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       199032                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       199032                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       199032                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       199032                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       343819                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       343819                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       343819                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       343819                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          761                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          761                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          761                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          761                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       104617                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       104617                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         6264                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         6264                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    185314167                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    185314167                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       110881                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       110881                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.056493                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.056493                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 29583.998563                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 29583.998563                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         6264                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         6264                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    183228255                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    183228255                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.056493                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.056493                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 29250.998563                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 29250.998563                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst       194202                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       156856                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       351058                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         2201                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        79970                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        82178                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     87683229                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7865482644                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   7953165873                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst       196403                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       236826                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       433236                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.011207                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.337674                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.189684                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 39837.905043                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98355.416331                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 96779.744859                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         2201                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        79970                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        82171                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     86950296                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   7838852634                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   7925802930                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.011207                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.337674                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189668                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 39504.905043                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 98022.416331                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96454.989351                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2761.305041                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1087729                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           92862                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           11.713392                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   208.469763                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     1.015554                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.297680                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   404.607058                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2146.914985                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.050896                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000248                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000073                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.098781                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.524149                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.674147                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2965                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1228                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1169                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.723877                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        17496526                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       17496526                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  61123627511                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31411.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31411.numOps                      0                       # Number of Ops committed
system.cpu2.thread31411.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     98234913                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        98234913                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     98236758                       # number of overall hits
system.cpu3.dcache.overall_hits::total       98236758                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       526346                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        526350                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       526471                       # number of overall misses
system.cpu3.dcache.overall_misses::total       526475                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  22729274307                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22729274307                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  22729274307                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22729274307                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     98761259                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     98761263                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     98763229                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     98763233                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.005329                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005330                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.005331                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005331                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 43183.142471                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43182.814300                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 43172.889498                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43172.561483                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       347220                       # number of writebacks
system.cpu3.dcache.writebacks::total           347220                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       178103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       178103                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       178103                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       178103                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       348243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       348243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       348348                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       348348                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   9248343066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9248343066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   9249050025                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9249050025                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003526                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003526                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003527                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003527                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26557.154246                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26557.154246                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26551.178778                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26551.178778                       # average overall mshr miss latency
system.cpu3.dcache.replacements                347220                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     68466089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       68466089                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       414497                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       414501                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  22048362234                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22048362234                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     68880586                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     68880590                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.006018                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006018                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 53193.056244                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53192.542923                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       177742                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       177742                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       236755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       236755                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   8606405313                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8606405313                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003437                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003437                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 36351.525049                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 36351.525049                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     29768824                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      29768824                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       111849                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       111849                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    680912073                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    680912073                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     29880673                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     29880673                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003743                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003743                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  6087.779712                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  6087.779712                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          361                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          361                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       111488                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111488                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    641937753                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    641937753                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  5757.908950                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  5757.908950                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1845                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1845                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1970                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.063452                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.063452                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          105                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       706959                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.053299                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  6732.942857                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.564299                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98585221                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           347732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           283.509200                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16546382634753                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.003641                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.560658                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003913                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995236                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999149                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        790453596                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       790453596                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     66050625                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        66050645                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     66050625                       # number of overall hits
system.cpu3.icache.overall_hits::total       66050645                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst       203430                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        203433                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst       203430                       # number of overall misses
system.cpu3.icache.overall_misses::total       203433                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst   1041268023                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1041268023                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst   1041268023                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1041268023                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           23                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     66254055                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     66254078                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           23                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     66254055                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     66254078                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.130435                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003070                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.130435                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003070                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst  5118.556865                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5118.481382                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst  5118.556865                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5118.481382                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       195892                       # number of writebacks
system.cpu3.icache.writebacks::total           195892                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         7020                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7020                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         7020                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7020                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst       196410                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       196410                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst       196410                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       196410                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    941579811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    941579811                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    941579811                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    941579811                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002964                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  4793.950466                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  4793.950466                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  4793.950466                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  4793.950466                       # average overall mshr miss latency
system.cpu3.icache.replacements                195892                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     66050625                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       66050645                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst       203430                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       203433                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst   1041268023                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1041268023                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     66254055                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     66254078                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.003070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst  5118.556865                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5118.481382                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         7020                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7020                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst       196410                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       196410                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    941579811                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    941579811                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  4793.950466                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  4793.950466                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.492159                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           66247058                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           196413                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           337.284487                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.526657                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   510.965501                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001029                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.997979                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999008                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        530229037                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       530229037                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         433259                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       256443                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       373391                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          644                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          644                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        110886                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       110886                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       433259                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       588707                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1043972                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1632679                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25106816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     44476928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            69583744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        86733                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                5550912                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        631511                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.006427                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.079913                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              627452     99.36%     99.36% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                4059      0.64%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          631511                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       723981294                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy      196236166                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      347601364                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst       194332                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       262585                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         456917                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst       194332                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       262585                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        456917                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         2067                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        85143                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        87217                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         2067                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        85143                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        87217                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     88236342                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   8021152818                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   8109389160                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     88236342                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   8021152818                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   8109389160                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst       196399                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       347728                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       544134                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst       196399                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       347728                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       544134                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.010524                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.244855                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.160286                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.010524                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.244855                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.160286                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 42688.119013                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 94208.012614                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 92979.455381                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 42688.119013                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 94208.012614                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 92979.455381                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        86722                       # number of writebacks
system.cpu3.l2cache.writebacks::total           86722                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         2067                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        85143                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        87210                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         2067                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        85143                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        87210                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     87548031                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   7992800199                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   8080348230                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     87548031                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   7992800199                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   8080348230                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010524                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.244855                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.160273                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010524                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.244855                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.160273                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 42355.119013                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 93875.012614                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 92653.918473                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 42355.119013                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 93875.012614                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 92653.918473                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                86722                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       199181                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       199181                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       199181                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       199181                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       343713                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       343713                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       343713                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       343713                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          644                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          644                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          644                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          644                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       105205                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       105205                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         5681                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         5681                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    172833993                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    172833993                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       110886                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       110886                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.051233                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.051233                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 30423.163704                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 30423.163704                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         5681                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         5681                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    170942220                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    170942220                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.051233                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.051233                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 30090.163704                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 30090.163704                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst       194332                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       157380                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       351712                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         2067                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        79462                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        81536                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     88236342                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7848318825                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   7936555167                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst       196399                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       236842                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       433248                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.010524                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.335506                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.188197                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 42688.119013                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98768.201467                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 97338.049046                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         2067                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        79462                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        81529                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     87548031                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   7821857979                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   7909406010                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.010524                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.335506                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.188181                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 42355.119013                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 98435.201467                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97013.406395                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2948.246080                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1087672                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           89886                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           12.100572                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16546382633754                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   147.682003                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.024718                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   451.666583                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2342.872776                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.036055                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000738                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.110270                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.571990                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.719787                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1245                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1345                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.772461                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        17492638                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       17492638                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16546382643421                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  61123627511                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              327434                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        389538                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        107290                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             71685                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              23901                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             23901                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         327434                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       262065                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       258345                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       262077                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       258285                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1040772                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     11112128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     10950848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     11112640                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     10948352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 44123968                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            230411                       # Total snoops (count)
system.l3bus.snoopTraffic                    10158464                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             581803                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   581803    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               581803                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            342282705                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            58903678                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            58103814                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            58902690                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            58086176                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1494                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         9731                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst         1372                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         8656                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst         1494                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         9724                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst         1360                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         8662                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               42493                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1494                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         9731                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst         1372                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         8656                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst         1494                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         9724                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst         1360                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         8662                       # number of overall hits
system.l3cache.overall_hits::total              42493                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        76498                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          710                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        76493                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          707                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        76510                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          707                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        76481                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            308842                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        76498                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          710                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        76493                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          707                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        76510                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          707                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        76481                       # number of overall misses
system.l3cache.overall_misses::total           308842                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     57867075                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7558538562                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     58380561                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   7541411040                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     57067209                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   7541060724                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     58973967                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   7531052409                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  30404351547                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     57867075                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7558538562                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     58380561                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   7541411040                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     57067209                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   7541060724                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     58973967                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   7531052409                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  30404351547                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2202                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        86229                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         2082                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        85149                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         2201                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        86234                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         2067                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        85143                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          351335                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2202                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        86229                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         2082                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        85149                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         2201                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        86234                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         2067                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        85143                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         351335                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.321526                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.887149                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.341018                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.898343                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.321218                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.887237                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.342042                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.898265                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.879053                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.321526                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.887149                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.341018                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.898343                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.321218                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.887237                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.342042                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.898265                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.879053                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 81733.156780                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 98807.008837                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 82226.142254                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 98589.557737                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 80717.410184                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 98563.073115                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 83414.380481                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 98469.586028                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 98446.297936                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 81733.156780                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 98807.008837                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 82226.142254                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 98589.557737                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 80717.410184                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 98563.073115                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 83414.380481                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 98469.586028                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 98446.297936                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         158726                       # number of writebacks
system.l3cache.writebacks::total               158726                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        76498                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          710                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        76493                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          707                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        76510                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          707                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        76481                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       308814                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        76498                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          710                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        76493                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          707                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        76510                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          707                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        76481                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       308814                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     53151795                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7049061882                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     53651961                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   7031967660                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     52358589                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   7031504124                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     54265347                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   7021688949                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  28347650307                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     53151795                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7049061882                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     53651961                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   7031967660                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     52358589                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   7031504124                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     54265347                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   7021688949                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  28347650307                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.321526                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.887149                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.341018                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.898343                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.321218                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.887237                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.342042                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.898265                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.878973                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.321526                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.887149                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.341018                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.898343                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.321218                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.887237                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.342042                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.898265                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.878973                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75073.156780                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 92147.008837                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 75566.142254                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91929.557737                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 74057.410184                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 91903.073115                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 76754.380481                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 91809.586028                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 91795.224009                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75073.156780                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 92147.008837                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 75566.142254                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91929.557737                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 74057.410184                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 91903.073115                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 76754.380481                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 91809.586028                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 91795.224009                       # average overall mshr miss latency
system.l3cache.replacements                    230411                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       230812                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       230812                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       230812                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       230812                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       107290                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       107290                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       107290                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       107290                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data         5352                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data         4776                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data         5348                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data         4766                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            20242                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data          914                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          914                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          916                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          915                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           3659                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     79032555                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     79787466                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     83317599                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     81528057                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    323665677                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         6266                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         5690                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         6264                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         5681                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        23901                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.145867                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.160633                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.146232                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.161063                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.153090                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 86468.878556                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 87294.820569                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 90958.077511                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 89101.701639                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88457.413774                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          914                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          914                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          916                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          915                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         3659                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     72945315                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     73700226                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     77217039                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     75434157                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    299296737                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.145867                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.160633                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.146232                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.161063                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.153090                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79808.878556                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 80634.820569                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 84298.077511                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 82441.701639                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 81797.413774                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1494                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         4379                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst         1372                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         3880                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst         1494                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         4376                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst         1360                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         3896                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        22251                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        75584                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          710                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        75579                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          707                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        75594                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          707                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        75566                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       305183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     57867075                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7479506007                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     58380561                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   7461623574                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     57067209                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   7457743125                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     58973967                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data   7449524352                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  30080685870                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2202                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        79963                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         2082                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        79459                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         2201                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        79970                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         2067                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        79462                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       327434                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.321526                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.945237                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.341018                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.951170                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.321218                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.945279                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.342042                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.950970                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.932044                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 81733.156780                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98956.207756                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 82226.142254                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 98726.148454                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 80717.410184                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98655.225613                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 83414.380481                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98583.018183                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 98566.059938                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        75584                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          710                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        75579                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          707                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        75594                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          707                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        75566                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       305155                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     53151795                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   6976116567                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     53651961                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   6958267434                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     52358589                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6954287085                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     54265347                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   6946254792                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  28048353570                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.321526                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.945237                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.341018                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.951170                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.321218                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.945279                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.342042                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.950970                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.931959                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 75073.156780                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 92296.207756                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 75566.142254                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 92066.148454                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 74057.410184                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 91995.225613                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 76754.380481                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 91923.018183                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 91915.104029                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            56070.224289                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 380595                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               338102                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.125681                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16546782809844                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 56070.224289                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.855564                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.855564                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65198                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         5030                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        44246                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        15583                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.994843                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             11369094                       # Number of tag accesses
system.l3cache.tags.data_accesses            11369094                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    158726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     76496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     76492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     76508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       707.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     76477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002353557104                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8722                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8722                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              752859                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151450                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      308814                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     158726                       # Number of write requests accepted
system.mem_ctrls.readBursts                    308814                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   158726                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        49                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                308814                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               158726                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  122557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   32634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  10507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   9224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                    10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    55                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.403348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    505.555540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8720     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-48127            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8722                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.191355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.033648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.104931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2936     33.66%     33.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              158      1.81%     35.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2507     28.74%     64.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1442     16.53%     80.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              768      8.81%     89.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              405      4.64%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              221      2.53%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              108      1.24%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               65      0.75%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.40%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.17%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.17%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.08%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.02%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.02%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.07%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.02%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.03%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                2      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                3      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::67                2      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::69                2      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::81                1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110               1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8722                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                19764096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10158464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    323.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   61123486329                       # Total gap between requests
system.mem_ctrls.avgGap                     130734.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      4895744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      4895488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        45248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      4896512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        45248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      4894528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10154560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 741317.137610560399                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 80095756.721267551184                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 743411.253818499856                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 80091568.488851681352                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 740270.079506590730                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 80108321.418515190482                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 740270.079506590730                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 80075862.617292135954                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 166131474.066355317831                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        76498                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          710                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        76493                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          707                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        76510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          707                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        76481                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       158726                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     26615660                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   4176364364                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     27035855                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   4159479543                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     25857770                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   4158583391                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     27768326                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   4149885543                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2960022606352                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     37592.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     54594.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     38078.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     54377.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     36573.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     54353.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     39276.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     54260.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18648631.01                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           258000                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              13526                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        2                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  15898                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           27                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      4895872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      4895552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        45248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      4896640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        45248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      4894784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      19765888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        45248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        45248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       182016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10158464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10158464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        76498                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          710                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        76493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          707                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        76510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          707                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        76481                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         308842                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       158726                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        158726                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       741317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     80097851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       743411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     80092616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       740270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     80110416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       740270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     80080051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        323375519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       741317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       743411                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       740270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       740270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2977833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    166195345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       166195345                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    166195345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       741317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     80097851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       743411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     80092616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       740270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     80110416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       740270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     80080051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       489570864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               308805                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              158665                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         9698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         9668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         9571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         9782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         9873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         9775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         9516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         9562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         9691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         9763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         9590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         9627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         9814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         9652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         9791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         9757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         9488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         9460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         9739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         9193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         9108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         5090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5036                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         5105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         5000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         4881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         4883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         4852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         5076                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         5073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         5103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         4817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         4805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4769                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11349973392                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1028938260                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        16751590452                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36754.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54246.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              187980                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21443                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           13.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       258042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   115.940196                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    99.387872                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    74.548063                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       136650     52.96%     52.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        81582     31.62%     84.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        37595     14.57%     99.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1872      0.73%     99.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          100      0.04%     99.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           56      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           40      0.02%     99.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           27      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          120      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       258042                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              19763520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10154560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              323.336778                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              166.131474                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               44.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    804784597.344012                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1069930072.713595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1298931659.423887                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  596341767.839971                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21790604698.227776                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 47223879069.528961                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3616439533.325073                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  76400911398.403366                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1249.940522                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5099414328                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5505150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50519063183                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             305183                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       158726                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71685                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3659                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3659                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         305183                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       848095                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       848095                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 848095                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     29924352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     29924352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29924352                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            308842                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  308842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              308842                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           391009192                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          585411163                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       65097099                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     44567543                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3168251                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     34410984                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       33276035                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    96.701783                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8099581                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         2319                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        29879                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        27509                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         2370                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    199505791                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2919844                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    156634726                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.579628                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.824000                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     47562025     30.36%     30.36% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     32279421     20.61%     50.97% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     17354786     11.08%     62.05% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     16216280     10.35%     72.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8756816      5.59%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4360015      2.78%     80.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3357595      2.14%     82.92% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2533667      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     24214121     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    156634726                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249952267                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     404059379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           93114592                       # Number of memory references committed
system.switch_cpus0.commit.loads             63239416                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          36131579                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            458952                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          402675197                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      4795616                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       946210      0.23%      0.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    305810924     75.68%     75.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      3317719      0.82%     76.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       869934      0.22%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     63009940     15.59%     92.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     29645700      7.34%     99.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       229476      0.06%     99.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       229476      0.06%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    404059379                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     24214121                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        17777820                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     72067103                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         68489275                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     22080231                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       3012558                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     30458992                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       254185                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     651672681                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1163386                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           82173829                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           36228619                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                57714                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 1472                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      5124402                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             443608770                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           65097099                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     41403125                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            175041362                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        6521976                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          205                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         66226387                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        68263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    183426990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.900395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.361130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        59989378     32.70%     32.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         9084056      4.95%     37.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         8907882      4.86%     42.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8275618      4.51%     47.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         9160609      4.99%     52.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16612242      9.06%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         9880317      5.39%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7409529      4.04%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        54107359     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    183426990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354647                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.416770                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           66226420                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   59                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13313538                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       31285602                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        50544                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation       108856                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      13518708                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         3990                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  61123637511                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       3012558                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26825439                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       40243979                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         81097676                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     32247335                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     634066131                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       881639                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25424139                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1688127                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        276223                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           49                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    816932783                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1622976926                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1037580178                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           324172                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    521079971                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       295852673                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         84149135                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               735985775                       # The number of ROB reads
system.switch_cpus0.rob.writes             1233997399                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249952267                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          404059379                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       65105653                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     44566944                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3169126                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     34415490                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       33283674                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    96.711318                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8099623                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         2322                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        33722                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        29104                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         4618                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1132                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    199514360                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2921988                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    156631066                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.580022                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.824066                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     47547688     30.36%     30.36% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     32282644     20.61%     50.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     17351483     11.08%     62.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     16220173     10.36%     72.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8757815      5.59%     77.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4362107      2.78%     80.78% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3357051      2.14%     82.92% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2535519      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     24216586     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    156631066                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249984420                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     404111551                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           93126729                       # Number of memory references committed
system.switch_cpus1.commit.loads             63247544                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          36136361                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            459064                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          402727256                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      4796191                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       946281      0.23%      0.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    305850410     75.68%     75.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3318113      0.82%     76.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       870018      0.22%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     63018012     15.59%     92.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     29649653      7.34%     99.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       229532      0.06%     99.94% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       229532      0.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    404111551                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     24216586                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        17801602                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     72025895                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         68505311                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     22077305                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       3015298                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     30466712                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       254251                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     651716496                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1164251                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           82184839                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           36236224                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                57956                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1496                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      5142079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             443614957                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           65105653                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     41412401                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            175000995                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        6527602                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles         1315                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        17224                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         66233273                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        69010                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    183425414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.900488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.361072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        59984459     32.70%     32.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9085054      4.95%     37.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         8905995      4.86%     42.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8277302      4.51%     47.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         9160276      4.99%     52.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16617004      9.06%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         9880483      5.39%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7408110      4.04%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        54106731     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    183425414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354694                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.416803                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           66236361                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 3114                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13312564                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       31279085                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        50379                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation       109673                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      13522824                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         4005                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  61123637511                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       3015298                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26844283                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       40212601                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         81115937                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     32237292                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     634118383                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       874652                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25418138                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1689456                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        275977                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents           44                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands    816997733                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1623079560                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1037650508                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups           324324                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    521146072                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       295851655                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         84090930                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               736040391                       # The number of ROB reads
system.switch_cpus1.rob.writes             1234120892                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249984420                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          404111551                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       65110647                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     44576925                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      3169055                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     34418383                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33283236                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    96.701917                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8100838                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         2313                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        29887                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        27518                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses         2369                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    199548997                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2920609                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    156631156                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.580181                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.823899                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     47531829     30.35%     30.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     32286991     20.61%     50.96% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     17360447     11.08%     62.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     16221418     10.36%     72.40% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8758702      5.59%     77.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4362791      2.79%     80.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3360426      2.15%     82.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2535107      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     24213445     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    156631156                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249999939                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     404136767                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           93132143                       # Number of memory references committed
system.switch_cpus2.commit.loads             63251478                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          36138608                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating            459072                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          402752398                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      4796483                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       946333      0.23%      0.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    305869901     75.68%     75.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      3318337      0.82%     76.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     63021942     15.59%     92.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     29651129      7.34%     99.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       229536      0.06%     99.94% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       229536      0.06%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    404136767                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     24213445                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        17783206                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     72044604                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         68500460                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     22087430                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       3013414                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     30465582                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       254208                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     651805811                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1163717                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           82186116                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           36234838                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                57728                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 1471                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      5126946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             443698688                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           65110647                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     41411592                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            175040049                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        6523766                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          206                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         66240505                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        68320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    183429117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.901147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.360987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        59965575     32.69%     32.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         9085081      4.95%     37.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         8909926      4.86%     42.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8278322      4.51%     47.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         9162479      5.00%     52.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16616987      9.06%     61.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         9882795      5.39%     66.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7411161      4.04%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        54116791     29.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    183429117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.354721                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.417259                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           66240538                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   59                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13314820                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       31292822                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        50494                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation       109066                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      13520570                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         3994                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  61123637511                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       3013414                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26833137                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       40209048                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         81113633                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     32259882                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     634193426                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       887064                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25434126                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1686254                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        279532                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents           53                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands    817098940                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1623302297                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1037785034                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups           324221                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    521179381                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       295919356                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         84167824                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               736103475                       # The number of ROB reads
system.switch_cpus2.rob.writes             1234244500                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249999939                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          404136767                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       65120433                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     44580729                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3169140                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     34422939                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       33287509                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    96.701531                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8103761                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         2402                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        29896                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        27526                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         2370                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1010                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    199654408                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2920604                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    156611541                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.580505                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.823931                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     47509096     30.34%     30.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     32293726     20.62%     50.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     17358408     11.08%     62.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     16219398     10.36%     72.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8758628      5.59%     77.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4361382      2.78%     80.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3362485      2.15%     82.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2535544      1.62%     84.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     24212874     15.46%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    156611541                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     404136868                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           93132169                       # Number of memory references committed
system.switch_cpus3.commit.loads             63251494                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          36138617                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            459072                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          402752498                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      4796486                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       946334      0.23%      0.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    305869973     75.68%     75.92% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3318339      0.82%     76.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       870053      0.22%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     63021958     15.59%     92.55% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     29651139      7.34%     99.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       229536      0.06%     99.94% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       229536      0.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    404136868                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     24212874                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        17776860                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     72024990                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68522703                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     22083237                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3014474                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     30469013                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       254269                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     651924879                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1163583                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           82207137                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           36239571                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                57727                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1470                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      5121813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             443783313                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           65120433                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41418796                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            175037267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6526050                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          140                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         66254055                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        68287                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    183422267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.902011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.360886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        59938611     32.68%     32.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9085996      4.95%     37.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         8910219      4.86%     42.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8277982      4.51%     47.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         9163234      5.00%     52.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16621380      9.06%     61.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         9885031      5.39%     66.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7413187      4.04%     70.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        54126627     29.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    183422267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354774                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.417720                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           66254077                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   48                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16607506270932                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13319064                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       31310191                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        50641                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation       110237                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      13530471                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         4018                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  61123637511                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3014474                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26827937                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       40197812                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         81130770                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     32251271                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     634307778                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       877979                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25426694                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1690738                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        274467                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents           46                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands    817243699                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1623586954                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1037987935                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           324336                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    521179499                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       296064050                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         84148465                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               736189943                       # The number of ROB reads
system.switch_cpus3.rob.writes             1234468180                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          404136868                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
