

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Mon Apr  8 12:37:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.250|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2073601|    1|  2073601|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    0|  2073600|         4|          -|          -| 0 ~ 518400 |    no    |
        +----------+-----+---------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     60|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    147|
|Register         |        -|      -|     157|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     157|    207|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_fu_147_p2                        |     +    |      0|  0|  26|          19|           1|
    |in_stream_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |in_stream_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_i_i_fu_142_p2                  |   icmp   |      0|  0|  18|          20|          20|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  60|          45|          26|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_done                       |   9|          2|    1|          2|
    |in_stream_data_V_0_data_out   |   9|          2|   32|         64|
    |in_stream_data_V_0_state      |  15|          3|    2|          6|
    |in_stream_data_V_TDATA_blk_n  |   9|          2|    1|          2|
    |p_0171_rec_i_i_reg_127        |   9|          2|   19|         38|
    |packets_cast_loc_blk_n        |   9|          2|    1|          2|
    |packets_cast_loc_out_blk_n    |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    |src_bw_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |src_bw_data_stream_0_V_din    |  27|          5|    8|         40|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 147|         30|   68|        166|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   5|   0|    5|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |in_stream_data_V_0_payload_A  |  32|   0|   32|          0|
    |in_stream_data_V_0_payload_B  |  32|   0|   32|          0|
    |in_stream_data_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_data_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_data_V_0_state      |   2|   0|    2|          0|
    |p_0171_rec_i_i_reg_127        |  19|   0|   19|          0|
    |packets_cast_loc_rea_reg_188  |  20|   0|   20|          0|
    |r_reg_196                     |  19|   0|   19|          0|
    |start_once_reg                |   1|   0|    1|          0|
    |tmp_72_reg_201                |   8|   0|    8|          0|
    |tmp_73_reg_206                |   8|   0|    8|          0|
    |tmp_74_reg_211                |   8|   0|    8|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 157|   0|  157|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|start_out                      | out |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|start_write                    | out |    1| ap_ctrl_hs |       Loop_1_proc      | return value |
|packets_cast_loc_dout          |  in |   20|   ap_fifo  |    packets_cast_loc    |    pointer   |
|packets_cast_loc_empty_n       |  in |    1|   ap_fifo  |    packets_cast_loc    |    pointer   |
|packets_cast_loc_read          | out |    1|   ap_fifo  |    packets_cast_loc    |    pointer   |
|in_stream_data_V_TDATA         |  in |   32|    axis    |    in_stream_data_V    |    pointer   |
|in_stream_data_V_TVALID        |  in |    1|    axis    |    in_stream_data_V    |    pointer   |
|in_stream_data_V_TREADY        | out |    1|    axis    |    in_stream_data_V    |    pointer   |
|src_bw_data_stream_0_V_din     | out |    8|   ap_fifo  | src_bw_data_stream_0_V |    pointer   |
|src_bw_data_stream_0_V_full_n  |  in |    1|   ap_fifo  | src_bw_data_stream_0_V |    pointer   |
|src_bw_data_stream_0_V_write   | out |    1|   ap_fifo  | src_bw_data_stream_0_V |    pointer   |
|packets_cast_loc_out_din       | out |   20|   ap_fifo  |  packets_cast_loc_out  |    pointer   |
|packets_cast_loc_out_full_n    |  in |    1|   ap_fifo  |  packets_cast_loc_out  |    pointer   |
|packets_cast_loc_out_write     | out |    1|   ap_fifo  |  packets_cast_loc_out  |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

