
                                 PrimeTime (R)

              Version S-2021.06-SP5-2 for linux64 - Sep 20, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
source common_setup.tcl
source pt_setup.tcl
hamming_lowpass.v
hamming_lowpass.v
read_verilog $NETLIST_FILES
1
current_design $DESIGN_NAME
Information: current_design won't return any data before link (DES-071)
link_design -verbose
Loading verilog file '/home1/std14/ASIC/ASIC_PROJECT/syn/net/hamming_lowpass.v'
Loading db file '/tools/edk/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db'
Linking design hamming_lowpass...

Libraries used to link hamming_lowpass:
  saed90nm_max

Information: 205 (91.52%) library cells are unused in library saed90nm_max..... (LNK-045)
Information: total 205 library cells are unused (LNK-046)
Design 'hamming_lowpass' was successfully linked.
Information: There are 695 leaf cells, ports, hiers and 1040 nets in the design (LNK-047)
1
source ../syn/scr/hamming_lowpass.con
Information: Issuing set_operating_conditions for setting analysis mode on_chip_variation. (PTE-037)
set_operating_conditions -analysis_type on_chip_variation  -library [get_libs {saed90nm_max.db:saed90nm_max}] 
1
1
update_timing
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Information: Building multi voltage information for entire design. (MV-022)
1
check_timing
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Information: Checking 'partial_input_delay'.
Warning: There are 8 ports with partially defined input delays.

Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
Information: Checking 'voltage_level'.
0
report_analysis_coverage
****************************************
Report : analysis_coverage
Design : hamming_lowpass
Version: S-2021.06-SP5-2
Date   : Wed Jun 19 15:39:16 2024
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                   191       191 (100%)         0 (  0%)         0 (  0%)
hold                    191       183 ( 96%)         0 (  0%)         8 (  4%)
recovery                191         0 (  0%)         0 (  0%)       191 (100%)
removal                 191         0 (  0%)         0 (  0%)       191 (100%)
min_pulse_width         573       382 ( 67%)         0 (  0%)       191 ( 33%)
out_setup                 8         8 (100%)         0 (  0%)         0 (  0%)
out_hold                  8         0 (  0%)         0 (  0%)         8 (100%)
--------------------------------------------------------------------------------
All Checks             1353       764 ( 56%)         0 (  0%)       589 ( 44%)

1
report_timing
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : hamming_lowpass
Version: S-2021.06-SP5-2
Date   : Wed Jun 19 15:39:16 2024
****************************************


  Startpoint: x5_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_172_RW_0 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  x5_reg_0_/CLK (DFFARX1)                  0.00       0.00 r
  x5_reg_0_/Q (DFFARX1)                    0.77       0.77 r
  U132/CO (FADDX1)                         3.06       3.83 r
  U43/CO (FADDX1)                          0.60       4.43 r
  U34/CO (FADDX1)                          0.60       5.02 r
  U130/CO (FADDX1)                         0.59       5.61 r
  U311/S (FADDX1)                          0.68       6.29 f
  U215/S (FADDX1)                          0.60       6.89 f
  U328/CO (FADDX1)                         0.60       7.49 f
  U321/CO (FADDX1)                         0.51       8.00 f
  U354/CO (FADDX1)                         0.51       8.51 f
  U201/S (FADDX1)                          0.58       9.09 f
  U374/CO (FADDX1)                         0.49       9.58 f
  R_172_RW_0/D (DFFARX1)                   0.13       9.71 f
  data arrival time                                   9.71

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock reconvergence pessimism            0.00      10.00
  R_172_RW_0/CLK (DFFARX1)                           10.00 r
  library setup time                      -0.28       9.72
  data required time                                  9.72
  ---------------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -9.71
  ---------------------------------------------------------------
  slack (MET)                                         0.01


1
file delete -force top_savesession
save_session top_savesession
Saving netlist information.....
Saving miscellaneous application information.....
Saving timing information.....
Saving variable information.....
Information: At least 1 MB of free disk space in pt_tmp_dir will be required to restore this session.  (SR-044)
Saving mcmm design data.....
Information: pl global not defined, therefore no spef file found
1
quit
Information: Defining new variable 'REPORTS_DIR'. (CMD-041)
Information: Defining new variable 'TARGET_LIBRARY_FILES'. (CMD-041)
Information: Defining new variable 'DESIGN_REF_DATA_PATH'. (CMD-041)
Information: Defining new variable 'DESIGN_NAME'. (CMD-041)
Information: Defining new variable 'NETLIST_FILES'. (CMD-041)
Information: Defining new variable 'ADDITIONAL_SEARCH_PATH'. (CMD-041)
Information: Defining new variable 'ADDITIONAL_LINK_LIB_FILES'. (CMD-041)

Timing updates: 1 (0 implicit, 1 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 3153.97 MB
CPU usage for this session: 2 seconds 
Elapsed time for this session: 3 seconds
Diagnostics summary: 16 informationals

Thank you for using pt_shell!
