//Monica
//13 November 2007

csl_unit dut{
  csl_port stim_d(input), exp_d(output), ds_d(output);
  csl_port stim_v(input), exp_v(output),ds_v(output);
  csl_port clk(input);
  dut(){
    clk.set_attr(clock);}
};

csl_unit a {
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output);
  csl_port p4(output);
  csl_port p5(input);
  csl_port p6(output);
  csl_port p7(output);
  dut dut1(.stim_d(p1),.stim_v(p2),.exp_d(p3),.exp_v(p4),.clk(p5),.ds_d(p6),.ds_v(p7));
  a (){}
};

csl_vector stim{

  stim(){
    set_unit_name(dut);
    set_direction(input);
    include_only(stim_d);
  }
};

csl_vector exp{
  exp(){
  set_unit_name(dut);
  set_direction(output);
  include_only(exp_d);
  }
};

csl_testbench tb{
  dut dut;
  csl_signal clk(reg);
  
tb(){
  clk.set_attr(clock);
  add_logic(clock,clk,10, ns);
 }
};  
