;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/28/2016 6:05:12 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x71990000  	29081
0x0008	0x725D0000  	29277
0x000C	0x725D0000  	29277
0x0010	0x725D0000  	29277
0x0014	0x725D0000  	29277
0x0018	0x725D0000  	29277
0x001C	0x725D0000  	29277
0x0020	0x725D0000  	29277
0x0024	0x725D0000  	29277
0x0028	0x725D0000  	29277
0x002C	0x725D0000  	29277
0x0030	0x725D0000  	29277
0x0034	0x725D0000  	29277
0x0038	0x725D0000  	29277
0x003C	0x725D0000  	29277
0x0040	0x725D0000  	29277
0x0044	0x725D0000  	29277
0x0048	0x725D0000  	29277
0x004C	0x725D0000  	29277
0x0050	0x725D0000  	29277
0x0054	0x725D0000  	29277
0x0058	0x725D0000  	29277
0x005C	0x725D0000  	29277
0x0060	0x725D0000  	29277
0x0064	0x725D0000  	29277
0x0068	0x725D0000  	29277
0x006C	0x725D0000  	29277
0x0070	0x725D0000  	29277
0x0074	0x725D0000  	29277
0x0078	0x725D0000  	29277
0x007C	0x725D0000  	29277
0x0080	0x725D0000  	29277
0x0084	0x725D0000  	29277
0x0088	0x725D0000  	29277
0x008C	0x725D0000  	29277
0x0090	0x725D0000  	29277
0x0094	0x725D0000  	29277
0x0098	0x725D0000  	29277
0x009C	0x725D0000  	29277
0x00A0	0x725D0000  	29277
0x00A4	0x725D0000  	29277
0x00A8	0x725D0000  	29277
0x00AC	0x725D0000  	29277
0x00B0	0x72650000  	29285
0x00B4	0x725D0000  	29277
0x00B8	0x725D0000  	29277
0x00BC	0x725D0000  	29277
0x00C0	0x725D0000  	29277
0x00C4	0x725D0000  	29277
0x00C8	0x725D0000  	29277
0x00CC	0x725D0000  	29277
0x00D0	0x725D0000  	29277
0x00D4	0x725D0000  	29277
0x00D8	0x725D0000  	29277
0x00DC	0x725D0000  	29277
0x00E0	0x725D0000  	29277
0x00E4	0x725D0000  	29277
0x00E8	0x725D0000  	29277
0x00EC	0x725D0000  	29277
0x00F0	0x725D0000  	29277
0x00F4	0x725D0000  	29277
0x00F8	0x725D0000  	29277
0x00FC	0x725D0000  	29277
0x0100	0x725D0000  	29277
0x0104	0x725D0000  	29277
0x0108	0x725D0000  	29277
0x010C	0x725D0000  	29277
0x0110	0x725D0000  	29277
0x0114	0x725D0000  	29277
0x0118	0x725D0000  	29277
0x011C	0x725D0000  	29277
0x0120	0x725D0000  	29277
0x0124	0x725D0000  	29277
0x0128	0x725D0000  	29277
0x012C	0x725D0000  	29277
0x0130	0x725D0000  	29277
0x0134	0x725D0000  	29277
0x0138	0x725D0000  	29277
0x013C	0x725D0000  	29277
0x0140	0x725D0000  	29277
0x0144	0x725D0000  	29277
0x0148	0x725D0000  	29277
0x014C	0x725D0000  	29277
; end of ____SysVT
_main:
;domaci2.c, 189 :: 		void main()
0x7198	0xF000F8E6  BL	29544
0x719C	0xF000FF1A  BL	32724
0x71A0	0xF000F984  BL	29868
0x71A4	0xF000FEAC  BL	32512
;domaci2.c, 191 :: 		init();
0x71A8	0xF7FFFDDE  BL	_init+0
;domaci2.c, 192 :: 		HID_Enable(&readbuff, &writebuff);
0x71AC	0x4926    LDR	R1, [PC, #152]
0x71AE	0x4827    LDR	R0, [PC, #156]
0x71B0	0xF7FFFF0A  BL	_HID_Enable+0
;domaci2.c, 193 :: 		for (i = 0; i < 64; i++)
0x71B4	0x2100    MOVS	R1, #0
0x71B6	0xB209    SXTH	R1, R1
0x71B8	0x4825    LDR	R0, [PC, #148]
0x71BA	0x8001    STRH	R1, [R0, #0]
L_main27:
0x71BC	0x4824    LDR	R0, [PC, #144]
0x71BE	0xF9B00000  LDRSH	R0, [R0, #0]
0x71C2	0x2840    CMP	R0, #64
0x71C4	0xDA0C    BGE	L_main28
;domaci2.c, 194 :: 		niz[i] = 0;
0x71C6	0x4A22    LDR	R2, [PC, #136]
0x71C8	0xF9B21000  LDRSH	R1, [R2, #0]
0x71CC	0x4821    LDR	R0, [PC, #132]
0x71CE	0x1841    ADDS	R1, R0, R1
0x71D0	0x2000    MOVS	R0, #0
0x71D2	0x7008    STRB	R0, [R1, #0]
;domaci2.c, 193 :: 		for (i = 0; i < 64; i++)
0x71D4	0x4610    MOV	R0, R2
0x71D6	0xF9B00000  LDRSH	R0, [R0, #0]
0x71DA	0x1C40    ADDS	R0, R0, #1
0x71DC	0x8010    STRH	R0, [R2, #0]
;domaci2.c, 194 :: 		niz[i] = 0;
0x71DE	0xE7ED    B	L_main27
L_main28:
;domaci2.c, 195 :: 		for (i = 0; i < 64; i++)
0x71E0	0x2100    MOVS	R1, #0
0x71E2	0xB209    SXTH	R1, R1
0x71E4	0x481A    LDR	R0, [PC, #104]
0x71E6	0x8001    STRH	R1, [R0, #0]
L_main30:
0x71E8	0x4819    LDR	R0, [PC, #100]
0x71EA	0xF9B00000  LDRSH	R0, [R0, #0]
0x71EE	0x2840    CMP	R0, #64
0x71F0	0xDA0C    BGE	L_main31
;domaci2.c, 196 :: 		writebuff[i] = 0;
0x71F2	0x4A17    LDR	R2, [PC, #92]
0x71F4	0xF9B21000  LDRSH	R1, [R2, #0]
0x71F8	0x4813    LDR	R0, [PC, #76]
0x71FA	0x1841    ADDS	R1, R0, R1
0x71FC	0x2000    MOVS	R0, #0
0x71FE	0x7008    STRB	R0, [R1, #0]
;domaci2.c, 195 :: 		for (i = 0; i < 64; i++)
0x7200	0x4610    MOV	R0, R2
0x7202	0xF9B00000  LDRSH	R0, [R0, #0]
0x7206	0x1C40    ADDS	R0, R0, #1
0x7208	0x8010    STRH	R0, [R2, #0]
;domaci2.c, 196 :: 		writebuff[i] = 0;
0x720A	0xE7ED    B	L_main30
L_main31:
;domaci2.c, 197 :: 		for (i = 0; i < 64; i++)
0x720C	0x2100    MOVS	R1, #0
0x720E	0xB209    SXTH	R1, R1
0x7210	0x480F    LDR	R0, [PC, #60]
0x7212	0x8001    STRH	R1, [R0, #0]
L_main33:
0x7214	0x480E    LDR	R0, [PC, #56]
0x7216	0xF9B00000  LDRSH	R0, [R0, #0]
0x721A	0x2840    CMP	R0, #64
0x721C	0xDA0C    BGE	L_main34
;domaci2.c, 198 :: 		readbuff[i] = 0;
0x721E	0x4A0C    LDR	R2, [PC, #48]
0x7220	0xF9B21000  LDRSH	R1, [R2, #0]
0x7224	0x4809    LDR	R0, [PC, #36]
0x7226	0x1841    ADDS	R1, R0, R1
0x7228	0x2000    MOVS	R0, #0
0x722A	0x7008    STRB	R0, [R1, #0]
;domaci2.c, 197 :: 		for (i = 0; i < 64; i++)
0x722C	0x4610    MOV	R0, R2
0x722E	0xF9B00000  LDRSH	R0, [R0, #0]
0x7232	0x1C40    ADDS	R0, R0, #1
0x7234	0x8010    STRH	R0, [R2, #0]
;domaci2.c, 198 :: 		readbuff[i] = 0;
0x7236	0xE7ED    B	L_main33
L_main34:
;domaci2.c, 199 :: 		TIM2_CR1.CEN = 1;             // Enable timer
0x7238	0x2101    MOVS	R1, #1
0x723A	0xB249    SXTB	R1, R1
0x723C	0x4806    LDR	R0, [PC, #24]
0x723E	0x6001    STR	R1, [R0, #0]
;domaci2.c, 200 :: 		while(1)
L_main36:
;domaci2.c, 202 :: 		check_pressed();
0x7240	0xF7FFFF40  BL	_check_pressed+0
;domaci2.c, 203 :: 		}
0x7244	0xE7FC    B	L_main36
;domaci2.c, 204 :: 		}
L_end_main:
L__main_end_loop:
0x7246	0xE7FE    B	L__main_end_loop
0x7248	0x01E22000  	_writebuff+0
0x724C	0x01622000  	_readbuff+0
0x7250	0x02622000  	_i+0
0x7254	0x02642000  	_niz+0
0x7258	0x00004200  	TIM2_CR1+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x6D18	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x6D1A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x6D1E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x6D22	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x6D26	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x6D28	0xB001    ADD	SP, SP, #4
0x6D2A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x6D2C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x6D2E	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x6D32	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x6D36	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x6D3A	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x6D3C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x6D40	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x6D42	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x6D44	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x6D46	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x6D4A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x6D4E	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x6D50	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x6D54	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x6D56	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x6D58	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x6D5C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x6D60	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x6D62	0xB001    ADD	SP, SP, #4
0x6D64	0x4770    BX	LR
; end of ___FillZeros
_init:
;domaci2.c, 91 :: 		void init()
0x6D68	0xB081    SUB	SP, SP, #4
0x6D6A	0xF8CDE000  STR	LR, [SP, #0]
;domaci2.c, 93 :: 		Init_MCU();
0x6D6E	0xF7FFF92F  BL	_Init_MCU+0
;domaci2.c, 94 :: 		InitializeTouchPanel();
0x6D72	0xF7FEFCCB  BL	domaci2_InitializeTouchPanel+0
;domaci2.c, 95 :: 		Delay_ms(1000);
0x6D76	0xF64127FF  MOVW	R7, #6911
0x6D7A	0xF2C007B7  MOVT	R7, #183
0x6D7E	0xBF00    NOP
0x6D80	0xBF00    NOP
L_init9:
0x6D82	0x1E7F    SUBS	R7, R7, #1
0x6D84	0xD1FD    BNE	L_init9
0x6D86	0xBF00    NOP
0x6D88	0xBF00    NOP
0x6D8A	0xBF00    NOP
;domaci2.c, 96 :: 		TFT_Fill_Screen(CL_WHITE);
0x6D8C	0xF64F70FF  MOVW	R0, #65535
0x6D90	0xF7FFFEC0  BL	_TFT_Fill_Screen+0
;domaci2.c, 97 :: 		Calibrate();
0x6D94	0xF7FFFA74  BL	_Calibrate+0
;domaci2.c, 98 :: 		TFT_Fill_Screen(0);
0x6D98	0x2000    MOVS	R0, #0
0x6D9A	0xF7FFFEBB  BL	_TFT_Fill_Screen+0
;domaci2.c, 99 :: 		RCC_APB1ENR.TIM2EN = 1;       // Enable clock gating for timer module 2
0x6D9E	0x2101    MOVS	R1, #1
0x6DA0	0xB249    SXTB	R1, R1
0x6DA2	0x480C    LDR	R0, [PC, #48]
0x6DA4	0x6001    STR	R1, [R0, #0]
;domaci2.c, 100 :: 		TIM2_CR1.CEN = 0;             // Disable timer
0x6DA6	0x2100    MOVS	R1, #0
0x6DA8	0xB249    SXTB	R1, R1
0x6DAA	0x480B    LDR	R0, [PC, #44]
0x6DAC	0x6001    STR	R1, [R0, #0]
;domaci2.c, 102 :: 		TIM2_PSC = 80;
0x6DAE	0x2150    MOVS	R1, #80
0x6DB0	0x480A    LDR	R0, [PC, #40]
0x6DB2	0x6001    STR	R1, [R0, #0]
;domaci2.c, 103 :: 		TIM2_ARR = 65514;
0x6DB4	0xF64F71EA  MOVW	R1, #65514
0x6DB8	0x4809    LDR	R0, [PC, #36]
0x6DBA	0x6001    STR	R1, [R0, #0]
;domaci2.c, 104 :: 		NVIC_IntEnable(IVT_INT_TIM2); // Enable timer interrupt
0x6DBC	0xF240002C  MOVW	R0, #44
0x6DC0	0xF7FEFFB2  BL	_NVIC_IntEnable+0
;domaci2.c, 105 :: 		TIM2_DIER.UIE = 1;            // Update interrupt enable
0x6DC4	0x2101    MOVS	R1, #1
0x6DC6	0xB249    SXTB	R1, R1
0x6DC8	0x4806    LDR	R0, [PC, #24]
0x6DCA	0x6001    STR	R1, [R0, #0]
;domaci2.c, 107 :: 		}
L_end_init:
0x6DCC	0xF8DDE000  LDR	LR, [SP, #0]
0x6DD0	0xB001    ADD	SP, SP, #4
0x6DD2	0x4770    BX	LR
0x6DD4	0x03804242  	RCC_APB1ENR+0
0x6DD8	0x00004200  	TIM2_CR1+0
0x6DDC	0x00284000  	TIM2_PSC+0
0x6DE0	0x002C4000  	TIM2_ARR+0
0x6DE4	0x01804200  	TIM2_DIER+0
; end of _init
_NVIC_IntEnable:
;__Lib_System_105_107.c, 155 :: 		
; ivt start address is: 0 (R0)
0x5D28	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 167 :: 		
0x5D2A	0x2804    CMP	R0, #4
0x5D2C	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 172 :: 		
0x5D2E	0x4919    LDR	R1, [PC, #100]
0x5D30	0x6809    LDR	R1, [R1, #0]
0x5D32	0xF4413280  ORR	R2, R1, #65536
0x5D36	0x4917    LDR	R1, [PC, #92]
0x5D38	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 173 :: 		
0x5D3A	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 174 :: 		
; ivt start address is: 0 (R0)
0x5D3C	0x2805    CMP	R0, #5
0x5D3E	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 179 :: 		
0x5D40	0x4914    LDR	R1, [PC, #80]
0x5D42	0x6809    LDR	R1, [R1, #0]
0x5D44	0xF4413200  ORR	R2, R1, #131072
0x5D48	0x4912    LDR	R1, [PC, #72]
0x5D4A	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 180 :: 		
0x5D4C	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 181 :: 		
; ivt start address is: 0 (R0)
0x5D4E	0x2806    CMP	R0, #6
0x5D50	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 186 :: 		
0x5D52	0x4910    LDR	R1, [PC, #64]
0x5D54	0x6809    LDR	R1, [R1, #0]
0x5D56	0xF4412280  ORR	R2, R1, #262144
0x5D5A	0x490E    LDR	R1, [PC, #56]
0x5D5C	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 187 :: 		
0x5D5E	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 188 :: 		
; ivt start address is: 0 (R0)
0x5D60	0x280F    CMP	R0, #15
0x5D62	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 193 :: 		
0x5D64	0x490C    LDR	R1, [PC, #48]
0x5D66	0x6809    LDR	R1, [R1, #0]
0x5D68	0xF0410202  ORR	R2, R1, #2
0x5D6C	0x490A    LDR	R1, [PC, #40]
0x5D6E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 194 :: 		
0x5D70	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 195 :: 		
; ivt start address is: 0 (R0)
0x5D72	0x2810    CMP	R0, #16
0x5D74	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 200 :: 		
0x5D76	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x5D7A	0x0961    LSRS	R1, R4, #5
0x5D7C	0x008A    LSLS	R2, R1, #2
0x5D7E	0x4907    LDR	R1, [PC, #28]
0x5D80	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 201 :: 		
0x5D82	0xF004021F  AND	R2, R4, #31
0x5D86	0xF04F0101  MOV	R1, #1
0x5D8A	0x4091    LSLS	R1, R2
0x5D8C	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 203 :: 		
L_end_NVIC_IntEnable:
0x5D8E	0xB001    ADD	SP, SP, #4
0x5D90	0x4770    BX	LR
0x5D92	0xBF00    NOP
0x5D94	0xED24E000  	SCB_SHCRS+0
0x5D98	0xE010E000  	STK_CTRL+0
0x5D9C	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_Init_MCU:
;domaci2.c, 47 :: 		void Init_MCU(){
0x5FD0	0xB081    SUB	SP, SP, #4
0x5FD2	0xF8CDE000  STR	LR, [SP, #0]
;domaci2.c, 48 :: 		GPIO_Config(&GPIOE_BASE, _GPIO_PINMASK_9, _GPIO_CFG_DIGITAL_OUTPUT);
0x5FD6	0x4A09    LDR	R2, [PC, #36]
0x5FD8	0xF2402100  MOVW	R1, #512
0x5FDC	0x4808    LDR	R0, [PC, #32]
0x5FDE	0xF7FEFE51  BL	_GPIO_Config+0
;domaci2.c, 49 :: 		TFT_BLED = 1;
0x5FE2	0x2101    MOVS	R1, #1
0x5FE4	0xB249    SXTB	R1, R1
0x5FE6	0x4807    LDR	R0, [PC, #28]
0x5FE8	0x6001    STR	R1, [R0, #0]
;domaci2.c, 50 :: 		TFT_Set_Default_Mode();
0x5FEA	0xF7FEFE3D  BL	_TFT_Set_Default_Mode+0
;domaci2.c, 51 :: 		TP_TFT_Set_Default_Mode();
0x5FEE	0xF7FEFF9D  BL	_TP_TFT_Set_Default_Mode+0
;domaci2.c, 52 :: 		}
L_end_Init_MCU:
0x5FF2	0xF8DDE000  LDR	LR, [SP, #0]
0x5FF6	0xB001    ADD	SP, SP, #4
0x5FF8	0x4770    BX	LR
0x5FFA	0xBF00    NOP
0x5FFC	0x00140008  	#524308
0x6000	0x18004001  	GPIOE_BASE+0
0x6004	0x01A44223  	GPIOE_ODR+0
; end of _Init_MCU
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x4C84	0xB081    SUB	SP, SP, #4
0x4C86	0xF8CDE000  STR	LR, [SP, #0]
0x4C8A	0xB28C    UXTH	R4, R1
0x4C8C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x4C8E	0x4B77    LDR	R3, [PC, #476]
0x4C90	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x4C94	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x4C96	0x4618    MOV	R0, R3
0x4C98	0xF7FDFAB2  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x4C9C	0xF1B40FFF  CMP	R4, #255
0x4CA0	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x4CA2	0x4B73    LDR	R3, [PC, #460]
0x4CA4	0x429D    CMP	R5, R3
0x4CA6	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x4CA8	0xF04F3333  MOV	R3, #858993459
0x4CAC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x4CAE	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x4CB0	0x2D42    CMP	R5, #66
0x4CB2	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x4CB4	0xF04F3344  MOV	R3, #1145324612
0x4CB8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x4CBA	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x4CBC	0xF64F73FF  MOVW	R3, #65535
0x4CC0	0x429C    CMP	R4, R3
0x4CC2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x4CC4	0x4B6A    LDR	R3, [PC, #424]
0x4CC6	0x429D    CMP	R5, R3
0x4CC8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x4CCA	0xF04F3333  MOV	R3, #858993459
0x4CCE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x4CD0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x4CD2	0xF04F3333  MOV	R3, #858993459
0x4CD6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x4CD8	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x4CDA	0x2D42    CMP	R5, #66
0x4CDC	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x4CDE	0xF04F3344  MOV	R3, #1145324612
0x4CE2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x4CE4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x4CE6	0xF04F3344  MOV	R3, #1145324612
0x4CEA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x4CEC	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x4CEE	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x4CF0	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x4CF2	0xF0050301  AND	R3, R5, #1
0x4CF6	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x4CF8	0x2100    MOVS	R1, #0
0x4CFA	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x4CFC	0xF0050302  AND	R3, R5, #2
0x4D00	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x4D02	0xF40573C0  AND	R3, R5, #384
0x4D06	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x4D08	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x4D0A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x4D0C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x4D0E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x4D10	0xF0050304  AND	R3, R5, #4
0x4D14	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x4D16	0xF0050320  AND	R3, R5, #32
0x4D1A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x4D1C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x4D1E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x4D20	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x4D22	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x4D24	0xF0050308  AND	R3, R5, #8
0x4D28	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x4D2A	0xF0050320  AND	R3, R5, #32
0x4D2E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x4D30	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x4D32	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x4D34	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x4D36	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x4D38	0x4B4E    LDR	R3, [PC, #312]
0x4D3A	0xEA050303  AND	R3, R5, R3, LSL #0
0x4D3E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x4D40	0x2003    MOVS	R0, #3
0x4D42	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x4D44	0xF4057300  AND	R3, R5, #512
0x4D48	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x4D4A	0x2002    MOVS	R0, #2
0x4D4C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x4D4E	0xF4056380  AND	R3, R5, #1024
0x4D52	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x4D54	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x4D56	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x4D58	0xF005030C  AND	R3, R5, #12
0x4D5C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x4D5E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x4D60	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x4D62	0xF00403FF  AND	R3, R4, #255
0x4D66	0xB29B    UXTH	R3, R3
0x4D68	0x2B00    CMP	R3, #0
0x4D6A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x4D6C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x4D6E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x4D70	0xFA1FF884  UXTH	R8, R4
0x4D74	0x4632    MOV	R2, R6
0x4D76	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x4D78	0x2808    CMP	R0, #8
0x4D7A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x4D7C	0xF04F0301  MOV	R3, #1
0x4D80	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x4D84	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x4D88	0x42A3    CMP	R3, R4
0x4D8A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x4D8C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x4D8E	0xF04F030F  MOV	R3, #15
0x4D92	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x4D94	0x43DB    MVN	R3, R3
0x4D96	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x4D9A	0xFA01F305  LSL	R3, R1, R5
0x4D9E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x4DA2	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x4DA4	0xF4067381  AND	R3, R6, #258
0x4DA8	0xF5B37F81  CMP	R3, #258
0x4DAC	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x4DAE	0xF2020414  ADDW	R4, R2, #20
0x4DB2	0xF04F0301  MOV	R3, #1
0x4DB6	0x4083    LSLS	R3, R0
0x4DB8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x4DBA	0xF0060382  AND	R3, R6, #130
0x4DBE	0x2B82    CMP	R3, #130
0x4DC0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x4DC2	0xF2020410  ADDW	R4, R2, #16
0x4DC6	0xF04F0301  MOV	R3, #1
0x4DCA	0x4083    LSLS	R3, R0
0x4DCC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x4DCE	0x462F    MOV	R7, R5
0x4DD0	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x4DD2	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x4DD4	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x4DD6	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x4DD8	0xFA1FF088  UXTH	R0, R8
0x4DDC	0x460F    MOV	R7, R1
0x4DDE	0x4631    MOV	R1, R6
0x4DE0	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x4DE2	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x4DE4	0x460F    MOV	R7, R1
0x4DE6	0x4629    MOV	R1, R5
0x4DE8	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x4DEA	0xF1B00FFF  CMP	R0, #255
0x4DEE	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x4DF0	0x1D33    ADDS	R3, R6, #4
0x4DF2	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x4DF6	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x4DF8	0x2A08    CMP	R2, #8
0x4DFA	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x4DFC	0xF2020408  ADDW	R4, R2, #8
0x4E00	0xF04F0301  MOV	R3, #1
0x4E04	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x4E08	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x4E0C	0x42A3    CMP	R3, R4
0x4E0E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x4E10	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x4E12	0xF04F030F  MOV	R3, #15
0x4E16	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x4E18	0x43DB    MVN	R3, R3
0x4E1A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x4E1E	0xFA07F305  LSL	R3, R7, R5
0x4E22	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x4E26	0xF4017381  AND	R3, R1, #258
0x4E2A	0xF5B37F81  CMP	R3, #258
0x4E2E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x4E30	0xF2060514  ADDW	R5, R6, #20
0x4E34	0xF2020408  ADDW	R4, R2, #8
0x4E38	0xF04F0301  MOV	R3, #1
0x4E3C	0x40A3    LSLS	R3, R4
0x4E3E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x4E40	0xF0010382  AND	R3, R1, #130
0x4E44	0x2B82    CMP	R3, #130
0x4E46	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x4E48	0xF2060510  ADDW	R5, R6, #16
0x4E4C	0xF2020408  ADDW	R4, R2, #8
0x4E50	0xF04F0301  MOV	R3, #1
0x4E54	0x40A3    LSLS	R3, R4
0x4E56	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x4E58	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x4E5A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x4E5C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x4E5E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x4E60	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x4E64	0xF8DDE000  LDR	LR, [SP, #0]
0x4E68	0xB001    ADD	SP, SP, #4
0x4E6A	0x4770    BX	LR
0x4E6C	0xFC00FFFF  	#-1024
0x4E70	0x00140008  	#524308
0x4E74	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x2200	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x2202	0x4919    LDR	R1, [PC, #100]
0x2204	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x2208	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x220A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x220C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x220E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x2210	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x2212	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x2214	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x2216	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x2218	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x221A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x221C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x221E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x2220	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x2222	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x2224	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x2226	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x222A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x222C	0x490F    LDR	R1, [PC, #60]
0x222E	0x4288    CMP	R0, R1
0x2230	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x2232	0x490F    LDR	R1, [PC, #60]
0x2234	0x4288    CMP	R0, R1
0x2236	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x2238	0x490E    LDR	R1, [PC, #56]
0x223A	0x4288    CMP	R0, R1
0x223C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x223E	0x490E    LDR	R1, [PC, #56]
0x2240	0x4288    CMP	R0, R1
0x2242	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x2244	0x490D    LDR	R1, [PC, #52]
0x2246	0x4288    CMP	R0, R1
0x2248	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x224A	0x490D    LDR	R1, [PC, #52]
0x224C	0x4288    CMP	R0, R1
0x224E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x2250	0x490C    LDR	R1, [PC, #48]
0x2252	0x4288    CMP	R0, R1
0x2254	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x2256	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x2258	0x490B    LDR	R1, [PC, #44]
0x225A	0x6809    LDR	R1, [R1, #0]
0x225C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x2260	0x4909    LDR	R1, [PC, #36]
0x2262	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x2264	0xB001    ADD	SP, SP, #4
0x2266	0x4770    BX	LR
0x2268	0xFC00FFFF  	#-1024
0x226C	0x08004001  	#1073809408
0x2270	0x0C004001  	#1073810432
0x2274	0x10004001  	#1073811456
0x2278	0x14004001  	#1073812480
0x227C	0x18004001  	#1073813504
0x2280	0x1C004001  	#1073814528
0x2284	0x20004001  	#1073815552
0x2288	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4294 :: 		
0x4C68	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4295 :: 		
0x4C6A	0x2100    MOVS	R1, #0
0x4C6C	0x4803    LDR	R0, [PC, #12]
0x4C6E	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4296 :: 		
0x4C70	0x2100    MOVS	R1, #0
0x4C72	0x4803    LDR	R0, [PC, #12]
0x4C74	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4297 :: 		
L_end_TFT_Set_Default_Mode:
0x4C76	0xB001    ADD	SP, SP, #4
0x4C78	0x4770    BX	LR
0x4C7A	0xBF00    NOP
0x4C7C	0x004E2000  	__Lib_TFT_Ptr_Set+0
0x4C80	0x004D2000  	__Lib_TFT___no_acceleration+0
; end of _TFT_Set_Default_Mode
_TP_TFT_Set_Default_Mode:
;__Lib_TouchPanel_TFT.c, 33 :: 		
0x4F2C	0xB081    SUB	SP, SP, #4
;__Lib_TouchPanel_TFT.c, 34 :: 		
0x4F2E	0x2100    MOVS	R1, #0
0x4F30	0x4801    LDR	R0, [PC, #4]
0x4F32	0x7001    STRB	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 35 :: 		
L_end_TP_TFT_Set_Default_Mode:
0x4F34	0xB001    ADD	SP, SP, #4
0x4F36	0x4770    BX	LR
0x4F38	0x00542000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of _TP_TFT_Set_Default_Mode
domaci2_InitializeTouchPanel:
;domaci2.c, 39 :: 		static void InitializeTouchPanel() {
0x570C	0xB081    SUB	SP, SP, #4
0x570E	0xF8CDE000  STR	LR, [SP, #0]
;domaci2.c, 40 :: 		Init_ADC();
0x5712	0xF7FFFC75  BL	_Init_ADC+0
;domaci2.c, 41 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x5716	0x21F0    MOVS	R1, #240
0x5718	0xF2401040  MOVW	R0, #320
0x571C	0xF7FFFC0E  BL	_TFT_Init_ILI9341_8bit+0
;domaci2.c, 43 :: 		TP_TFT_Init(320, 240, 8, 9);                 // Initialize touch panel
0x5720	0x2309    MOVS	R3, #9
0x5722	0x2208    MOVS	R2, #8
0x5724	0x21F0    MOVS	R1, #240
0x5726	0xF2401040  MOVW	R0, #320
0x572A	0xF7FFFC81  BL	_TP_TFT_Init+0
;domaci2.c, 44 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);     // Set touch panel ADC threshold
0x572E	0xF64030B8  MOVW	R0, #3000
0x5732	0xB200    SXTH	R0, R0
0x5734	0xF7FFFD6C  BL	_TP_TFT_Set_ADC_Threshold+0
;domaci2.c, 45 :: 		}
L_end_InitializeTouchPanel:
0x5738	0xF8DDE000  LDR	LR, [SP, #0]
0x573C	0xB001    ADD	SP, SP, #4
0x573E	0x4770    BX	LR
; end of domaci2_InitializeTouchPanel
_Init_ADC:
;domaci2.c, 33 :: 		void Init_ADC() {
0x5000	0xB081    SUB	SP, SP, #4
0x5002	0xF8CDE000  STR	LR, [SP, #0]
;domaci2.c, 34 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x5006	0xF2403000  MOVW	R0, #768
0x500A	0xF7FDFBF7  BL	_ADC_Set_Input_Channel+0
;domaci2.c, 35 :: 		ADC1_Init();
0x500E	0xF7FDFBDB  BL	_ADC1_Init+0
;domaci2.c, 36 :: 		Delay_ms(100);
0x5012	0xF644777F  MOVW	R7, #20351
0x5016	0xF2C00712  MOVT	R7, #18
L_Init_ADC0:
0x501A	0x1E7F    SUBS	R7, R7, #1
0x501C	0xD1FD    BNE	L_Init_ADC0
0x501E	0xBF00    NOP
0x5020	0xBF00    NOP
0x5022	0xBF00    NOP
0x5024	0xBF00    NOP
0x5026	0xBF00    NOP
;domaci2.c, 37 :: 		}
L_end_Init_ADC:
0x5028	0xF8DDE000  LDR	LR, [SP, #0]
0x502C	0xB001    ADD	SP, SP, #4
0x502E	0x4770    BX	LR
; end of _Init_ADC
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_16ch.c, 41 :: 		
; input_mask start address is: 0 (R0)
0x27FC	0xB081    SUB	SP, SP, #4
0x27FE	0xF8CDE000  STR	LR, [SP, #0]
0x2802	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_16ch.c, 42 :: 		
0x2806	0xF3C90100  UBFX	R1, R9, #0, #1
0x280A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_16ch.c, 43 :: 		
0x280C	0xF2400101  MOVW	R1, #1
0x2810	0x483F    LDR	R0, [PC, #252]
0x2812	0xF7FFFC15  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_16ch.c, 44 :: 		
0x2816	0xF3C90140  UBFX	R1, R9, #1, #1
0x281A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_16ch.c, 45 :: 		
0x281C	0xF2400102  MOVW	R1, #2
0x2820	0x483B    LDR	R0, [PC, #236]
0x2822	0xF7FFFC0D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_16ch.c, 46 :: 		
0x2826	0xF3C90180  UBFX	R1, R9, #2, #1
0x282A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_16ch.c, 47 :: 		
0x282C	0xF2400104  MOVW	R1, #4
0x2830	0x4837    LDR	R0, [PC, #220]
0x2832	0xF7FFFC05  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_16ch.c, 48 :: 		
0x2836	0xF3C901C0  UBFX	R1, R9, #3, #1
0x283A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_16ch.c, 49 :: 		
0x283C	0xF2400108  MOVW	R1, #8
0x2840	0x4833    LDR	R0, [PC, #204]
0x2842	0xF7FFFBFD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_16ch.c, 50 :: 		
0x2846	0xF3C91100  UBFX	R1, R9, #4, #1
0x284A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_16ch.c, 51 :: 		
0x284C	0xF2400110  MOVW	R1, #16
0x2850	0x482F    LDR	R0, [PC, #188]
0x2852	0xF7FFFBF5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_16ch.c, 52 :: 		
0x2856	0xF3C91140  UBFX	R1, R9, #5, #1
0x285A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_16ch.c, 53 :: 		
0x285C	0xF2400120  MOVW	R1, #32
0x2860	0x482B    LDR	R0, [PC, #172]
0x2862	0xF7FFFBED  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_16ch.c, 54 :: 		
0x2866	0xF3C91180  UBFX	R1, R9, #6, #1
0x286A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_16ch.c, 55 :: 		
0x286C	0xF2400140  MOVW	R1, #64
0x2870	0x4827    LDR	R0, [PC, #156]
0x2872	0xF7FFFBE5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_16ch.c, 56 :: 		
0x2876	0xF3C911C0  UBFX	R1, R9, #7, #1
0x287A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_16ch.c, 57 :: 		
0x287C	0xF2400180  MOVW	R1, #128
0x2880	0x4823    LDR	R0, [PC, #140]
0x2882	0xF7FFFBDD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_16ch.c, 58 :: 		
0x2886	0xF3C92100  UBFX	R1, R9, #8, #1
0x288A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_16ch.c, 59 :: 		
0x288C	0xF2400101  MOVW	R1, #1
0x2890	0x4820    LDR	R0, [PC, #128]
0x2892	0xF7FFFBD5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_16ch.c, 60 :: 		
0x2896	0xF3C92140  UBFX	R1, R9, #9, #1
0x289A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_16ch.c, 61 :: 		
0x289C	0xF2400102  MOVW	R1, #2
0x28A0	0x481C    LDR	R0, [PC, #112]
0x28A2	0xF7FFFBCD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_16ch.c, 62 :: 		
0x28A6	0xF3C92180  UBFX	R1, R9, #10, #1
0x28AA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_12_32F10x_16ch.c, 63 :: 		
0x28AC	0xF2400101  MOVW	R1, #1
0x28B0	0x4819    LDR	R0, [PC, #100]
0x28B2	0xF7FFFBC5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_12_32F10x_16ch.c, 64 :: 		
0x28B6	0xF3C921C0  UBFX	R1, R9, #11, #1
0x28BA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_12_32F10x_16ch.c, 65 :: 		
0x28BC	0xF2400102  MOVW	R1, #2
0x28C0	0x4815    LDR	R0, [PC, #84]
0x28C2	0xF7FFFBBD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_12_32F10x_16ch.c, 66 :: 		
0x28C6	0xF3C93100  UBFX	R1, R9, #12, #1
0x28CA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_12_32F10x_16ch.c, 67 :: 		
0x28CC	0xF2400104  MOVW	R1, #4
0x28D0	0x4811    LDR	R0, [PC, #68]
0x28D2	0xF7FFFBB5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_12_32F10x_16ch.c, 68 :: 		
0x28D6	0xF3C93140  UBFX	R1, R9, #13, #1
0x28DA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_12_32F10x_16ch.c, 69 :: 		
0x28DC	0xF2400108  MOVW	R1, #8
0x28E0	0x480D    LDR	R0, [PC, #52]
0x28E2	0xF7FFFBAD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_12_32F10x_16ch.c, 70 :: 		
0x28E6	0xF3C93180  UBFX	R1, R9, #14, #1
0x28EA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_12_32F10x_16ch.c, 71 :: 		
0x28EC	0xF2400110  MOVW	R1, #16
0x28F0	0x4809    LDR	R0, [PC, #36]
0x28F2	0xF7FFFBA5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_12_32F10x_16ch.c, 72 :: 		
0x28F6	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x28FA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_12_32F10x_16ch.c, 73 :: 		
0x28FC	0xF2400120  MOVW	R1, #32
0x2900	0x4805    LDR	R0, [PC, #20]
0x2902	0xF7FFFB9D  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_12_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x2906	0xF8DDE000  LDR	LR, [SP, #0]
0x290A	0xB001    ADD	SP, SP, #4
0x290C	0x4770    BX	LR
0x290E	0xBF00    NOP
0x2910	0x08004001  	GPIOA_BASE+0
0x2914	0x0C004001  	GPIOB_BASE+0
0x2918	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2040	0xB081    SUB	SP, SP, #4
0x2042	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x2046	0xF04F0201  MOV	R2, #1
0x204A	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x204C	0xF002FE1A  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x2050	0xF8DDE000  LDR	LR, [SP, #0]
0x2054	0xB001    ADD	SP, SP, #4
0x2056	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x27C8	0xB081    SUB	SP, SP, #4
0x27CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x27CE	0x4907    LDR	R1, [PC, #28]
0x27D0	0x4807    LDR	R0, [PC, #28]
0x27D2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x27D4	0x2101    MOVS	R1, #1
0x27D6	0xB249    SXTB	R1, R1
0x27D8	0x4806    LDR	R0, [PC, #24]
0x27DA	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x27DC	0x4806    LDR	R0, [PC, #24]
0x27DE	0xF7FFFABB  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x27E2	0xF8DDE000  LDR	LR, [SP, #0]
0x27E6	0xB001    ADD	SP, SP, #4
0x27E8	0x4770    BX	LR
0x27EA	0xBF00    NOP
0x27EC	0x0E9D0000  	_ADC1_Get_Sample+0
0x27F0	0x02F42000  	_ADC_Get_Sample_Ptr+0
0x27F4	0x03244242  	RCC_APB2ENRbits+0
0x27F8	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x1D58	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x1D5A	0x1D03    ADDS	R3, R0, #4
0x1D5C	0x681A    LDR	R2, [R3, #0]
0x1D5E	0x4946    LDR	R1, [PC, #280]
0x1D60	0xEA020101  AND	R1, R2, R1, LSL #0
0x1D64	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x1D66	0xF2000308  ADDW	R3, R0, #8
0x1D6A	0x681A    LDR	R2, [R3, #0]
0x1D6C	0x4943    LDR	R1, [PC, #268]
0x1D6E	0xEA020101  AND	R1, R2, R1, LSL #0
0x1D72	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x1D74	0x1D03    ADDS	R3, R0, #4
0x1D76	0x2200    MOVS	R2, #0
0x1D78	0x6819    LDR	R1, [R3, #0]
0x1D7A	0xF3624110  BFI	R1, R2, #16, #1
0x1D7E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x1D80	0x1D03    ADDS	R3, R0, #4
0x1D82	0x2200    MOVS	R2, #0
0x1D84	0x6819    LDR	R1, [R3, #0]
0x1D86	0xF3624151  BFI	R1, R2, #17, #1
0x1D8A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x1D8C	0x1D03    ADDS	R3, R0, #4
0x1D8E	0x2200    MOVS	R2, #0
0x1D90	0x6819    LDR	R1, [R3, #0]
0x1D92	0xF3624192  BFI	R1, R2, #18, #1
0x1D96	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x1D98	0x1D03    ADDS	R3, R0, #4
0x1D9A	0x2200    MOVS	R2, #0
0x1D9C	0x6819    LDR	R1, [R3, #0]
0x1D9E	0xF36241D3  BFI	R1, R2, #19, #1
0x1DA2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x1DA4	0x1D03    ADDS	R3, R0, #4
0x1DA6	0x2200    MOVS	R2, #0
0x1DA8	0x6819    LDR	R1, [R3, #0]
0x1DAA	0xF3622108  BFI	R1, R2, #8, #1
0x1DAE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x1DB0	0xF2000308  ADDW	R3, R0, #8
0x1DB4	0x2200    MOVS	R2, #0
0x1DB6	0x6819    LDR	R1, [R3, #0]
0x1DB8	0xF3620141  BFI	R1, R2, #1, #1
0x1DBC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x1DBE	0xF2000308  ADDW	R3, R0, #8
0x1DC2	0x2200    MOVS	R2, #0
0x1DC4	0x6819    LDR	R1, [R3, #0]
0x1DC6	0xF36221CB  BFI	R1, R2, #11, #1
0x1DCA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x1DCC	0xF2000308  ADDW	R3, R0, #8
0x1DD0	0x2201    MOVS	R2, #1
0x1DD2	0x6819    LDR	R1, [R3, #0]
0x1DD4	0xF3624151  BFI	R1, R2, #17, #1
0x1DD8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x1DDA	0xF2000308  ADDW	R3, R0, #8
0x1DDE	0x2201    MOVS	R2, #1
0x1DE0	0x6819    LDR	R1, [R3, #0]
0x1DE2	0xF3624192  BFI	R1, R2, #18, #1
0x1DE6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x1DE8	0xF2000308  ADDW	R3, R0, #8
0x1DEC	0x2201    MOVS	R2, #1
0x1DEE	0x6819    LDR	R1, [R3, #0]
0x1DF0	0xF36241D3  BFI	R1, R2, #19, #1
0x1DF4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x1DF6	0xF200032C  ADDW	R3, R0, #44
0x1DFA	0x2200    MOVS	R2, #0
0x1DFC	0x6819    LDR	R1, [R3, #0]
0x1DFE	0xF3625114  BFI	R1, R2, #20, #1
0x1E02	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x1E04	0xF200032C  ADDW	R3, R0, #44
0x1E08	0x2200    MOVS	R2, #0
0x1E0A	0x6819    LDR	R1, [R3, #0]
0x1E0C	0xF3625155  BFI	R1, R2, #21, #1
0x1E10	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x1E12	0xF200032C  ADDW	R3, R0, #44
0x1E16	0x2200    MOVS	R2, #0
0x1E18	0x6819    LDR	R1, [R3, #0]
0x1E1A	0xF3625196  BFI	R1, R2, #22, #1
0x1E1E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x1E20	0xF200032C  ADDW	R3, R0, #44
0x1E24	0x2200    MOVS	R2, #0
0x1E26	0x6819    LDR	R1, [R3, #0]
0x1E28	0xF36251D7  BFI	R1, R2, #23, #1
0x1E2C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x1E2E	0xF2000308  ADDW	R3, R0, #8
0x1E32	0x2201    MOVS	R2, #1
0x1E34	0x6819    LDR	R1, [R3, #0]
0x1E36	0xF3620100  BFI	R1, R2, #0, #1
0x1E3A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x1E3C	0xF2000308  ADDW	R3, R0, #8
0x1E40	0x2201    MOVS	R2, #1
0x1E42	0x6819    LDR	R1, [R3, #0]
0x1E44	0xF36201C3  BFI	R1, R2, #3, #1
0x1E48	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x1E4A	0xF2000108  ADDW	R1, R0, #8
0x1E4E	0x680A    LDR	R2, [R1, #0]
0x1E50	0xF3C201C0  UBFX	R1, R2, #3, #1
0x1E54	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x1E56	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x1E58	0xF2000308  ADDW	R3, R0, #8
0x1E5C	0x2201    MOVS	R2, #1
0x1E5E	0x6819    LDR	R1, [R3, #0]
0x1E60	0xF3620182  BFI	R1, R2, #2, #1
0x1E64	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x1E66	0xF2000108  ADDW	R1, R0, #8
0x1E6A	0x680A    LDR	R2, [R1, #0]
0x1E6C	0xF3C20180  UBFX	R1, R2, #2, #1
0x1E70	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x1E72	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x1E74	0xB001    ADD	SP, SP, #4
0x1E76	0x4770    BX	LR
0x1E78	0xFEFFFFF0  	#-983297
0x1E7C	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2046 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x4F3C	0xB081    SUB	SP, SP, #4
0x4F3E	0xF8CDE000  STR	LR, [SP, #0]
0x4F42	0xB28C    UXTH	R4, R1
0x4F44	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2047 :: 		__controller = _8BIT_CONTROLLER;
0x4F46	0xF24003FF  MOVW	R3, #255
0x4F4A	0x4A1F    LDR	R2, [PC, #124]
0x4F4C	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2048 :: 		if (Is_TFT_Set() != 1) {
0x4F4E	0xF7FDF93D  BL	_Is_TFT_Set+0
0x4F52	0x2801    CMP	R0, #1
0x4F54	0xD008    BEQ	L_TFT_Init_ILI9341_8bit109
;__Lib_TFT_Defs.c, 2049 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x4F56	0x4B1D    LDR	R3, [PC, #116]
0x4F58	0x4A1D    LDR	R2, [PC, #116]
0x4F5A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2050 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x4F5C	0x4B1D    LDR	R3, [PC, #116]
0x4F5E	0x4A1E    LDR	R2, [PC, #120]
0x4F60	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2051 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x4F62	0x4B1E    LDR	R3, [PC, #120]
0x4F64	0x4A1E    LDR	R2, [PC, #120]
0x4F66	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2052 :: 		}
L_TFT_Init_ILI9341_8bit109:
;__Lib_TFT_Defs.c, 2054 :: 		TFT_DISP_WIDTH = display_width;
0x4F68	0x4A1E    LDR	R2, [PC, #120]
0x4F6A	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2055 :: 		TFT_DISP_HEIGHT = display_height;
0x4F6C	0x4A1E    LDR	R2, [PC, #120]
0x4F6E	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2056 :: 		if (display_width >= display_height)
0x4F70	0x42A1    CMP	R1, R4
0x4F72	0xD303    BCC	L_TFT_Init_ILI9341_8bit110
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2057 :: 		TFT_Disp_Rotation = 0;
0x4F74	0x2300    MOVS	R3, #0
0x4F76	0x4A1D    LDR	R2, [PC, #116]
0x4F78	0x7013    STRB	R3, [R2, #0]
0x4F7A	0xE002    B	L_TFT_Init_ILI9341_8bit111
L_TFT_Init_ILI9341_8bit110:
;__Lib_TFT_Defs.c, 2059 :: 		TFT_Disp_Rotation = 90;
0x4F7C	0x235A    MOVS	R3, #90
0x4F7E	0x4A1B    LDR	R2, [PC, #108]
0x4F80	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit111:
;__Lib_TFT_Defs.c, 2061 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x4F82	0x2101    MOVS	R1, #1
0x4F84	0xF2400000  MOVW	R0, #0
0x4F88	0xF001FCC6  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2062 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x4F8C	0x2300    MOVS	R3, #0
0x4F8E	0x2200    MOVS	R2, #0
0x4F90	0xB408    PUSH	(R3)
0x4F92	0xB404    PUSH	(R2)
0x4F94	0x2300    MOVS	R3, #0
0x4F96	0x2200    MOVS	R2, #0
0x4F98	0x2100    MOVS	R1, #0
0x4F9A	0x2000    MOVS	R0, #0
0x4F9C	0xF001FE02  BL	_TFT_Set_Brush+0
0x4FA0	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2064 :: 		TFT_Move_Cursor(0, 0);
0x4FA2	0x2100    MOVS	R1, #0
0x4FA4	0x2000    MOVS	R0, #0
0x4FA6	0xF7FDF8ED  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2065 :: 		ExternalFontSet = 0;
0x4FAA	0x2300    MOVS	R3, #0
0x4FAC	0x4A10    LDR	R2, [PC, #64]
0x4FAE	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2066 :: 		TFT_Set_DataPort_Direction();
0x4FB0	0xF7FDF8F4  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2068 :: 		TFT_Reset_ILI9341();
0x4FB4	0xF7FDF9C0  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2069 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x4FB8	0x4B0E    LDR	R3, [PC, #56]
0x4FBA	0x4A0F    LDR	R2, [PC, #60]
0x4FBC	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2070 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x4FBE	0xF8DDE000  LDR	LR, [SP, #0]
0x4FC2	0xB001    ADD	SP, SP, #4
0x4FC4	0x4770    BX	LR
0x4FC6	0xBF00    NOP
0x4FC8	0x00502000  	__Lib_TFT_Defs___controller+0
0x4FCC	0x22E90000  	_TFT_Set_Index+0
0x4FD0	0x033C2000  	_TFT_Set_Index_Ptr+0
0x4FD4	0x3A990000  	_TFT_Write_Command+0
0x4FD8	0x03402000  	_TFT_Write_Command_Ptr+0
0x4FDC	0x1B410000  	_TFT_Write_Data+0
0x4FE0	0x03082000  	_TFT_Write_Data_Ptr+0
0x4FE4	0x02FC2000  	_TFT_DISP_WIDTH+0
0x4FE8	0x02FE2000  	_TFT_DISP_HEIGHT+0
0x4FEC	0x00522000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x4FF0	0x031C2000  	_ExternalFontSet+0
0x4FF4	0x18C50000  	_TFT_Set_Address_ILI9342+0
0x4FF8	0x03042000  	_TFT_Set_Address_Ptr+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x21CC	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x21CE	0x4802    LDR	R0, [PC, #8]
0x21D0	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x21D2	0xB001    ADD	SP, SP, #4
0x21D4	0x4770    BX	LR
0x21D6	0xBF00    NOP
0x21D8	0x004E2000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x6918	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x691A	0x4A03    LDR	R2, [PC, #12]
0x691C	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x691E	0x4A03    LDR	R2, [PC, #12]
0x6920	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x6922	0xB001    ADD	SP, SP, #4
0x6924	0x4770    BX	LR
0x6926	0xBF00    NOP
0x6928	0x03302000  	__Lib_TFT_PenColor+0
0x692C	0x03272000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x6BA4	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x6BA6	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x6BAA	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x6BAE	0x4C07    LDR	R4, [PC, #28]
0x6BB0	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x6BB2	0x4C07    LDR	R4, [PC, #28]
0x6BB4	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x6BB6	0x4C07    LDR	R4, [PC, #28]
0x6BB8	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x6BBA	0x4C07    LDR	R4, [PC, #28]
0x6BBC	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x6BBE	0x4C07    LDR	R4, [PC, #28]
0x6BC0	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x6BC2	0x4C07    LDR	R4, [PC, #28]
0x6BC4	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x6BC6	0xB001    ADD	SP, SP, #4
0x6BC8	0x4770    BX	LR
0x6BCA	0xBF00    NOP
0x6BCC	0x03322000  	__Lib_TFT_BrushEnabled+0
0x6BD0	0x03342000  	__Lib_TFT_BrushColor+0
0x6BD4	0x03332000  	__Lib_TFT_GradientEnabled+0
0x6BD8	0x03362000  	__Lib_TFT_GradientOrientation+0
0x6BDC	0x03382000  	__Lib_TFT_GradColorFrom+0
0x6BE0	0x033A2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x2184	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x2186	0x4A03    LDR	R2, [PC, #12]
0x2188	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x218A	0x4A03    LDR	R2, [PC, #12]
0x218C	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x218E	0xB001    ADD	SP, SP, #4
0x2190	0x4770    BX	LR
0x2192	0xBF00    NOP
0x2194	0x03182000  	__Lib_TFT_x_cord+0
0x2198	0x03142000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 149 :: 		static void TFT_Set_DataPort_Direction() {
0x219C	0xB082    SUB	SP, SP, #8
0x219E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 151 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x21A2	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 152 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x21A6	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 156 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);    // za  digitalni output
0x21AA	0x4806    LDR	R0, [PC, #24]
0x21AC	0x8800    LDRH	R0, [R0, #0]
0x21AE	0x9101    STR	R1, [SP, #4]
0x21B0	0x4A05    LDR	R2, [PC, #20]
0x21B2	0xB281    UXTH	R1, R0
0x21B4	0x9801    LDR	R0, [SP, #4]
0x21B6	0xF002FD65  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x21BA	0xF8DDE000  LDR	LR, [SP, #0]
0x21BE	0xB002    ADD	SP, SP, #8
0x21C0	0x4770    BX	LR
0x21C2	0xBF00    NOP
0x21C4	0x00502000  	__Lib_TFT_Defs___controller+0
0x21C8	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 1828 :: 		static void TFT_Reset_ILI9341(){
0x2338	0xB081    SUB	SP, SP, #4
0x233A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1829 :: 		TFT_Set_Pin_Directions();
0x233E	0xF7FFFC45  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1831 :: 		Delay_100ms();
0x2342	0xF7FFFCA5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1832 :: 		TFT_RST = 1;
0x2346	0x2101    MOVS	R1, #1
0x2348	0xB249    SXTB	R1, R1
0x234A	0x4895    LDR	R0, [PC, #596]
0x234C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1833 :: 		Delay_100ms();
0x234E	0xF7FFFC9F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1834 :: 		Delay_100ms();
0x2352	0xF7FFFC9D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1836 :: 		TFT_CS = 0;
0x2356	0x2100    MOVS	R1, #0
0x2358	0xB249    SXTB	R1, R1
0x235A	0x4892    LDR	R0, [PC, #584]
0x235C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1837 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x235E	0x2001    MOVS	R0, #1
0x2360	0x4C91    LDR	R4, [PC, #580]
0x2362	0x6824    LDR	R4, [R4, #0]
0x2364	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1838 :: 		Delay_5ms();
0x2366	0xF7FFFCB7  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 1839 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x236A	0x2028    MOVS	R0, #40
0x236C	0x4C8E    LDR	R4, [PC, #568]
0x236E	0x6824    LDR	R4, [R4, #0]
0x2370	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1841 :: 		TFT_Set_Index_Ptr(0xcf);
0x2372	0x20CF    MOVS	R0, #207
0x2374	0x4C8C    LDR	R4, [PC, #560]
0x2376	0x6824    LDR	R4, [R4, #0]
0x2378	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1842 :: 		TFT_Write_Command_Ptr(0x00);
0x237A	0x2000    MOVS	R0, #0
0x237C	0x4C8B    LDR	R4, [PC, #556]
0x237E	0x6824    LDR	R4, [R4, #0]
0x2380	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1843 :: 		TFT_Write_Command_Ptr(0x83);
0x2382	0x2083    MOVS	R0, #131
0x2384	0x4C89    LDR	R4, [PC, #548]
0x2386	0x6824    LDR	R4, [R4, #0]
0x2388	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1844 :: 		TFT_Write_Command_Ptr(0x30);
0x238A	0x2030    MOVS	R0, #48
0x238C	0x4C87    LDR	R4, [PC, #540]
0x238E	0x6824    LDR	R4, [R4, #0]
0x2390	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1846 :: 		TFT_Set_Index_Ptr(0xed);
0x2392	0x20ED    MOVS	R0, #237
0x2394	0x4C84    LDR	R4, [PC, #528]
0x2396	0x6824    LDR	R4, [R4, #0]
0x2398	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1847 :: 		TFT_Write_Command_Ptr(0x64);
0x239A	0x2064    MOVS	R0, #100
0x239C	0x4C83    LDR	R4, [PC, #524]
0x239E	0x6824    LDR	R4, [R4, #0]
0x23A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1848 :: 		TFT_Write_Command_Ptr(0x03);
0x23A2	0x2003    MOVS	R0, #3
0x23A4	0x4C81    LDR	R4, [PC, #516]
0x23A6	0x6824    LDR	R4, [R4, #0]
0x23A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1849 :: 		TFT_Write_Command_Ptr(0x12);
0x23AA	0x2012    MOVS	R0, #18
0x23AC	0x4C7F    LDR	R4, [PC, #508]
0x23AE	0x6824    LDR	R4, [R4, #0]
0x23B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1850 :: 		TFT_Write_Command_Ptr(0x81);
0x23B2	0x2081    MOVS	R0, #129
0x23B4	0x4C7D    LDR	R4, [PC, #500]
0x23B6	0x6824    LDR	R4, [R4, #0]
0x23B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1852 :: 		TFT_Set_Index_Ptr(0xe8);
0x23BA	0x20E8    MOVS	R0, #232
0x23BC	0x4C7A    LDR	R4, [PC, #488]
0x23BE	0x6824    LDR	R4, [R4, #0]
0x23C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1853 :: 		TFT_Write_Command_Ptr(0x85);
0x23C2	0x2085    MOVS	R0, #133
0x23C4	0x4C79    LDR	R4, [PC, #484]
0x23C6	0x6824    LDR	R4, [R4, #0]
0x23C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1854 :: 		TFT_Write_Command_Ptr(0x01);
0x23CA	0x2001    MOVS	R0, #1
0x23CC	0x4C77    LDR	R4, [PC, #476]
0x23CE	0x6824    LDR	R4, [R4, #0]
0x23D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1855 :: 		TFT_Write_Command_Ptr(0x79);
0x23D2	0x2079    MOVS	R0, #121
0x23D4	0x4C75    LDR	R4, [PC, #468]
0x23D6	0x6824    LDR	R4, [R4, #0]
0x23D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1857 :: 		TFT_Set_Index_Ptr(0xcb);
0x23DA	0x20CB    MOVS	R0, #203
0x23DC	0x4C72    LDR	R4, [PC, #456]
0x23DE	0x6824    LDR	R4, [R4, #0]
0x23E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1858 :: 		TFT_Write_Command_Ptr(0x39);
0x23E2	0x2039    MOVS	R0, #57
0x23E4	0x4C71    LDR	R4, [PC, #452]
0x23E6	0x6824    LDR	R4, [R4, #0]
0x23E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1859 :: 		TFT_Write_Command_Ptr(0x2c);
0x23EA	0x202C    MOVS	R0, #44
0x23EC	0x4C6F    LDR	R4, [PC, #444]
0x23EE	0x6824    LDR	R4, [R4, #0]
0x23F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1860 :: 		TFT_Write_Command_Ptr(0x00);
0x23F2	0x2000    MOVS	R0, #0
0x23F4	0x4C6D    LDR	R4, [PC, #436]
0x23F6	0x6824    LDR	R4, [R4, #0]
0x23F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1861 :: 		TFT_Write_Command_Ptr(0x34);
0x23FA	0x2034    MOVS	R0, #52
0x23FC	0x4C6B    LDR	R4, [PC, #428]
0x23FE	0x6824    LDR	R4, [R4, #0]
0x2400	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1862 :: 		TFT_Write_Command_Ptr(0x02);
0x2402	0x2002    MOVS	R0, #2
0x2404	0x4C69    LDR	R4, [PC, #420]
0x2406	0x6824    LDR	R4, [R4, #0]
0x2408	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1864 :: 		TFT_Set_Index_Ptr(0xf7);
0x240A	0x20F7    MOVS	R0, #247
0x240C	0x4C66    LDR	R4, [PC, #408]
0x240E	0x6824    LDR	R4, [R4, #0]
0x2410	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1865 :: 		TFT_Write_Command_Ptr(0x20);
0x2412	0x2020    MOVS	R0, #32
0x2414	0x4C65    LDR	R4, [PC, #404]
0x2416	0x6824    LDR	R4, [R4, #0]
0x2418	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1867 :: 		TFT_Set_Index_Ptr(0xea);
0x241A	0x20EA    MOVS	R0, #234
0x241C	0x4C62    LDR	R4, [PC, #392]
0x241E	0x6824    LDR	R4, [R4, #0]
0x2420	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1868 :: 		TFT_Write_Command_Ptr(0x00);
0x2422	0x2000    MOVS	R0, #0
0x2424	0x4C61    LDR	R4, [PC, #388]
0x2426	0x6824    LDR	R4, [R4, #0]
0x2428	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1869 :: 		TFT_Write_Command_Ptr(0x00);
0x242A	0x2000    MOVS	R0, #0
0x242C	0x4C5F    LDR	R4, [PC, #380]
0x242E	0x6824    LDR	R4, [R4, #0]
0x2430	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1871 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x2432	0x20C0    MOVS	R0, #192
0x2434	0x4C5C    LDR	R4, [PC, #368]
0x2436	0x6824    LDR	R4, [R4, #0]
0x2438	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Write_Command_Ptr(0x26);
0x243A	0x2026    MOVS	R0, #38
0x243C	0x4C5B    LDR	R4, [PC, #364]
0x243E	0x6824    LDR	R4, [R4, #0]
0x2440	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1874 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x2442	0x20C1    MOVS	R0, #193
0x2444	0x4C58    LDR	R4, [PC, #352]
0x2446	0x6824    LDR	R4, [R4, #0]
0x2448	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1875 :: 		TFT_Write_Command_Ptr(0x11);
0x244A	0x2011    MOVS	R0, #17
0x244C	0x4C57    LDR	R4, [PC, #348]
0x244E	0x6824    LDR	R4, [R4, #0]
0x2450	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x2452	0x20C5    MOVS	R0, #197
0x2454	0x4C54    LDR	R4, [PC, #336]
0x2456	0x6824    LDR	R4, [R4, #0]
0x2458	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1878 :: 		TFT_Write_Command_Ptr(0x35);
0x245A	0x2035    MOVS	R0, #53
0x245C	0x4C53    LDR	R4, [PC, #332]
0x245E	0x6824    LDR	R4, [R4, #0]
0x2460	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Write_Command_Ptr(0x3e);
0x2462	0x203E    MOVS	R0, #62
0x2464	0x4C51    LDR	R4, [PC, #324]
0x2466	0x6824    LDR	R4, [R4, #0]
0x2468	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1881 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x246A	0x20C7    MOVS	R0, #199
0x246C	0x4C4E    LDR	R4, [PC, #312]
0x246E	0x6824    LDR	R4, [R4, #0]
0x2470	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Write_Command_Ptr(0xbe);
0x2472	0x20BE    MOVS	R0, #190
0x2474	0x4C4D    LDR	R4, [PC, #308]
0x2476	0x6824    LDR	R4, [R4, #0]
0x2478	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x247A	0x2036    MOVS	R0, #54
0x247C	0x4C4A    LDR	R4, [PC, #296]
0x247E	0x6824    LDR	R4, [R4, #0]
0x2480	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		if (TFT_Disp_Rotation == 90)
0x2482	0x484B    LDR	R0, [PC, #300]
0x2484	0x7800    LDRB	R0, [R0, #0]
0x2486	0x285A    CMP	R0, #90
0x2488	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI934197
;__Lib_TFT_Defs.c, 1886 :: 		if (Is_TFT_Rotated_180())
0x248A	0xF7FEF91B  BL	_Is_TFT_Rotated_180+0
0x248E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI934198
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr (0x88);
0x2490	0x2088    MOVS	R0, #136
0x2492	0x4C46    LDR	R4, [PC, #280]
0x2494	0x6824    LDR	R4, [R4, #0]
0x2496	0x47A0    BLX	R4
0x2498	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI934199
L___Lib_TFT_Defs_TFT_Reset_ILI934198:
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Write_Command_Ptr (0x48);
0x249A	0x2048    MOVS	R0, #72
0x249C	0x4C43    LDR	R4, [PC, #268]
0x249E	0x6824    LDR	R4, [R4, #0]
0x24A0	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI934199:
0x24A2	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341100
L___Lib_TFT_Defs_TFT_Reset_ILI934197:
;__Lib_TFT_Defs.c, 1891 :: 		if (Is_TFT_Rotated_180())
0x24A4	0xF7FEF90E  BL	_Is_TFT_Rotated_180+0
0x24A8	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341101
;__Lib_TFT_Defs.c, 1892 :: 		TFT_Write_Command_Ptr (0xE8);
0x24AA	0x20E8    MOVS	R0, #232
0x24AC	0x4C3F    LDR	R4, [PC, #252]
0x24AE	0x6824    LDR	R4, [R4, #0]
0x24B0	0x47A0    BLX	R4
0x24B2	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341102
L___Lib_TFT_Defs_TFT_Reset_ILI9341101:
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr (0x28);
0x24B4	0x2028    MOVS	R0, #40
0x24B6	0x4C3D    LDR	R4, [PC, #244]
0x24B8	0x6824    LDR	R4, [R4, #0]
0x24BA	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341102:
L___Lib_TFT_Defs_TFT_Reset_ILI9341100:
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x24BC	0x203A    MOVS	R0, #58
0x24BE	0x4C3A    LDR	R4, [PC, #232]
0x24C0	0x6824    LDR	R4, [R4, #0]
0x24C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x24C4	0x2055    MOVS	R0, #85
0x24C6	0x4C39    LDR	R4, [PC, #228]
0x24C8	0x6824    LDR	R4, [R4, #0]
0x24CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x24CC	0x20B1    MOVS	R0, #177
0x24CE	0x4C36    LDR	R4, [PC, #216]
0x24D0	0x6824    LDR	R4, [R4, #0]
0x24D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x00);
0x24D4	0x2000    MOVS	R0, #0
0x24D6	0x4C35    LDR	R4, [PC, #212]
0x24D8	0x6824    LDR	R4, [R4, #0]
0x24DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1901 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x24DC	0x201B    MOVS	R0, #27
0x24DE	0x4C33    LDR	R4, [PC, #204]
0x24E0	0x6824    LDR	R4, [R4, #0]
0x24E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1904 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x24E4	0x20F2    MOVS	R0, #242
0x24E6	0x4C30    LDR	R4, [PC, #192]
0x24E8	0x6824    LDR	R4, [R4, #0]
0x24EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Write_Command_Ptr(0x08);
0x24EC	0x2008    MOVS	R0, #8
0x24EE	0x4C2F    LDR	R4, [PC, #188]
0x24F0	0x6824    LDR	R4, [R4, #0]
0x24F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1907 :: 		TFT_Set_Index_Ptr(0x26);
0x24F4	0x2026    MOVS	R0, #38
0x24F6	0x4C2C    LDR	R4, [PC, #176]
0x24F8	0x6824    LDR	R4, [R4, #0]
0x24FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x24FC	0x2001    MOVS	R0, #1
0x24FE	0x4C2B    LDR	R4, [PC, #172]
0x2500	0x6824    LDR	R4, [R4, #0]
0x2502	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1910 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x2504	0x20E0    MOVS	R0, #224
0x2506	0x4C28    LDR	R4, [PC, #160]
0x2508	0x6824    LDR	R4, [R4, #0]
0x250A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Write_Command_Ptr(0x1f);
0x250C	0x201F    MOVS	R0, #31
0x250E	0x4C27    LDR	R4, [PC, #156]
0x2510	0x6824    LDR	R4, [R4, #0]
0x2512	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0x1a);
0x2514	0x201A    MOVS	R0, #26
0x2516	0x4C25    LDR	R4, [PC, #148]
0x2518	0x6824    LDR	R4, [R4, #0]
0x251A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0x18);
0x251C	0x2018    MOVS	R0, #24
0x251E	0x4C23    LDR	R4, [PC, #140]
0x2520	0x6824    LDR	R4, [R4, #0]
0x2522	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1914 :: 		TFT_Write_Command_Ptr(0x0a);
0x2524	0x200A    MOVS	R0, #10
0x2526	0x4C21    LDR	R4, [PC, #132]
0x2528	0x6824    LDR	R4, [R4, #0]
0x252A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Write_Command_Ptr(0x0f);
0x252C	0x200F    MOVS	R0, #15
0x252E	0x4C1F    LDR	R4, [PC, #124]
0x2530	0x6824    LDR	R4, [R4, #0]
0x2532	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0x06);
0x2534	0x2006    MOVS	R0, #6
0x2536	0x4C1D    LDR	R4, [PC, #116]
0x2538	0x6824    LDR	R4, [R4, #0]
0x253A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x45);
0x253C	0x2045    MOVS	R0, #69
0x253E	0x4C1B    LDR	R4, [PC, #108]
0x2540	0x6824    LDR	R4, [R4, #0]
0x2542	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x87);
0x2544	0x2087    MOVS	R0, #135
0x2546	0x4C19    LDR	R4, [PC, #100]
0x2548	0x6824    LDR	R4, [R4, #0]
0x254A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x32);
0x254C	0x2032    MOVS	R0, #50
0x254E	0x4C17    LDR	R4, [PC, #92]
0x2550	0x6824    LDR	R4, [R4, #0]
0x2552	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x0a);
0x2554	0x200A    MOVS	R0, #10
0x2556	0x4C15    LDR	R4, [PC, #84]
0x2558	0x6824    LDR	R4, [R4, #0]
0x255A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x07);
0x255C	0x2007    MOVS	R0, #7
0x255E	0x4C13    LDR	R4, [PC, #76]
0x2560	0x6824    LDR	R4, [R4, #0]
0x2562	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x02);
0x2564	0x2002    MOVS	R0, #2
0x2566	0x4C11    LDR	R4, [PC, #68]
0x2568	0x6824    LDR	R4, [R4, #0]
0x256A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x07);
0x256C	0x2007    MOVS	R0, #7
0x256E	0x4C0F    LDR	R4, [PC, #60]
0x2570	0x6824    LDR	R4, [R4, #0]
0x2572	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x05);
0x2574	0x2005    MOVS	R0, #5
0x2576	0x4C0D    LDR	R4, [PC, #52]
0x2578	0x6824    LDR	R4, [R4, #0]
0x257A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x00);
0x257C	0x2000    MOVS	R0, #0
0x257E	0x4C0B    LDR	R4, [PC, #44]
0x2580	0x6824    LDR	R4, [R4, #0]
0x2582	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x2584	0x20E1    MOVS	R0, #225
0x2586	0x4C08    LDR	R4, [PC, #32]
0x2588	0x6824    LDR	R4, [R4, #0]
0x258A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x00);
0x258C	0x2000    MOVS	R0, #0
0x258E	0x4C07    LDR	R4, [PC, #28]
0x2590	0x6824    LDR	R4, [R4, #0]
0x2592	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x25);
0x2594	0x2025    MOVS	R0, #37
0x2596	0x4C05    LDR	R4, [PC, #20]
0x2598	0x6824    LDR	R4, [R4, #0]
0x259A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1930 :: 		TFT_Write_Command_Ptr(0x27);
0x259C	0x2027    MOVS	R0, #39
0x259E	0xE009    B	#18
0x25A0	0x01A04223  	TFT_RST+0
0x25A4	0x01BC4223  	TFT_CS+0
0x25A8	0x033C2000  	_TFT_Set_Index_Ptr+0
0x25AC	0x03402000  	_TFT_Write_Command_Ptr+0
0x25B0	0x00522000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x25B4	0x4C4F    LDR	R4, [PC, #316]
0x25B6	0x6824    LDR	R4, [R4, #0]
0x25B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Write_Command_Ptr(0x05);
0x25BA	0x2005    MOVS	R0, #5
0x25BC	0x4C4D    LDR	R4, [PC, #308]
0x25BE	0x6824    LDR	R4, [R4, #0]
0x25C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0x10);
0x25C2	0x2010    MOVS	R0, #16
0x25C4	0x4C4B    LDR	R4, [PC, #300]
0x25C6	0x6824    LDR	R4, [R4, #0]
0x25C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x09);
0x25CA	0x2009    MOVS	R0, #9
0x25CC	0x4C49    LDR	R4, [PC, #292]
0x25CE	0x6824    LDR	R4, [R4, #0]
0x25D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x3a);
0x25D2	0x203A    MOVS	R0, #58
0x25D4	0x4C47    LDR	R4, [PC, #284]
0x25D6	0x6824    LDR	R4, [R4, #0]
0x25D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x78);
0x25DA	0x2078    MOVS	R0, #120
0x25DC	0x4C45    LDR	R4, [PC, #276]
0x25DE	0x6824    LDR	R4, [R4, #0]
0x25E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x4d);
0x25E2	0x204D    MOVS	R0, #77
0x25E4	0x4C43    LDR	R4, [PC, #268]
0x25E6	0x6824    LDR	R4, [R4, #0]
0x25E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x05);
0x25EA	0x2005    MOVS	R0, #5
0x25EC	0x4C41    LDR	R4, [PC, #260]
0x25EE	0x6824    LDR	R4, [R4, #0]
0x25F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x18);
0x25F2	0x2018    MOVS	R0, #24
0x25F4	0x4C3F    LDR	R4, [PC, #252]
0x25F6	0x6824    LDR	R4, [R4, #0]
0x25F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x0d);
0x25FA	0x200D    MOVS	R0, #13
0x25FC	0x4C3D    LDR	R4, [PC, #244]
0x25FE	0x6824    LDR	R4, [R4, #0]
0x2600	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x38);
0x2602	0x2038    MOVS	R0, #56
0x2604	0x4C3B    LDR	R4, [PC, #236]
0x2606	0x6824    LDR	R4, [R4, #0]
0x2608	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x3a);
0x260A	0x203A    MOVS	R0, #58
0x260C	0x4C39    LDR	R4, [PC, #228]
0x260E	0x6824    LDR	R4, [R4, #0]
0x2610	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x1f);
0x2612	0x201F    MOVS	R0, #31
0x2614	0x4C37    LDR	R4, [PC, #220]
0x2616	0x6824    LDR	R4, [R4, #0]
0x2618	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1946 :: 		TFT_Set_Index_Ptr(0x2A);
0x261A	0x202A    MOVS	R0, #42
0x261C	0x4C36    LDR	R4, [PC, #216]
0x261E	0x6824    LDR	R4, [R4, #0]
0x2620	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Write_Command_Ptr(0);
0x2622	0x2000    MOVS	R0, #0
0x2624	0x4C33    LDR	R4, [PC, #204]
0x2626	0x6824    LDR	R4, [R4, #0]
0x2628	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1948 :: 		TFT_Write_Command_Ptr(0);
0x262A	0x2000    MOVS	R0, #0
0x262C	0x4C31    LDR	R4, [PC, #196]
0x262E	0x6824    LDR	R4, [R4, #0]
0x2630	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x2632	0x4832    LDR	R0, [PC, #200]
0x2634	0x8800    LDRH	R0, [R0, #0]
0x2636	0x1E40    SUBS	R0, R0, #1
0x2638	0xB280    UXTH	R0, R0
0x263A	0x0A04    LSRS	R4, R0, #8
0x263C	0xB2E0    UXTB	R0, R4
0x263E	0x4C2D    LDR	R4, [PC, #180]
0x2640	0x6824    LDR	R4, [R4, #0]
0x2642	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x2644	0x482D    LDR	R0, [PC, #180]
0x2646	0x8800    LDRH	R0, [R0, #0]
0x2648	0x1E44    SUBS	R4, R0, #1
0x264A	0xB2E0    UXTB	R0, R4
0x264C	0x4C29    LDR	R4, [PC, #164]
0x264E	0x6824    LDR	R4, [R4, #0]
0x2650	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Set_Index_Ptr(0x2B);
0x2652	0x202B    MOVS	R0, #43
0x2654	0x4C28    LDR	R4, [PC, #160]
0x2656	0x6824    LDR	R4, [R4, #0]
0x2658	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(0);
0x265A	0x2000    MOVS	R0, #0
0x265C	0x4C25    LDR	R4, [PC, #148]
0x265E	0x6824    LDR	R4, [R4, #0]
0x2660	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Write_Command_Ptr(0);
0x2662	0x2000    MOVS	R0, #0
0x2664	0x4C23    LDR	R4, [PC, #140]
0x2666	0x6824    LDR	R4, [R4, #0]
0x2668	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x266A	0x4825    LDR	R0, [PC, #148]
0x266C	0x8800    LDRH	R0, [R0, #0]
0x266E	0x1E40    SUBS	R0, R0, #1
0x2670	0xB280    UXTH	R0, R0
0x2672	0x0A04    LSRS	R4, R0, #8
0x2674	0xB2E0    UXTB	R0, R4
0x2676	0x4C1F    LDR	R4, [PC, #124]
0x2678	0x6824    LDR	R4, [R4, #0]
0x267A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x267C	0x4820    LDR	R0, [PC, #128]
0x267E	0x8800    LDRH	R0, [R0, #0]
0x2680	0x1E44    SUBS	R4, R0, #1
0x2682	0xB2E0    UXTB	R0, R4
0x2684	0x4C1B    LDR	R4, [PC, #108]
0x2686	0x6824    LDR	R4, [R4, #0]
0x2688	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x268A	0x20B7    MOVS	R0, #183
0x268C	0x4C1A    LDR	R4, [PC, #104]
0x268E	0x6824    LDR	R4, [R4, #0]
0x2690	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1959 :: 		TFT_Write_Command_Ptr(0x07);
0x2692	0x2007    MOVS	R0, #7
0x2694	0x4C17    LDR	R4, [PC, #92]
0x2696	0x6824    LDR	R4, [R4, #0]
0x2698	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x269A	0x20B6    MOVS	R0, #182
0x269C	0x4C16    LDR	R4, [PC, #88]
0x269E	0x6824    LDR	R4, [R4, #0]
0x26A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1962 :: 		TFT_Write_Command_Ptr(0x0a);
0x26A2	0x200A    MOVS	R0, #10
0x26A4	0x4C13    LDR	R4, [PC, #76]
0x26A6	0x6824    LDR	R4, [R4, #0]
0x26A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr(0x82);
0x26AA	0x2082    MOVS	R0, #130
0x26AC	0x4C11    LDR	R4, [PC, #68]
0x26AE	0x6824    LDR	R4, [R4, #0]
0x26B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1964 :: 		TFT_Write_Command_Ptr(0x27);
0x26B2	0x2027    MOVS	R0, #39
0x26B4	0x4C0F    LDR	R4, [PC, #60]
0x26B6	0x6824    LDR	R4, [R4, #0]
0x26B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr(0x00);
0x26BA	0x2000    MOVS	R0, #0
0x26BC	0x4C0D    LDR	R4, [PC, #52]
0x26BE	0x6824    LDR	R4, [R4, #0]
0x26C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1967 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x26C2	0x2011    MOVS	R0, #17
0x26C4	0x4C0C    LDR	R4, [PC, #48]
0x26C6	0x6824    LDR	R4, [R4, #0]
0x26C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1968 :: 		Delay_100ms();
0x26CA	0xF7FFFAE1  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1969 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x26CE	0x2029    MOVS	R0, #41
0x26D0	0x4C09    LDR	R4, [PC, #36]
0x26D2	0x6824    LDR	R4, [R4, #0]
0x26D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1970 :: 		Delay_100ms();
0x26D6	0xF7FFFADB  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1971 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x26DA	0x202C    MOVS	R0, #44
0x26DC	0x4C06    LDR	R4, [PC, #24]
0x26DE	0x6824    LDR	R4, [R4, #0]
0x26E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1972 :: 		TFT_CS = 1;
0x26E2	0x2101    MOVS	R1, #1
0x26E4	0xB249    SXTB	R1, R1
0x26E6	0x4807    LDR	R0, [PC, #28]
0x26E8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1973 :: 		}
L_end_TFT_Reset_ILI9341:
0x26EA	0xF8DDE000  LDR	LR, [SP, #0]
0x26EE	0xB001    ADD	SP, SP, #4
0x26F0	0x4770    BX	LR
0x26F2	0xBF00    NOP
0x26F4	0x03402000  	_TFT_Write_Command_Ptr+0
0x26F8	0x033C2000  	_TFT_Set_Index_Ptr+0
0x26FC	0x02FC2000  	_TFT_DISP_WIDTH+0
0x2700	0x02FE2000  	_TFT_DISP_HEIGHT+0
0x2704	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
__Lib_USB_32F10x_CL_USBD_USR_DeviceReset:
;usbd_usr.c, 176 :: 		
; speed start address is: 0 (R0)
0x228C	0xB081    SUB	SP, SP, #4
; speed end address is: 0 (R0)
; speed start address is: 0 (R0)
;usbd_usr.c, 178 :: 		
0x228E	0xE002    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset31
; speed end address is: 0 (R0)
;usbd_usr.c, 180 :: 		
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset33:
;usbd_usr.c, 182 :: 		
0x2290	0xE006    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset32
;usbd_usr.c, 184 :: 		
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset34:
;usbd_usr.c, 186 :: 		
0x2292	0xE005    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset32
;usbd_usr.c, 187 :: 		
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset35:
;usbd_usr.c, 189 :: 		
0x2294	0xE004    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset32
;usbd_usr.c, 190 :: 		
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset31:
; speed start address is: 0 (R0)
0x2296	0x2800    CMP	R0, #0
0x2298	0xD0FA    BEQ	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset33
0x229A	0x2801    CMP	R0, #1
0x229C	0xD0F9    BEQ	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset34
; speed end address is: 0 (R0)
0x229E	0xE7F9    B	L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset35
L___Lib_USB_32F10x_CL_USBD_USR_DeviceReset32:
;usbd_usr.c, 191 :: 		
L_end_USBD_USR_DeviceReset:
0x22A0	0xB001    ADD	SP, SP, #4
0x22A2	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceReset
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 54 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x22E8	0xB081    SUB	SP, SP, #4
0x22EA	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 55 :: 		TFT_RS = 0;
0x22EE	0x2200    MOVS	R2, #0
0x22F0	0xB252    SXTB	R2, R2
0x22F2	0x4908    LDR	R1, [PC, #32]
0x22F4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 56 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x22F6	0xF7FFFCD7  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 57 :: 		TFT_Write_Strobe();
0x22FA	0x2200    MOVS	R2, #0
0x22FC	0xB252    SXTB	R2, R2
0x22FE	0x4906    LDR	R1, [PC, #24]
0x2300	0x600A    STR	R2, [R1, #0]
0x2302	0xBF00    NOP
0x2304	0x2201    MOVS	R2, #1
0x2306	0xB252    SXTB	R2, R2
0x2308	0x4903    LDR	R1, [PC, #12]
0x230A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 58 :: 		}
L_end_TFT_Set_Index:
0x230C	0xF8DDE000  LDR	LR, [SP, #0]
0x2310	0xB001    ADD	SP, SP, #4
0x2312	0x4770    BX	LR
0x2314	0x01B04223  	TFT_RS+0
0x2318	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 43 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 46 :: 		temp &= 0xFF00;
0x1CA8	0x4A04    LDR	R2, [PC, #16]
0x1CAA	0x8811    LDRH	R1, [R2, #0]
0x1CAC	0xF401417F  AND	R1, R1, #65280
0x1CB0	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 47 :: 		TFT_DataPort = value | temp;
0x1CB2	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x1CB6	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 48 :: 		}
L_end_Write_to_Port:
0x1CB8	0x4770    BX	LR
0x1CBA	0xBF00    NOP
0x1CBC	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 64 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x3A98	0xB081    SUB	SP, SP, #4
0x3A9A	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 65 :: 		TFT_RS = 1;
0x3A9E	0x2201    MOVS	R2, #1
0x3AA0	0xB252    SXTB	R2, R2
0x3AA2	0x4908    LDR	R1, [PC, #32]
0x3AA4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 66 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x3AA6	0xF7FEF8FF  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 67 :: 		TFT_Write_Strobe();
0x3AAA	0x2200    MOVS	R2, #0
0x3AAC	0xB252    SXTB	R2, R2
0x3AAE	0x4906    LDR	R1, [PC, #24]
0x3AB0	0x600A    STR	R2, [R1, #0]
0x3AB2	0xBF00    NOP
0x3AB4	0x2201    MOVS	R2, #1
0x3AB6	0xB252    SXTB	R2, R2
0x3AB8	0x4903    LDR	R1, [PC, #12]
0x3ABA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 68 :: 		}
L_end_TFT_Write_Command:
0x3ABC	0xF8DDE000  LDR	LR, [SP, #0]
0x3AC0	0xB001    ADD	SP, SP, #4
0x3AC2	0x4770    BX	LR
0x3AC4	0x01B04223  	TFT_RS+0
0x3AC8	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 2883 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x3950	0xB082    SUB	SP, SP, #8
0x3952	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2884 :: 		Delay_1us(); Delay_1us();
0x3956	0xF7FEF9B3  BL	_Delay_1us+0
0x395A	0xF7FEF9B1  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2885 :: 		TFT_CS = 0;
0x395E	0x2300    MOVS	R3, #0
0x3960	0xB25B    SXTB	R3, R3
0x3962	0x490C    LDR	R1, [PC, #48]
0x3964	0x9101    STR	R1, [SP, #4]
0x3966	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2886 :: 		TFT_RD = 1;
0x3968	0x2201    MOVS	R2, #1
0x396A	0xB252    SXTB	R2, R2
0x396C	0x490A    LDR	R1, [PC, #40]
0x396E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2887 :: 		TFT_RS = 0;
0x3970	0x490A    LDR	R1, [PC, #40]
0x3972	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2888 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x3974	0xF7FEF998  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2889 :: 		TFT_WR = 0;
0x3978	0x2200    MOVS	R2, #0
0x397A	0xB252    SXTB	R2, R2
0x397C	0x4908    LDR	R1, [PC, #32]
0x397E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2890 :: 		TFT_WR = 1;
0x3980	0x2201    MOVS	R2, #1
0x3982	0xB252    SXTB	R2, R2
0x3984	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2891 :: 		TFT_CS = 1;
0x3986	0x9901    LDR	R1, [SP, #4]
0x3988	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2892 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x398A	0xF8DDE000  LDR	LR, [SP, #0]
0x398E	0xB002    ADD	SP, SP, #8
0x3990	0x4770    BX	LR
0x3992	0xBF00    NOP
0x3994	0x01BC4223  	TFT_CS+0
0x3998	0x01A84223  	TFT_RD+0
0x399C	0x01B04223  	TFT_RS+0
0x39A0	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x1CC0	0xF240070B  MOVW	R7, #11
0x1CC4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x1CC8	0x1E7F    SUBS	R7, R7, #1
0x1CCA	0xD1FD    BNE	L_Delay_1us0
0x1CCC	0xBF00    NOP
0x1CCE	0xBF00    NOP
0x1CD0	0xBF00    NOP
0x1CD2	0xBF00    NOP
0x1CD4	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x1CD6	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 2898 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x39D8	0xB082    SUB	SP, SP, #8
0x39DA	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2899 :: 		TFT_CS = 0;
0x39DE	0x2200    MOVS	R2, #0
0x39E0	0xB252    SXTB	R2, R2
0x39E2	0x490E    LDR	R1, [PC, #56]
0x39E4	0x9101    STR	R1, [SP, #4]
0x39E6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2900 :: 		TFT_RD = 1;
0x39E8	0x2201    MOVS	R2, #1
0x39EA	0xB252    SXTB	R2, R2
0x39EC	0x490C    LDR	R1, [PC, #48]
0x39EE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2901 :: 		TFT_RS = 1;
0x39F0	0x490C    LDR	R1, [PC, #48]
0x39F2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2902 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x39F4	0xF7FEF958  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2903 :: 		TFT_WR = 0;
0x39F8	0x2200    MOVS	R2, #0
0x39FA	0xB252    SXTB	R2, R2
0x39FC	0x490A    LDR	R1, [PC, #40]
0x39FE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2904 :: 		TFT_WR = 1;
0x3A00	0x2201    MOVS	R2, #1
0x3A02	0xB252    SXTB	R2, R2
0x3A04	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2905 :: 		TFT_CS = 1;
0x3A06	0x9901    LDR	R1, [SP, #4]
0x3A08	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2906 :: 		Delay_1us(); Delay_1us();
0x3A0A	0xF7FEF959  BL	_Delay_1us+0
0x3A0E	0xF7FEF957  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2907 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x3A12	0xF8DDE000  LDR	LR, [SP, #0]
0x3A16	0xB002    ADD	SP, SP, #8
0x3A18	0x4770    BX	LR
0x3A1A	0xBF00    NOP
0x3A1C	0x01BC4223  	TFT_CS+0
0x3A20	0x01A84223  	TFT_RD+0
0x3A24	0x01B04223  	TFT_RS+0
0x3A28	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 86 :: 		static void TFT_Set_Pin_Directions() {
0x1BCC	0xB081    SUB	SP, SP, #4
0x1BCE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 89 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x1BD2	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 90 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x1BD6	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 91 :: 		MOV   R1, #1
0x1BDA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 92 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x1BDE	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 94 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1BE2	0x4A25    LDR	R2, [PC, #148]
0x1BE4	0xB289    UXTH	R1, R1
0x1BE6	0xF003F84D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 97 :: 		TFT_RST = 0;
0x1BEA	0x2100    MOVS	R1, #0
0x1BEC	0xB249    SXTB	R1, R1
0x1BEE	0x4823    LDR	R0, [PC, #140]
0x1BF0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 101 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x1BF2	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 102 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x1BF6	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 103 :: 		MOV   R1, #1
0x1BFA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 104 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x1BFE	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 106 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1C02	0x4A1D    LDR	R2, [PC, #116]
0x1C04	0xB289    UXTH	R1, R1
0x1C06	0xF003F83D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 109 :: 		TFT_RS = 1;
0x1C0A	0x2101    MOVS	R1, #1
0x1C0C	0xB249    SXTB	R1, R1
0x1C0E	0x481C    LDR	R0, [PC, #112]
0x1C10	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 113 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x1C12	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 114 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x1C16	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 115 :: 		MOV   R1, #1
0x1C1A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 116 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x1C1E	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 118 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1C22	0x4A15    LDR	R2, [PC, #84]
0x1C24	0xB289    UXTH	R1, R1
0x1C26	0xF003F82D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 121 :: 		TFT_CS = 1;
0x1C2A	0x2101    MOVS	R1, #1
0x1C2C	0xB249    SXTB	R1, R1
0x1C2E	0x4815    LDR	R0, [PC, #84]
0x1C30	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 125 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x1C32	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 126 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x1C36	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 127 :: 		MOV   R1, #1
0x1C3A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 128 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x1C3E	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 130 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1C42	0x4A0D    LDR	R2, [PC, #52]
0x1C44	0xB289    UXTH	R1, R1
0x1C46	0xF003F81D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 134 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x1C4A	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 135 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x1C4E	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 136 :: 		MOV   R1, #1
0x1C52	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 137 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x1C56	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 139 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x1C5A	0x4A07    LDR	R2, [PC, #28]
0x1C5C	0xB289    UXTH	R1, R1
0x1C5E	0xF003F811  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 141 :: 		TFT_RD = 1;
0x1C62	0x2101    MOVS	R1, #1
0x1C64	0xB249    SXTB	R1, R1
0x1C66	0x4808    LDR	R0, [PC, #32]
0x1C68	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 142 :: 		TFT_WR = 1;
0x1C6A	0x4808    LDR	R0, [PC, #32]
0x1C6C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 143 :: 		}
L_end_TFT_Set_Pin_Directions:
0x1C6E	0xF8DDE000  LDR	LR, [SP, #0]
0x1C72	0xB001    ADD	SP, SP, #4
0x1C74	0x4770    BX	LR
0x1C76	0xBF00    NOP
0x1C78	0x00140008  	#524308
0x1C7C	0x01A04223  	TFT_RST+0
0x1C80	0x01B04223  	TFT_RS+0
0x1C84	0x01BC4223  	TFT_CS+0
0x1C88	0x01A84223  	TFT_RD+0
0x1C8C	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x1C90	0xF644777F  MOVW	R7, #20351
0x1C94	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x1C98	0x1E7F    SUBS	R7, R7, #1
0x1C9A	0xD1FD    BNE	L_Delay_100ms20
0x1C9C	0xBF00    NOP
0x1C9E	0xBF00    NOP
0x1CA0	0xBF00    NOP
0x1CA2	0xBF00    NOP
0x1CA4	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x1CA6	0x4770    BX	LR
; end of _Delay_100ms
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x1CD8	0xF64E275F  MOVW	R7, #59999
0x1CDC	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x1CE0	0x1E7F    SUBS	R7, R7, #1
0x1CE2	0xD1FD    BNE	L_Delay_5ms16
0x1CE4	0xBF00    NOP
0x1CE6	0xBF00    NOP
0x1CE8	0xBF00    NOP
0x1CEA	0xBF00    NOP
0x1CEC	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x1CEE	0x4770    BX	LR
; end of _Delay_5ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 25 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 26 :: 		return TFT_Rotated_180;
0x06C4	0x4801    LDR	R0, [PC, #4]
0x06C6	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 27 :: 		}
L_end_Is_TFT_Rotated_180:
0x06C8	0x4770    BX	LR
0x06CA	0xBF00    NOP
0x06CC	0x00532000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x5030	0xB083    SUB	SP, SP, #12
0x5032	0xF8CDE000  STR	LR, [SP, #0]
0x5036	0xFA1FFB80  UXTH	R11, R0
0x503A	0xFA1FFC81  UXTH	R12, R1
0x503E	0xF88D2004  STRB	R2, [SP, #4]
0x5042	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x5046	0xF640400C  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x504A	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x504E	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x5052	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x5056	0x4A27    LDR	R2, [PC, #156]
0x5058	0xB289    UXTH	R1, R1
0x505A	0xF7FFFE13  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x505E	0x2500    MOVS	R5, #0
0x5060	0xB26D    SXTB	R5, R5
0x5062	0x4C25    LDR	R4, [PC, #148]
0x5064	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x5066	0xF640400C  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x506A	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x506E	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x5072	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x5076	0x4A1F    LDR	R2, [PC, #124]
0x5078	0xB289    UXTH	R1, R1
0x507A	0xF7FFFE03  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x507E	0x2500    MOVS	R5, #0
0x5080	0xB26D    SXTB	R5, R5
0x5082	0x4C1E    LDR	R4, [PC, #120]
0x5084	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x5086	0xF640400C  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x508A	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x508E	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x5092	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x5096	0xF04F0241  MOV	R2, #65
0x509A	0xB289    UXTH	R1, R1
0x509C	0xF7FFFDF2  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x50A0	0xF640400C  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x50A4	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x50A8	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x50AC	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x50B0	0xF04F0241  MOV	R2, #65
0x50B4	0xB289    UXTH	R1, R1
0x50B6	0xF7FFFDE5  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x50BA	0xF2403584  MOVW	R5, #900
0x50BE	0xB22D    SXTH	R5, R5
0x50C0	0x4C0F    LDR	R4, [PC, #60]
0x50C2	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x50C4	0x4C0F    LDR	R4, [PC, #60]
0x50C6	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x50CA	0x4C0F    LDR	R4, [PC, #60]
0x50CC	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x50D0	0xF89D5004  LDRB	R5, [SP, #4]
0x50D4	0x4C0D    LDR	R4, [PC, #52]
0x50D6	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x50D8	0xF89D5008  LDRB	R5, [SP, #8]
0x50DC	0x4C0C    LDR	R4, [PC, #48]
0x50DE	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x50E0	0x2500    MOVS	R5, #0
0x50E2	0x4C0C    LDR	R4, [PC, #48]
0x50E4	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x50E6	0x2500    MOVS	R5, #0
0x50E8	0x4C0B    LDR	R4, [PC, #44]
0x50EA	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x50EC	0xF8DDE000  LDR	LR, [SP, #0]
0x50F0	0xB003    ADD	SP, SP, #12
0x50F2	0x4770    BX	LR
0x50F4	0x00140008  	#524308
0x50F8	0x81A04221  	DriveX_Right+0
0x50FC	0x81A44221  	DriveY_Up+0
0x5100	0x03442000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x5104	0x034C2000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x5108	0x034E2000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x510C	0x03462000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x5110	0x03372000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x5114	0x03542000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x5118	0x03562000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x5210	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x5212	0x4902    LDR	R1, [PC, #8]
0x5214	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x5216	0xB001    ADD	SP, SP, #4
0x5218	0x4770    BX	LR
0x521A	0xBF00    NOP
0x521C	0x03442000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x6B14	0xB084    SUB	SP, SP, #16
0x6B16	0xF8CDE000  STR	LR, [SP, #0]
0x6B1A	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x6B1E	0x2200    MOVS	R2, #0
0x6B20	0xB252    SXTB	R2, R2
0x6B22	0x491A    LDR	R1, [PC, #104]
0x6B24	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x6B26	0xF7FBF803  BL	__Lib_TFT_Is_SSD1963_Set+0
0x6B2A	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x6B2C	0x4918    LDR	R1, [PC, #96]
0x6B2E	0x8809    LDRH	R1, [R1, #0]
0x6B30	0x1E4C    SUBS	R4, R1, #1
0x6B32	0x4918    LDR	R1, [PC, #96]
0x6B34	0x8809    LDRH	R1, [R1, #0]
0x6B36	0x1E49    SUBS	R1, R1, #1
0x6B38	0xB2A3    UXTH	R3, R4
0x6B3A	0xB28A    UXTH	R2, R1
0x6B3C	0x2100    MOVS	R1, #0
0x6B3E	0x2000    MOVS	R0, #0
0x6B40	0x4C15    LDR	R4, [PC, #84]
0x6B42	0x6824    LDR	R4, [R4, #0]
0x6B44	0x47A0    BLX	R4
0x6B46	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x6B48	0x2100    MOVS	R1, #0
0x6B4A	0x2000    MOVS	R0, #0
0x6B4C	0x4C13    LDR	R4, [PC, #76]
0x6B4E	0x6824    LDR	R4, [R4, #0]
0x6B50	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x6B52	0x4910    LDR	R1, [PC, #64]
0x6B54	0x880A    LDRH	R2, [R1, #0]
0x6B56	0x490E    LDR	R1, [PC, #56]
0x6B58	0x8809    LDRH	R1, [R1, #0]
0x6B5A	0x4351    MULS	R1, R2, R1
0x6B5C	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x6B5E	0x2100    MOVS	R1, #0
0x6B60	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x6B62	0x9A02    LDR	R2, [SP, #8]
0x6B64	0x9901    LDR	R1, [SP, #4]
0x6B66	0x4291    CMP	R1, R2
0x6B68	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x6B6A	0xF8BD000C  LDRH	R0, [SP, #12]
0x6B6E	0x4C0C    LDR	R4, [PC, #48]
0x6B70	0x6824    LDR	R4, [R4, #0]
0x6B72	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x6B74	0x9901    LDR	R1, [SP, #4]
0x6B76	0x1C49    ADDS	R1, R1, #1
0x6B78	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x6B7A	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x6B7C	0x2201    MOVS	R2, #1
0x6B7E	0xB252    SXTB	R2, R2
0x6B80	0x4902    LDR	R1, [PC, #8]
0x6B82	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x6B84	0xF8DDE000  LDR	LR, [SP, #0]
0x6B88	0xB004    ADD	SP, SP, #16
0x6B8A	0x4770    BX	LR
0x6B8C	0x01BC4223  	TFT_CS+0
0x6B90	0x02FE2000  	_TFT_DISP_HEIGHT+0
0x6B94	0x02FC2000  	_TFT_DISP_WIDTH+0
0x6B98	0x03002000  	_TFT_SSD1963_Set_Address_Ptr+0
0x6B9C	0x03042000  	_TFT_Set_Address_Ptr+0
0x6BA0	0x03082000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2374 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1E80	0xB083    SUB	SP, SP, #12
0x1E82	0xF8CDE000  STR	LR, [SP, #0]
0x1E86	0xB29E    UXTH	R6, R3
0x1E88	0xB293    UXTH	R3, R2
0x1E8A	0xB28A    UXTH	R2, R1
0x1E8C	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2379 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x1E8E	0x4C49    LDR	R4, [PC, #292]
0x1E90	0x8824    LDRH	R4, [R4, #0]
0x1E92	0xF5B47FF0  CMP	R4, #480
0x1E96	0xD805    BHI	L__TFT_Set_Address_SSD1963II194
0x1E98	0x4C47    LDR	R4, [PC, #284]
0x1E9A	0x8824    LDRH	R4, [R4, #0]
0x1E9C	0xF5B47FF0  CMP	R4, #480
0x1EA0	0xD800    BHI	L__TFT_Set_Address_SSD1963II193
0x1EA2	0xE004    B	L_TFT_Set_Address_SSD1963II135
L__TFT_Set_Address_SSD1963II194:
L__TFT_Set_Address_SSD1963II193:
;__Lib_TFT_Defs.c, 2380 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1EA4	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2381 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1EA8	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2382 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1EAC	0xE003    B	L_TFT_Set_Address_SSD1963II136
L_TFT_Set_Address_SSD1963II135:
;__Lib_TFT_Defs.c, 2384 :: 		_width = 480;
; _width start address is: 32 (R8)
0x1EAE	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2385 :: 		_height = 272;
; _height start address is: 28 (R7)
0x1EB2	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2386 :: 		}
L_TFT_Set_Address_SSD1963II136:
;__Lib_TFT_Defs.c, 2387 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1EB6	0x4C41    LDR	R4, [PC, #260]
0x1EB8	0x7824    LDRB	R4, [R4, #0]
0x1EBA	0x2C5A    CMP	R4, #90
0x1EBC	0xD11D    BNE	L_TFT_Set_Address_SSD1963II137
;__Lib_TFT_Defs.c, 2388 :: 		if (Is_TFT_Rotated_180()) {
0x1EBE	0xF7FEFC01  BL	_Is_TFT_Rotated_180+0
0x1EC2	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II138
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2389 :: 		s_col = (_width - 1) - y2;
0x1EC4	0xF1A80501  SUB	R5, R8, #1
0x1EC8	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1ECA	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1ECC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2390 :: 		e_col = (_width - 1) - y1;
0x1ED0	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1ED2	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2391 :: 		s_page = x1;
0x1ED6	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2392 :: 		e_page = x2;
0x1EDA	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2393 :: 		} else {
0x1EDE	0xE00B    B	L_TFT_Set_Address_SSD1963II139
L_TFT_Set_Address_SSD1963II138:
;__Lib_TFT_Defs.c, 2394 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1EE0	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2395 :: 		e_col = y2;
0x1EE4	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2396 :: 		s_page = (_height - 1) - x2;
0x1EE8	0x1E7D    SUBS	R5, R7, #1
0x1EEA	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1EEC	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1EEE	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2397 :: 		e_page = (_height - 1) - x1;
0x1EF2	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1EF4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2398 :: 		}
L_TFT_Set_Address_SSD1963II139:
;__Lib_TFT_Defs.c, 2399 :: 		} else {
0x1EF8	0xE01C    B	L_TFT_Set_Address_SSD1963II140
L_TFT_Set_Address_SSD1963II137:
;__Lib_TFT_Defs.c, 2400 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1EFA	0xF7FEFBE3  BL	_Is_TFT_Rotated_180+0
0x1EFE	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II141
;__Lib_TFT_Defs.c, 2401 :: 		s_col = (_width - 1) - x2;
0x1F00	0xF1A80501  SUB	R5, R8, #1
0x1F04	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1F06	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1F08	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2402 :: 		e_col = (_width - 1) - x1;
0x1F0C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1F0E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2403 :: 		s_page = (_height - 1) - y2;
0x1F12	0x1E7D    SUBS	R5, R7, #1
0x1F14	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1F16	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1F18	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2404 :: 		e_page = (_height - 1) - y1;
0x1F1C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1F1E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2405 :: 		} else {
0x1F22	0xE007    B	L_TFT_Set_Address_SSD1963II142
L_TFT_Set_Address_SSD1963II141:
;__Lib_TFT_Defs.c, 2406 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1F24	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2407 :: 		e_col = x2;
0x1F28	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2408 :: 		s_page = y1;
0x1F2C	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2409 :: 		e_page = y2;
0x1F30	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2410 :: 		}
L_TFT_Set_Address_SSD1963II142:
;__Lib_TFT_Defs.c, 2411 :: 		}
L_TFT_Set_Address_SSD1963II140:
;__Lib_TFT_Defs.c, 2412 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1F34	0x202A    MOVS	R0, #42
0x1F36	0x4C22    LDR	R4, [PC, #136]
0x1F38	0x6824    LDR	R4, [R4, #0]
0x1F3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2413 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1F3C	0xF8BD4004  LDRH	R4, [SP, #4]
0x1F40	0x0A24    LSRS	R4, R4, #8
0x1F42	0xB2E0    UXTB	R0, R4
0x1F44	0x4C1F    LDR	R4, [PC, #124]
0x1F46	0x6824    LDR	R4, [R4, #0]
0x1F48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2414 :: 		TFT_Write_Command_Ptr(s_col);
0x1F4A	0xF8BD0004  LDRH	R0, [SP, #4]
0x1F4E	0x4C1D    LDR	R4, [PC, #116]
0x1F50	0x6824    LDR	R4, [R4, #0]
0x1F52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2415 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1F54	0xF8BD4006  LDRH	R4, [SP, #6]
0x1F58	0x0A24    LSRS	R4, R4, #8
0x1F5A	0xB2E0    UXTB	R0, R4
0x1F5C	0x4C19    LDR	R4, [PC, #100]
0x1F5E	0x6824    LDR	R4, [R4, #0]
0x1F60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2416 :: 		TFT_Write_Command_Ptr(e_col);
0x1F62	0xF8BD0006  LDRH	R0, [SP, #6]
0x1F66	0x4C17    LDR	R4, [PC, #92]
0x1F68	0x6824    LDR	R4, [R4, #0]
0x1F6A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2418 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1F6C	0x202B    MOVS	R0, #43
0x1F6E	0x4C14    LDR	R4, [PC, #80]
0x1F70	0x6824    LDR	R4, [R4, #0]
0x1F72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2419 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1F74	0xF8BD4008  LDRH	R4, [SP, #8]
0x1F78	0x0A24    LSRS	R4, R4, #8
0x1F7A	0xB2E0    UXTB	R0, R4
0x1F7C	0x4C11    LDR	R4, [PC, #68]
0x1F7E	0x6824    LDR	R4, [R4, #0]
0x1F80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2420 :: 		TFT_Write_Command_Ptr(s_page);
0x1F82	0xF8BD0008  LDRH	R0, [SP, #8]
0x1F86	0x4C0F    LDR	R4, [PC, #60]
0x1F88	0x6824    LDR	R4, [R4, #0]
0x1F8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2421 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x1F8C	0xF8BD400A  LDRH	R4, [SP, #10]
0x1F90	0x0A24    LSRS	R4, R4, #8
0x1F92	0xB2E0    UXTB	R0, R4
0x1F94	0x4C0B    LDR	R4, [PC, #44]
0x1F96	0x6824    LDR	R4, [R4, #0]
0x1F98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2422 :: 		TFT_Write_Command_Ptr(e_page);
0x1F9A	0xF8BD000A  LDRH	R0, [SP, #10]
0x1F9E	0x4C09    LDR	R4, [PC, #36]
0x1FA0	0x6824    LDR	R4, [R4, #0]
0x1FA2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2423 :: 		TFT_Set_Index_Ptr(0x2C);
0x1FA4	0x202C    MOVS	R0, #44
0x1FA6	0x4C06    LDR	R4, [PC, #24]
0x1FA8	0x6824    LDR	R4, [R4, #0]
0x1FAA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2424 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x1FAC	0xF8DDE000  LDR	LR, [SP, #0]
0x1FB0	0xB003    ADD	SP, SP, #12
0x1FB2	0x4770    BX	LR
0x1FB4	0x02FC2000  	_TFT_DISP_WIDTH+0
0x1FB8	0x02FE2000  	_TFT_DISP_HEIGHT+0
0x1FBC	0x00522000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1FC0	0x033C2000  	_TFT_Set_Index_Ptr+0
0x1FC4	0x03402000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 277 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x1FC8	0xB083    SUB	SP, SP, #12
0x1FCA	0xF8CDE000  STR	LR, [SP, #0]
0x1FCE	0xF8AD0004  STRH	R0, [SP, #4]
0x1FD2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 278 :: 		TFT_Set_Index_Ptr(0x02);
0x1FD6	0x2002    MOVS	R0, #2
0x1FD8	0x4C17    LDR	R4, [PC, #92]
0x1FDA	0x6824    LDR	R4, [R4, #0]
0x1FDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 279 :: 		TFT_Write_Command_Ptr(x>>8);
0x1FDE	0xF8BD2004  LDRH	R2, [SP, #4]
0x1FE2	0x0A14    LSRS	R4, R2, #8
0x1FE4	0xB2E0    UXTB	R0, R4
0x1FE6	0x4C15    LDR	R4, [PC, #84]
0x1FE8	0x6824    LDR	R4, [R4, #0]
0x1FEA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 280 :: 		TFT_Set_Index_Ptr(0x03);
0x1FEC	0x2003    MOVS	R0, #3
0x1FEE	0x4C12    LDR	R4, [PC, #72]
0x1FF0	0x6824    LDR	R4, [R4, #0]
0x1FF2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 281 :: 		TFT_Write_Command_Ptr(x);
0x1FF4	0xF8BD0004  LDRH	R0, [SP, #4]
0x1FF8	0x4C10    LDR	R4, [PC, #64]
0x1FFA	0x6824    LDR	R4, [R4, #0]
0x1FFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 282 :: 		TFT_Set_Index_Ptr(0x06);
0x1FFE	0x2006    MOVS	R0, #6
0x2000	0x4C0D    LDR	R4, [PC, #52]
0x2002	0x6824    LDR	R4, [R4, #0]
0x2004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 283 :: 		TFT_Write_Command_Ptr(y>>8);
0x2006	0xF8BD2008  LDRH	R2, [SP, #8]
0x200A	0x0A14    LSRS	R4, R2, #8
0x200C	0xB2E0    UXTB	R0, R4
0x200E	0x4C0B    LDR	R4, [PC, #44]
0x2010	0x6824    LDR	R4, [R4, #0]
0x2012	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 284 :: 		TFT_Set_Index_Ptr(0x07);
0x2014	0x2007    MOVS	R0, #7
0x2016	0x4C08    LDR	R4, [PC, #32]
0x2018	0x6824    LDR	R4, [R4, #0]
0x201A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 285 :: 		TFT_Write_Command_Ptr(y);
0x201C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2020	0x4C06    LDR	R4, [PC, #24]
0x2022	0x6824    LDR	R4, [R4, #0]
0x2024	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 286 :: 		TFT_Set_Index_Ptr(0x22);
0x2026	0x2022    MOVS	R0, #34
0x2028	0x4C03    LDR	R4, [PC, #12]
0x202A	0x6824    LDR	R4, [R4, #0]
0x202C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 287 :: 		}
L_end_TFT_Set_Address:
0x202E	0xF8DDE000  LDR	LR, [SP, #0]
0x2032	0xB003    ADD	SP, SP, #12
0x2034	0x4770    BX	LR
0x2036	0xBF00    NOP
0x2038	0x033C2000  	_TFT_Set_Index_Ptr+0
0x203C	0x03402000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 386 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x1CF0	0xB083    SUB	SP, SP, #12
0x1CF2	0xF8CDE000  STR	LR, [SP, #0]
0x1CF6	0xF8AD0004  STRH	R0, [SP, #4]
0x1CFA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 387 :: 		TFT_Set_Index_Ptr(0x2A);
0x1CFE	0x202A    MOVS	R0, #42
0x1D00	0x4C13    LDR	R4, [PC, #76]
0x1D02	0x6824    LDR	R4, [R4, #0]
0x1D04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 388 :: 		TFT_Write_Command_Ptr(x>>8);
0x1D06	0xF8BD2004  LDRH	R2, [SP, #4]
0x1D0A	0x0A14    LSRS	R4, R2, #8
0x1D0C	0xB2E0    UXTB	R0, R4
0x1D0E	0x4C11    LDR	R4, [PC, #68]
0x1D10	0x6824    LDR	R4, [R4, #0]
0x1D12	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 389 :: 		TFT_Write_Command_Ptr(x);
0x1D14	0xF8BD0004  LDRH	R0, [SP, #4]
0x1D18	0x4C0E    LDR	R4, [PC, #56]
0x1D1A	0x6824    LDR	R4, [R4, #0]
0x1D1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 390 :: 		TFT_Set_Index_Ptr(0x2B);
0x1D1E	0x202B    MOVS	R0, #43
0x1D20	0x4C0B    LDR	R4, [PC, #44]
0x1D22	0x6824    LDR	R4, [R4, #0]
0x1D24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 391 :: 		TFT_Write_Command_Ptr(y>>8);
0x1D26	0xF8BD2008  LDRH	R2, [SP, #8]
0x1D2A	0x0A14    LSRS	R4, R2, #8
0x1D2C	0xB2E0    UXTB	R0, R4
0x1D2E	0x4C09    LDR	R4, [PC, #36]
0x1D30	0x6824    LDR	R4, [R4, #0]
0x1D32	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 392 :: 		TFT_Write_Command_Ptr(y);
0x1D34	0xF8BD0008  LDRH	R0, [SP, #8]
0x1D38	0x4C06    LDR	R4, [PC, #24]
0x1D3A	0x6824    LDR	R4, [R4, #0]
0x1D3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 393 :: 		TFT_Set_Index_Ptr(0x2C);
0x1D3E	0x202C    MOVS	R0, #44
0x1D40	0x4C03    LDR	R4, [PC, #12]
0x1D42	0x6824    LDR	R4, [R4, #0]
0x1D44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 394 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x1D46	0xF8DDE000  LDR	LR, [SP, #0]
0x1D4A	0xB003    ADD	SP, SP, #12
0x1D4C	0x4770    BX	LR
0x1D4E	0xBF00    NOP
0x1D50	0x033C2000  	_TFT_Set_Index_Ptr+0
0x1D54	0x03402000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 611 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x192C	0xB083    SUB	SP, SP, #12
0x192E	0xF8CDE000  STR	LR, [SP, #0]
0x1932	0xF8AD0004  STRH	R0, [SP, #4]
0x1936	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 612 :: 		if (TFT_Disp_Rotation == 90) {
0x193A	0x4A2E    LDR	R2, [PC, #184]
0x193C	0x7812    LDRB	R2, [R2, #0]
0x193E	0x2A5A    CMP	R2, #90
0x1940	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 613 :: 		TFT_Set_Index_Ptr(0x02);
0x1942	0x2002    MOVS	R0, #2
0x1944	0x4C2C    LDR	R4, [PC, #176]
0x1946	0x6824    LDR	R4, [R4, #0]
0x1948	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 614 :: 		TFT_Write_Command_Ptr(x>>8);
0x194A	0xF8BD2004  LDRH	R2, [SP, #4]
0x194E	0x0A14    LSRS	R4, R2, #8
0x1950	0xB2E0    UXTB	R0, R4
0x1952	0x4C2A    LDR	R4, [PC, #168]
0x1954	0x6824    LDR	R4, [R4, #0]
0x1956	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 615 :: 		TFT_Set_Index_Ptr(0x03);
0x1958	0x2003    MOVS	R0, #3
0x195A	0x4C27    LDR	R4, [PC, #156]
0x195C	0x6824    LDR	R4, [R4, #0]
0x195E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 616 :: 		TFT_Write_Command_Ptr(x);
0x1960	0xF8BD0004  LDRH	R0, [SP, #4]
0x1964	0x4C25    LDR	R4, [PC, #148]
0x1966	0x6824    LDR	R4, [R4, #0]
0x1968	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 617 :: 		TFT_Set_Index_Ptr(0x06);
0x196A	0x2006    MOVS	R0, #6
0x196C	0x4C22    LDR	R4, [PC, #136]
0x196E	0x6824    LDR	R4, [R4, #0]
0x1970	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 618 :: 		TFT_Write_Command_Ptr(y>>8);
0x1972	0xF8BD2008  LDRH	R2, [SP, #8]
0x1976	0x0A14    LSRS	R4, R2, #8
0x1978	0xB2E0    UXTB	R0, R4
0x197A	0x4C20    LDR	R4, [PC, #128]
0x197C	0x6824    LDR	R4, [R4, #0]
0x197E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 619 :: 		TFT_Set_Index_Ptr(0x07);
0x1980	0x2007    MOVS	R0, #7
0x1982	0x4C1D    LDR	R4, [PC, #116]
0x1984	0x6824    LDR	R4, [R4, #0]
0x1986	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 620 :: 		TFT_Write_Command_Ptr(y);
0x1988	0xF8BD0008  LDRH	R0, [SP, #8]
0x198C	0x4C1B    LDR	R4, [PC, #108]
0x198E	0x6824    LDR	R4, [R4, #0]
0x1990	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 621 :: 		}
0x1992	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 623 :: 		TFT_Set_Index_Ptr(0x02);
0x1994	0x2002    MOVS	R0, #2
0x1996	0x4C18    LDR	R4, [PC, #96]
0x1998	0x6824    LDR	R4, [R4, #0]
0x199A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 624 :: 		TFT_Write_Command_Ptr(y>>8);
0x199C	0xF8BD2008  LDRH	R2, [SP, #8]
0x19A0	0x0A14    LSRS	R4, R2, #8
0x19A2	0xB2E0    UXTB	R0, R4
0x19A4	0x4C15    LDR	R4, [PC, #84]
0x19A6	0x6824    LDR	R4, [R4, #0]
0x19A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 625 :: 		TFT_Set_Index_Ptr(0x03);
0x19AA	0x2003    MOVS	R0, #3
0x19AC	0x4C12    LDR	R4, [PC, #72]
0x19AE	0x6824    LDR	R4, [R4, #0]
0x19B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 626 :: 		TFT_Write_Command_Ptr(y);
0x19B2	0xF8BD0008  LDRH	R0, [SP, #8]
0x19B6	0x4C11    LDR	R4, [PC, #68]
0x19B8	0x6824    LDR	R4, [R4, #0]
0x19BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 627 :: 		TFT_Set_Index_Ptr(0x06);
0x19BC	0x2006    MOVS	R0, #6
0x19BE	0x4C0E    LDR	R4, [PC, #56]
0x19C0	0x6824    LDR	R4, [R4, #0]
0x19C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 628 :: 		TFT_Write_Command_Ptr(x>>8);
0x19C4	0xF8BD2004  LDRH	R2, [SP, #4]
0x19C8	0x0A14    LSRS	R4, R2, #8
0x19CA	0xB2E0    UXTB	R0, R4
0x19CC	0x4C0B    LDR	R4, [PC, #44]
0x19CE	0x6824    LDR	R4, [R4, #0]
0x19D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 629 :: 		TFT_Set_Index_Ptr(0x07);
0x19D2	0x2007    MOVS	R0, #7
0x19D4	0x4C08    LDR	R4, [PC, #32]
0x19D6	0x6824    LDR	R4, [R4, #0]
0x19D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 630 :: 		TFT_Write_Command_Ptr(x);
0x19DA	0xF8BD0004  LDRH	R0, [SP, #4]
0x19DE	0x4C07    LDR	R4, [PC, #28]
0x19E0	0x6824    LDR	R4, [R4, #0]
0x19E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 631 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 632 :: 		TFT_Set_Index_Ptr(0x22);
0x19E4	0x2022    MOVS	R0, #34
0x19E6	0x4C04    LDR	R4, [PC, #16]
0x19E8	0x6824    LDR	R4, [R4, #0]
0x19EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 633 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x19EC	0xF8DDE000  LDR	LR, [SP, #0]
0x19F0	0xB003    ADD	SP, SP, #12
0x19F2	0x4770    BX	LR
0x19F4	0x00522000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x19F8	0x033C2000  	_TFT_Set_Index_Ptr+0
0x19FC	0x03402000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 877 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x1A00	0xB083    SUB	SP, SP, #12
0x1A02	0xF8CDE000  STR	LR, [SP, #0]
0x1A06	0xF8AD0004  STRH	R0, [SP, #4]
0x1A0A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 878 :: 		TFT_Set_Index_Ptr(0x2A);
0x1A0E	0x202A    MOVS	R0, #42
0x1A10	0x4C13    LDR	R4, [PC, #76]
0x1A12	0x6824    LDR	R4, [R4, #0]
0x1A14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 879 :: 		TFT_Write_Command_Ptr(x>>8);
0x1A16	0xF8BD2004  LDRH	R2, [SP, #4]
0x1A1A	0x0A14    LSRS	R4, R2, #8
0x1A1C	0xB2E0    UXTB	R0, R4
0x1A1E	0x4C11    LDR	R4, [PC, #68]
0x1A20	0x6824    LDR	R4, [R4, #0]
0x1A22	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 880 :: 		TFT_Write_Command_Ptr(x);
0x1A24	0xF8BD0004  LDRH	R0, [SP, #4]
0x1A28	0x4C0E    LDR	R4, [PC, #56]
0x1A2A	0x6824    LDR	R4, [R4, #0]
0x1A2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 881 :: 		TFT_Set_Index_Ptr(0x2B);
0x1A2E	0x202B    MOVS	R0, #43
0x1A30	0x4C0B    LDR	R4, [PC, #44]
0x1A32	0x6824    LDR	R4, [R4, #0]
0x1A34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 882 :: 		TFT_Write_Command_Ptr(y>>8);
0x1A36	0xF8BD2008  LDRH	R2, [SP, #8]
0x1A3A	0x0A14    LSRS	R4, R2, #8
0x1A3C	0xB2E0    UXTB	R0, R4
0x1A3E	0x4C09    LDR	R4, [PC, #36]
0x1A40	0x6824    LDR	R4, [R4, #0]
0x1A42	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 883 :: 		TFT_Write_Command_Ptr(y);
0x1A44	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A48	0x4C06    LDR	R4, [PC, #24]
0x1A4A	0x6824    LDR	R4, [R4, #0]
0x1A4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 884 :: 		TFT_Set_Index_Ptr(0x2C);
0x1A4E	0x202C    MOVS	R0, #44
0x1A50	0x4C03    LDR	R4, [PC, #12]
0x1A52	0x6824    LDR	R4, [R4, #0]
0x1A54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 885 :: 		}
L_end_TFT_Set_Address_R61526:
0x1A56	0xF8DDE000  LDR	LR, [SP, #0]
0x1A5A	0xB003    ADD	SP, SP, #12
0x1A5C	0x4770    BX	LR
0x1A5E	0xBF00    NOP
0x1A60	0x033C2000  	_TFT_Set_Index_Ptr+0
0x1A64	0x03402000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1377 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x185C	0xB083    SUB	SP, SP, #12
0x185E	0xF8CDE000  STR	LR, [SP, #0]
0x1862	0xF8AD0004  STRH	R0, [SP, #4]
0x1866	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1378 :: 		TFT_Set_Index_Ptr(0x2A);
0x186A	0x202A    MOVS	R0, #42
0x186C	0x4C13    LDR	R4, [PC, #76]
0x186E	0x6824    LDR	R4, [R4, #0]
0x1870	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1379 :: 		TFT_Write_Command_Ptr(x>>8);
0x1872	0xF8BD2004  LDRH	R2, [SP, #4]
0x1876	0x0A14    LSRS	R4, R2, #8
0x1878	0xB2E0    UXTB	R0, R4
0x187A	0x4C11    LDR	R4, [PC, #68]
0x187C	0x6824    LDR	R4, [R4, #0]
0x187E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1380 :: 		TFT_Write_Command_Ptr(x);
0x1880	0xF8BD0004  LDRH	R0, [SP, #4]
0x1884	0x4C0E    LDR	R4, [PC, #56]
0x1886	0x6824    LDR	R4, [R4, #0]
0x1888	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1381 :: 		TFT_Set_Index_Ptr(0x2B);
0x188A	0x202B    MOVS	R0, #43
0x188C	0x4C0B    LDR	R4, [PC, #44]
0x188E	0x6824    LDR	R4, [R4, #0]
0x1890	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1382 :: 		TFT_Write_Command_Ptr(y>>8);
0x1892	0xF8BD2008  LDRH	R2, [SP, #8]
0x1896	0x0A14    LSRS	R4, R2, #8
0x1898	0xB2E0    UXTB	R0, R4
0x189A	0x4C09    LDR	R4, [PC, #36]
0x189C	0x6824    LDR	R4, [R4, #0]
0x189E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1383 :: 		TFT_Write_Command_Ptr(y);
0x18A0	0xF8BD0008  LDRH	R0, [SP, #8]
0x18A4	0x4C06    LDR	R4, [PC, #24]
0x18A6	0x6824    LDR	R4, [R4, #0]
0x18A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1384 :: 		TFT_Set_Index_Ptr(0x2C);
0x18AA	0x202C    MOVS	R0, #44
0x18AC	0x4C03    LDR	R4, [PC, #12]
0x18AE	0x6824    LDR	R4, [R4, #0]
0x18B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1385 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x18B2	0xF8DDE000  LDR	LR, [SP, #0]
0x18B6	0xB003    ADD	SP, SP, #12
0x18B8	0x4770    BX	LR
0x18BA	0xBF00    NOP
0x18BC	0x033C2000  	_TFT_Set_Index_Ptr+0
0x18C0	0x03402000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1634 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x18C4	0xB083    SUB	SP, SP, #12
0x18C6	0xF8CDE000  STR	LR, [SP, #0]
0x18CA	0xF8AD0004  STRH	R0, [SP, #4]
0x18CE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1635 :: 		TFT_Set_Index_Ptr(0x2A);
0x18D2	0x202A    MOVS	R0, #42
0x18D4	0x4C13    LDR	R4, [PC, #76]
0x18D6	0x6824    LDR	R4, [R4, #0]
0x18D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1636 :: 		TFT_Write_Command_Ptr(x>>8);
0x18DA	0xF8BD2004  LDRH	R2, [SP, #4]
0x18DE	0x0A14    LSRS	R4, R2, #8
0x18E0	0xB2E0    UXTB	R0, R4
0x18E2	0x4C11    LDR	R4, [PC, #68]
0x18E4	0x6824    LDR	R4, [R4, #0]
0x18E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1637 :: 		TFT_Write_Command_Ptr(x);
0x18E8	0xF8BD0004  LDRH	R0, [SP, #4]
0x18EC	0x4C0E    LDR	R4, [PC, #56]
0x18EE	0x6824    LDR	R4, [R4, #0]
0x18F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1638 :: 		TFT_Set_Index_Ptr(0x2B);
0x18F2	0x202B    MOVS	R0, #43
0x18F4	0x4C0B    LDR	R4, [PC, #44]
0x18F6	0x6824    LDR	R4, [R4, #0]
0x18F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1639 :: 		TFT_Write_Command_Ptr(y>>8);
0x18FA	0xF8BD2008  LDRH	R2, [SP, #8]
0x18FE	0x0A14    LSRS	R4, R2, #8
0x1900	0xB2E0    UXTB	R0, R4
0x1902	0x4C09    LDR	R4, [PC, #36]
0x1904	0x6824    LDR	R4, [R4, #0]
0x1906	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1640 :: 		TFT_Write_Command_Ptr(y);
0x1908	0xF8BD0008  LDRH	R0, [SP, #8]
0x190C	0x4C06    LDR	R4, [PC, #24]
0x190E	0x6824    LDR	R4, [R4, #0]
0x1910	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1641 :: 		TFT_Set_Index_Ptr(0x2C);
0x1912	0x202C    MOVS	R0, #44
0x1914	0x4C03    LDR	R4, [PC, #12]
0x1916	0x6824    LDR	R4, [R4, #0]
0x1918	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1642 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x191A	0xF8DDE000  LDR	LR, [SP, #0]
0x191E	0xB003    ADD	SP, SP, #12
0x1920	0x4770    BX	LR
0x1922	0xBF00    NOP
0x1924	0x033C2000  	_TFT_Set_Index_Ptr+0
0x1928	0x03402000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2112 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x1A68	0xB083    SUB	SP, SP, #12
0x1A6A	0xF8CDE000  STR	LR, [SP, #0]
0x1A6E	0xF8AD0004  STRH	R0, [SP, #4]
0x1A72	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2113 :: 		TFT_Set_Index_Ptr(0x2A);
0x1A76	0x202A    MOVS	R0, #42
0x1A78	0x4C13    LDR	R4, [PC, #76]
0x1A7A	0x6824    LDR	R4, [R4, #0]
0x1A7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Write_Command_Ptr(x>>8);
0x1A7E	0xF8BD2004  LDRH	R2, [SP, #4]
0x1A82	0x0A14    LSRS	R4, R2, #8
0x1A84	0xB2E0    UXTB	R0, R4
0x1A86	0x4C11    LDR	R4, [PC, #68]
0x1A88	0x6824    LDR	R4, [R4, #0]
0x1A8A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2115 :: 		TFT_Write_Command_Ptr(x);
0x1A8C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1A90	0x4C0E    LDR	R4, [PC, #56]
0x1A92	0x6824    LDR	R4, [R4, #0]
0x1A94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2116 :: 		TFT_Set_Index_Ptr(0x2B);
0x1A96	0x202B    MOVS	R0, #43
0x1A98	0x4C0B    LDR	R4, [PC, #44]
0x1A9A	0x6824    LDR	R4, [R4, #0]
0x1A9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2117 :: 		TFT_Write_Command_Ptr(y>>8);
0x1A9E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1AA2	0x0A14    LSRS	R4, R2, #8
0x1AA4	0xB2E0    UXTB	R0, R4
0x1AA6	0x4C09    LDR	R4, [PC, #36]
0x1AA8	0x6824    LDR	R4, [R4, #0]
0x1AAA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2118 :: 		TFT_Write_Command_Ptr(y);
0x1AAC	0xF8BD0008  LDRH	R0, [SP, #8]
0x1AB0	0x4C06    LDR	R4, [PC, #24]
0x1AB2	0x6824    LDR	R4, [R4, #0]
0x1AB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2119 :: 		TFT_Set_Index_Ptr(0x2C);
0x1AB6	0x202C    MOVS	R0, #44
0x1AB8	0x4C03    LDR	R4, [PC, #12]
0x1ABA	0x6824    LDR	R4, [R4, #0]
0x1ABC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2120 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x1ABE	0xF8DDE000  LDR	LR, [SP, #0]
0x1AC2	0xB003    ADD	SP, SP, #12
0x1AC4	0x4770    BX	LR
0x1AC6	0xBF00    NOP
0x1AC8	0x033C2000  	_TFT_Set_Index_Ptr+0
0x1ACC	0x03402000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 295 :: 		void TFT_Write_Data(unsigned int _data) {
0x1B40	0xB083    SUB	SP, SP, #12
0x1B42	0xF8CDE000  STR	LR, [SP, #0]
0x1B46	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 296 :: 		TFT_RS = 1;
0x1B4A	0x2201    MOVS	R2, #1
0x1B4C	0xB252    SXTB	R2, R2
0x1B4E	0x4912    LDR	R1, [PC, #72]
0x1B50	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 297 :: 		Write_to_Port(Hi(_data));
0x1B52	0xA901    ADD	R1, SP, #4
0x1B54	0x9102    STR	R1, [SP, #8]
0x1B56	0x1C49    ADDS	R1, R1, #1
0x1B58	0x7809    LDRB	R1, [R1, #0]
0x1B5A	0xB2C8    UXTB	R0, R1
0x1B5C	0xF000F8A4  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 298 :: 		TFT_Write_Strobe();
0x1B60	0x2200    MOVS	R2, #0
0x1B62	0xB252    SXTB	R2, R2
0x1B64	0x490D    LDR	R1, [PC, #52]
0x1B66	0x600A    STR	R2, [R1, #0]
0x1B68	0xBF00    NOP
0x1B6A	0x2201    MOVS	R2, #1
0x1B6C	0xB252    SXTB	R2, R2
0x1B6E	0x490B    LDR	R1, [PC, #44]
0x1B70	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 299 :: 		Write_to_Port(Lo(_data));
0x1B72	0x9902    LDR	R1, [SP, #8]
0x1B74	0x7809    LDRB	R1, [R1, #0]
0x1B76	0xB2C8    UXTB	R0, R1
0x1B78	0xF000F896  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 300 :: 		TFT_Write_Strobe();
0x1B7C	0x2200    MOVS	R2, #0
0x1B7E	0xB252    SXTB	R2, R2
0x1B80	0x4906    LDR	R1, [PC, #24]
0x1B82	0x600A    STR	R2, [R1, #0]
0x1B84	0xBF00    NOP
0x1B86	0x2201    MOVS	R2, #1
0x1B88	0xB252    SXTB	R2, R2
0x1B8A	0x4904    LDR	R1, [PC, #16]
0x1B8C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 301 :: 		}
L_end_TFT_Write_Data:
0x1B8E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B92	0xB003    ADD	SP, SP, #12
0x1B94	0x4770    BX	LR
0x1B96	0xBF00    NOP
0x1B98	0x01B04223  	TFT_RS+0
0x1B9C	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 309 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 310 :: 		TFT_RS = 1;
0x1BA0	0x2201    MOVS	R2, #1
0x1BA2	0xB252    SXTB	R2, R2
0x1BA4	0x4906    LDR	R1, [PC, #24]
0x1BA6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 311 :: 		TFT_DataPort = _data;
0x1BA8	0x4906    LDR	R1, [PC, #24]
0x1BAA	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 312 :: 		TFT_Write_Strobe();
0x1BAC	0x2200    MOVS	R2, #0
0x1BAE	0xB252    SXTB	R2, R2
0x1BB0	0x4905    LDR	R1, [PC, #20]
0x1BB2	0x600A    STR	R2, [R1, #0]
0x1BB4	0xBF00    NOP
0x1BB6	0x2201    MOVS	R2, #1
0x1BB8	0xB252    SXTB	R2, R2
0x1BBA	0x4903    LDR	R1, [PC, #12]
0x1BBC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 313 :: 		}
L_end_TFT_16bit_Write_Data:
0x1BBE	0x4770    BX	LR
0x1BC0	0x01B04223  	TFT_RS+0
0x1BC4	0x180C4001  	TFT_DataPort+0
0x1BC8	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 2909 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x1AD0	0xB081    SUB	SP, SP, #4
0x1AD2	0xF8CDE000  STR	LR, [SP, #0]
0x1AD6	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 2911 :: 		temp = (color>>11);
0x1AD8	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x1ADA	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2912 :: 		temp = (temp<<3);
0x1ADC	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1ADE	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x1AE0	0x09E1    LSRS	R1, R4, #7
0x1AE2	0xB2C9    UXTB	R1, R1
0x1AE4	0x2901    CMP	R1, #1
0x1AE6	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data195
;__Lib_TFT_Defs.c, 2914 :: 		temp += 7;
0x1AE8	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1AEA	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2915 :: 		}
0x1AEC	0xE000    B	L_TFT_SSD1963_8bit_Write_Data171
L__TFT_SSD1963_8bit_Write_Data195:
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x1AEE	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2915 :: 		}
L_TFT_SSD1963_8bit_Write_Data171:
;__Lib_TFT_Defs.c, 2916 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1AF0	0xF001FF72  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2917 :: 		temp = (color>>5);
0x1AF4	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x1AF6	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2918 :: 		temp = (temp<<2);
0x1AF8	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1AFA	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x1AFC	0x09E1    LSRS	R1, R4, #7
0x1AFE	0xB2C9    UXTB	R1, R1
0x1B00	0x2901    CMP	R1, #1
0x1B02	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data196
;__Lib_TFT_Defs.c, 2920 :: 		temp += 3;
0x1B04	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x1B06	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2921 :: 		}
0x1B08	0xE000    B	L_TFT_SSD1963_8bit_Write_Data172
L__TFT_SSD1963_8bit_Write_Data196:
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x1B0A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2921 :: 		}
L_TFT_SSD1963_8bit_Write_Data172:
;__Lib_TFT_Defs.c, 2922 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1B0C	0xF001FF64  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2923 :: 		temp = (color<<3);
0x1B10	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x1B12	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x1B14	0x09D9    LSRS	R1, R3, #7
0x1B16	0xB2C9    UXTB	R1, R1
0x1B18	0x2901    CMP	R1, #1
0x1B1A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data197
;__Lib_TFT_Defs.c, 2925 :: 		temp += 7;
0x1B1C	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x1B1E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2926 :: 		}
0x1B20	0xE000    B	L_TFT_SSD1963_8bit_Write_Data173
L__TFT_SSD1963_8bit_Write_Data197:
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x1B22	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 2926 :: 		}
L_TFT_SSD1963_8bit_Write_Data173:
;__Lib_TFT_Defs.c, 2927 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1B24	0xF001FF58  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2928 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x1B28	0xF8DDE000  LDR	LR, [SP, #0]
0x1B2C	0xB001    ADD	SP, SP, #4
0x1B2E	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x1B30	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x1B32	0x4802    LDR	R0, [PC, #8]
0x1B34	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x1B36	0xB001    ADD	SP, SP, #4
0x1B38	0x4770    BX	LR
0x1B3A	0xBF00    NOP
0x1B3C	0x004C2000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_Calibrate:
;domaci2.c, 54 :: 		void Calibrate() {
0x6280	0xB081    SUB	SP, SP, #4
0x6282	0xF8CDE000  STR	LR, [SP, #0]
;domaci2.c, 55 :: 		TFT_Set_Pen(CL_WHITE, 3);
0x6286	0x2103    MOVS	R1, #3
0x6288	0xF64F70FF  MOVW	R0, #65535
0x628C	0xF000FB44  BL	_TFT_Set_Pen+0
;domaci2.c, 56 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL);
0x6290	0x2200    MOVS	R2, #0
0x6292	0xF64F71FF  MOVW	R1, #65535
0x6296	0x4858    LDR	R0, [PC, #352]
0x6298	0xF7FEFF84  BL	_TFT_Set_Font+0
;domaci2.c, 57 :: 		TFT_Write_Text("Touch selected corners for calibration", 50, 80);
0x629C	0x4857    LDR	R0, [PC, #348]
0x629E	0x2250    MOVS	R2, #80
0x62A0	0x2132    MOVS	R1, #50
0x62A2	0xF7FEFF3B  BL	_TFT_Write_Text+0
;domaci2.c, 58 :: 		TFT_Line(315, 239, 319, 239);
0x62A6	0x23EF    MOVS	R3, #239
0x62A8	0xB21B    SXTH	R3, R3
0x62AA	0xF240123F  MOVW	R2, #319
0x62AE	0xB212    SXTH	R2, R2
0x62B0	0x21EF    MOVS	R1, #239
0x62B2	0xB209    SXTH	R1, R1
0x62B4	0xF240103B  MOVW	R0, #315
0x62B8	0xB200    SXTH	R0, R0
0x62BA	0xF7FEFB89  BL	_TFT_Line+0
;domaci2.c, 59 :: 		TFT_Line(309, 229, 319, 239);
0x62BE	0x23EF    MOVS	R3, #239
0x62C0	0xB21B    SXTH	R3, R3
0x62C2	0xF240123F  MOVW	R2, #319
0x62C6	0xB212    SXTH	R2, R2
0x62C8	0x21E5    MOVS	R1, #229
0x62CA	0xB209    SXTH	R1, R1
0x62CC	0xF2401035  MOVW	R0, #309
0x62D0	0xB200    SXTH	R0, R0
0x62D2	0xF7FEFB7D  BL	_TFT_Line+0
;domaci2.c, 60 :: 		TFT_Line(319, 234, 319, 239);
0x62D6	0x23EF    MOVS	R3, #239
0x62D8	0xB21B    SXTH	R3, R3
0x62DA	0xF240123F  MOVW	R2, #319
0x62DE	0xB212    SXTH	R2, R2
0x62E0	0x21EA    MOVS	R1, #234
0x62E2	0xB209    SXTH	R1, R1
0x62E4	0xF240103F  MOVW	R0, #319
0x62E8	0xB200    SXTH	R0, R0
0x62EA	0xF7FEFB71  BL	_TFT_Line+0
;domaci2.c, 61 :: 		TFT_Write_Text("first here",235,220);
0x62EE	0x4844    LDR	R0, [PC, #272]
0x62F0	0x22DC    MOVS	R2, #220
0x62F2	0x21EB    MOVS	R1, #235
0x62F4	0xF7FEFF12  BL	_TFT_Write_Text+0
;domaci2.c, 63 :: 		TP_TFT_Calibrate_Min();                      // Calibration of bottom left corner
0x62F8	0xF7FEFB52  BL	_TP_TFT_Calibrate_Min+0
;domaci2.c, 64 :: 		Delay_ms(500);
0x62FC	0xF648577F  MOVW	R7, #36223
0x6300	0xF2C0075B  MOVT	R7, #91
0x6304	0xBF00    NOP
0x6306	0xBF00    NOP
L_Calibrate2:
0x6308	0x1E7F    SUBS	R7, R7, #1
0x630A	0xD1FD    BNE	L_Calibrate2
0x630C	0xBF00    NOP
0x630E	0xBF00    NOP
0x6310	0xBF00    NOP
;domaci2.c, 66 :: 		TFT_Set_Pen(CL_BLACK, 3);
0x6312	0x2103    MOVS	R1, #3
0x6314	0xF2400000  MOVW	R0, #0
0x6318	0xF000FAFE  BL	_TFT_Set_Pen+0
;domaci2.c, 67 :: 		TFT_Set_Font(TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x631C	0x2200    MOVS	R2, #0
0x631E	0xF2400100  MOVW	R1, #0
0x6322	0x4835    LDR	R0, [PC, #212]
0x6324	0xF7FEFF3E  BL	_TFT_Set_Font+0
;domaci2.c, 68 :: 		TFT_Line(315, 239, 319, 239);
0x6328	0x23EF    MOVS	R3, #239
0x632A	0xB21B    SXTH	R3, R3
0x632C	0xF240123F  MOVW	R2, #319
0x6330	0xB212    SXTH	R2, R2
0x6332	0x21EF    MOVS	R1, #239
0x6334	0xB209    SXTH	R1, R1
0x6336	0xF240103B  MOVW	R0, #315
0x633A	0xB200    SXTH	R0, R0
0x633C	0xF7FEFB48  BL	_TFT_Line+0
;domaci2.c, 69 :: 		TFT_Line(309, 229, 319, 239);
0x6340	0x23EF    MOVS	R3, #239
0x6342	0xB21B    SXTH	R3, R3
0x6344	0xF240123F  MOVW	R2, #319
0x6348	0xB212    SXTH	R2, R2
0x634A	0x21E5    MOVS	R1, #229
0x634C	0xB209    SXTH	R1, R1
0x634E	0xF2401035  MOVW	R0, #309
0x6352	0xB200    SXTH	R0, R0
0x6354	0xF7FEFB3C  BL	_TFT_Line+0
;domaci2.c, 70 :: 		TFT_Line(319, 234, 319, 239);
0x6358	0x23EF    MOVS	R3, #239
0x635A	0xB21B    SXTH	R3, R3
0x635C	0xF240123F  MOVW	R2, #319
0x6360	0xB212    SXTH	R2, R2
0x6362	0x21EA    MOVS	R1, #234
0x6364	0xB209    SXTH	R1, R1
0x6366	0xF240103F  MOVW	R0, #319
0x636A	0xB200    SXTH	R0, R0
0x636C	0xF7FEFB30  BL	_TFT_Line+0
;domaci2.c, 71 :: 		TFT_Write_Text("first here",235,220);
0x6370	0x4824    LDR	R0, [PC, #144]
0x6372	0x22DC    MOVS	R2, #220
0x6374	0x21EB    MOVS	R1, #235
0x6376	0xF7FEFED1  BL	_TFT_Write_Text+0
;domaci2.c, 73 :: 		TFT_Set_Pen(CL_WHITE, 3);
0x637A	0x2103    MOVS	R1, #3
0x637C	0xF64F70FF  MOVW	R0, #65535
0x6380	0xF000FACA  BL	_TFT_Set_Pen+0
;domaci2.c, 74 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL);
0x6384	0x2200    MOVS	R2, #0
0x6386	0xF64F71FF  MOVW	R1, #65535
0x638A	0x481B    LDR	R0, [PC, #108]
0x638C	0xF7FEFF0A  BL	_TFT_Set_Font+0
;domaci2.c, 75 :: 		TFT_Write_Text("now here ", 20, 5);
0x6390	0x481D    LDR	R0, [PC, #116]
0x6392	0x2205    MOVS	R2, #5
0x6394	0x2114    MOVS	R1, #20
0x6396	0xF7FEFEC1  BL	_TFT_Write_Text+0
;domaci2.c, 76 :: 		TFT_Line(0, 0, 5, 0);
0x639A	0x2300    MOVS	R3, #0
0x639C	0xB21B    SXTH	R3, R3
0x639E	0x2205    MOVS	R2, #5
0x63A0	0xB212    SXTH	R2, R2
0x63A2	0x2100    MOVS	R1, #0
0x63A4	0xB209    SXTH	R1, R1
0x63A6	0x2000    MOVS	R0, #0
0x63A8	0xB200    SXTH	R0, R0
0x63AA	0xF7FEFB11  BL	_TFT_Line+0
;domaci2.c, 77 :: 		TFT_Line(0, 0, 0, 5);
0x63AE	0x2305    MOVS	R3, #5
0x63B0	0xB21B    SXTH	R3, R3
0x63B2	0x2200    MOVS	R2, #0
0x63B4	0xB212    SXTH	R2, R2
0x63B6	0x2100    MOVS	R1, #0
0x63B8	0xB209    SXTH	R1, R1
0x63BA	0x2000    MOVS	R0, #0
0x63BC	0xB200    SXTH	R0, R0
0x63BE	0xF7FEFB07  BL	_TFT_Line+0
;domaci2.c, 78 :: 		TFT_Line(0, 0, 10, 10);
0x63C2	0x230A    MOVS	R3, #10
0x63C4	0xB21B    SXTH	R3, R3
0x63C6	0x220A    MOVS	R2, #10
0x63C8	0xB212    SXTH	R2, R2
0x63CA	0x2100    MOVS	R1, #0
0x63CC	0xB209    SXTH	R1, R1
0x63CE	0x2000    MOVS	R0, #0
0x63D0	0xB200    SXTH	R0, R0
0x63D2	0xF7FEFAFD  BL	_TFT_Line+0
;domaci2.c, 80 :: 		TP_TFT_Calibrate_Max();                      // Calibration of bottom left corner
0x63D6	0xF7FEFACB  BL	_TP_TFT_Calibrate_Max+0
;domaci2.c, 81 :: 		Delay_ms(500);
0x63DA	0xF648577F  MOVW	R7, #36223
0x63DE	0xF2C0075B  MOVT	R7, #91
L_Calibrate4:
0x63E2	0x1E7F    SUBS	R7, R7, #1
0x63E4	0xD1FD    BNE	L_Calibrate4
0x63E6	0xBF00    NOP
0x63E8	0xBF00    NOP
0x63EA	0xBF00    NOP
0x63EC	0xBF00    NOP
0x63EE	0xBF00    NOP
;domaci2.c, 82 :: 		}
L_end_Calibrate:
0x63F0	0xF8DDE000  LDR	LR, [SP, #0]
0x63F4	0xB001    ADD	SP, SP, #4
0x63F6	0x4770    BX	LR
0x63F8	0x74C00000  	_TFT_defaultFont+0
0x63FC	0x00042000  	?lstr1_domaci2+0
0x6400	0x002B2000  	?lstr2_domaci2+0
0x6404	0x00362000  	?lstr3_domaci2+0
0x6408	0x00412000  	?lstr4_domaci2+0
; end of _Calibrate
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x51A4	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x51A6	0x4B12    LDR	R3, [PC, #72]
0x51A8	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x51AA	0x1C83    ADDS	R3, R0, #2
0x51AC	0x781C    LDRB	R4, [R3, #0]
0x51AE	0x1CC3    ADDS	R3, R0, #3
0x51B0	0x781B    LDRB	R3, [R3, #0]
0x51B2	0x021B    LSLS	R3, R3, #8
0x51B4	0xB29B    UXTH	R3, R3
0x51B6	0x18E4    ADDS	R4, R4, R3
0x51B8	0x4B0E    LDR	R3, [PC, #56]
0x51BA	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x51BC	0x1D03    ADDS	R3, R0, #4
0x51BE	0x781C    LDRB	R4, [R3, #0]
0x51C0	0x1D43    ADDS	R3, R0, #5
0x51C2	0x781B    LDRB	R3, [R3, #0]
0x51C4	0x021B    LSLS	R3, R3, #8
0x51C6	0xB29B    UXTH	R3, R3
0x51C8	0x18E4    ADDS	R4, R4, R3
0x51CA	0x4B0B    LDR	R3, [PC, #44]
0x51CC	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x51CE	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x51D0	0x781C    LDRB	R4, [R3, #0]
0x51D2	0x4B0A    LDR	R3, [PC, #40]
0x51D4	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x51D6	0x4B0A    LDR	R3, [PC, #40]
0x51D8	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x51DA	0x4B0A    LDR	R3, [PC, #40]
0x51DC	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x51DE	0x2401    MOVS	R4, #1
0x51E0	0x4B09    LDR	R3, [PC, #36]
0x51E2	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x51E4	0x2400    MOVS	R4, #0
0x51E6	0x4B09    LDR	R3, [PC, #36]
0x51E8	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x51EA	0xB001    ADD	SP, SP, #4
0x51EC	0x4770    BX	LR
0x51EE	0xBF00    NOP
0x51F0	0x03102000  	__Lib_TFT__font+0
0x51F4	0x030C2000  	__Lib_TFT__fontFirstChar+0
0x51F8	0x030E2000  	__Lib_TFT__fontLastChar+0
0x51FC	0x03162000  	__Lib_TFT__fontHeight+0
0x5200	0x031A2000  	__Lib_TFT_FontColor+0
0x5204	0x00552000  	__Lib_TFT_FontOrientation+0
0x5208	0x004B2000  	__Lib_TFT_FontInitialized+0
0x520C	0x031C2000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x511C	0xB083    SUB	SP, SP, #12
0x511E	0xF8CDE000  STR	LR, [SP, #0]
0x5122	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x5124	0x4B1C    LDR	R3, [PC, #112]
0x5126	0x881B    LDRH	R3, [R3, #0]
0x5128	0x4299    CMP	R1, R3
0x512A	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x512C	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x512E	0x4B1B    LDR	R3, [PC, #108]
0x5130	0x881B    LDRH	R3, [R3, #0]
0x5132	0x429A    CMP	R2, R3
0x5134	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x5136	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x5138	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x513A	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x513E	0xB288    UXTH	R0, R1
0x5140	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x5142	0xF7FDF81F  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x5146	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x514A	0x9B02    LDR	R3, [SP, #8]
0x514C	0x181B    ADDS	R3, R3, R0
0x514E	0x781B    LDRB	R3, [R3, #0]
0x5150	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x5152	0x4B13    LDR	R3, [PC, #76]
0x5154	0x781B    LDRB	R3, [R3, #0]
0x5156	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x5158	0x9B02    LDR	R3, [SP, #8]
0x515A	0x181B    ADDS	R3, R3, R0
0x515C	0x781B    LDRB	R3, [R3, #0]
0x515E	0xF8AD0004  STRH	R0, [SP, #4]
0x5162	0xB298    UXTH	R0, R3
0x5164	0xF7FDFE1E  BL	__Lib_TFT__TFT_Write_Char_E+0
0x5168	0xF8BD0004  LDRH	R0, [SP, #4]
0x516C	0x1C41    ADDS	R1, R0, #1
0x516E	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x5170	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x5172	0x9B02    LDR	R3, [SP, #8]
0x5174	0x181B    ADDS	R3, R3, R0
0x5176	0x781B    LDRB	R3, [R3, #0]
0x5178	0xF8AD0004  STRH	R0, [SP, #4]
0x517C	0xB298    UXTH	R0, R3
0x517E	0xF7FEFAE7  BL	__Lib_TFT__TFT_Write_Char+0
0x5182	0xF8BD0004  LDRH	R0, [SP, #4]
0x5186	0x1C41    ADDS	R1, R0, #1
0x5188	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x518A	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x518C	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x518E	0xF8DDE000  LDR	LR, [SP, #0]
0x5192	0xB003    ADD	SP, SP, #12
0x5194	0x4770    BX	LR
0x5196	0xBF00    NOP
0x5198	0x02FC2000  	_TFT_DISP_WIDTH+0
0x519C	0x02FE2000  	_TFT_DISP_HEIGHT+0
0x51A0	0x031C2000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x2DA4	0xB08B    SUB	SP, SP, #44
0x2DA6	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x2DAA	0xF2400100  MOVW	R1, #0
0x2DAE	0xF8AD1026  STRH	R1, [SP, #38]
0x2DB2	0x2100    MOVS	R1, #0
0x2DB4	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x2DB8	0x49B5    LDR	R1, [PC, #724]
0x2DBA	0x8809    LDRH	R1, [R1, #0]
0x2DBC	0x4288    CMP	R0, R1
0x2DBE	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x2DC0	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x2DC2	0x49B4    LDR	R1, [PC, #720]
0x2DC4	0x8809    LDRH	R1, [R1, #0]
0x2DC6	0x4288    CMP	R0, R1
0x2DC8	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x2DCA	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x2DCC	0x49B0    LDR	R1, [PC, #704]
0x2DCE	0x8809    LDRH	R1, [R1, #0]
0x2DD0	0x1A41    SUB	R1, R0, R1
0x2DD2	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x2DD4	0x008A    LSLS	R2, R1, #2
0x2DD6	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x2DD8	0x49AF    LDR	R1, [PC, #700]
0x2DDA	0x6809    LDR	R1, [R1, #0]
0x2DDC	0x3108    ADDS	R1, #8
0x2DDE	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x2DE0	0x4608    MOV	R0, R1
0x2DE2	0x2104    MOVS	R1, #4
0x2DE4	0xF7FFF97C  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x2DE8	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x2DEA	0x7803    LDRB	R3, [R0, #0]
0x2DEC	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3388 :: 		
0x2DF0	0x1C41    ADDS	R1, R0, #1
0x2DF2	0x7809    LDRB	R1, [R1, #0]
0x2DF4	0xB2CA    UXTB	R2, R1
0x2DF6	0x1C81    ADDS	R1, R0, #2
0x2DF8	0x7809    LDRB	R1, [R1, #0]
0x2DFA	0x0209    LSLS	R1, R1, #8
0x2DFC	0x1852    ADDS	R2, R2, R1
0x2DFE	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x2E00	0x7809    LDRB	R1, [R1, #0]
0x2E02	0x0409    LSLS	R1, R1, #16
0x2E04	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x2E06	0x49A4    LDR	R1, [PC, #656]
0x2E08	0x6809    LDR	R1, [R1, #0]
0x2E0A	0x1889    ADDS	R1, R1, R2
0x2E0C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x2E0E	0x08DA    LSRS	R2, R3, #3
0x2E10	0xB2D2    UXTB	R2, R2
0x2E12	0x49A3    LDR	R1, [PC, #652]
0x2E14	0x8809    LDRH	R1, [R1, #0]
0x2E16	0x4351    MULS	R1, R2, R1
0x2E18	0xB289    UXTH	R1, R1
0x2E1A	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x2E1C	0xF0030107  AND	R1, R3, #7
0x2E20	0xB2C9    UXTB	R1, R1
0x2E22	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x2E24	0x499E    LDR	R1, [PC, #632]
0x2E26	0x880A    LDRH	R2, [R1, #0]
0x2E28	0x9906    LDR	R1, [SP, #24]
0x2E2A	0x1889    ADDS	R1, R1, R2
0x2E2C	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x2E2E	0x9906    LDR	R1, [SP, #24]
0x2E30	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x2E32	0xAC05    ADD	R4, SP, #20
0x2E34	0x4622    MOV	R2, R4
0x2E36	0x9906    LDR	R1, [SP, #24]
0x2E38	0x9804    LDR	R0, [SP, #16]
0x2E3A	0x4C9A    LDR	R4, [PC, #616]
0x2E3C	0x6824    LDR	R4, [R4, #0]
0x2E3E	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x2E40	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x2E42	0x9A05    LDR	R2, [SP, #20]
0x2E44	0x9904    LDR	R1, [SP, #16]
0x2E46	0x1889    ADDS	R1, R1, R2
0x2E48	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x2E4A	0x9A05    LDR	R2, [SP, #20]
0x2E4C	0x9906    LDR	R1, [SP, #24]
0x2E4E	0x1A89    SUB	R1, R1, R2
0x2E50	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x2E52	0x2100    MOVS	R1, #0
0x2E54	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x2E56	0x4994    LDR	R1, [PC, #592]
0x2E58	0x7809    LDRB	R1, [R1, #0]
0x2E5A	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x2E5C	0x4992    LDR	R1, [PC, #584]
0x2E5E	0x7809    LDRB	R1, [R1, #0]
0x2E60	0x2902    CMP	R1, #2
0x2E62	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x2E64	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x2E66	0x4991    LDR	R1, [PC, #580]
0x2E68	0x8809    LDRH	R1, [R1, #0]
0x2E6A	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x2E6E	0x2100    MOVS	R1, #0
0x2E70	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x2E74	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x2E76	0x498A    LDR	R1, [PC, #552]
0x2E78	0x880A    LDRH	R2, [R1, #0]
0x2E7A	0xF89D1009  LDRB	R1, [SP, #9]
0x2E7E	0x4291    CMP	R1, R2
0x2E80	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x2E84	0x498A    LDR	R1, [PC, #552]
0x2E86	0x8809    LDRH	R1, [R1, #0]
0x2E88	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3405 :: 		
0x2E8C	0x2100    MOVS	R1, #0
0x2E8E	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x2E92	0x2100    MOVS	R1, #0
0x2E94	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x2E98	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x2E9A	0xF89D2024  LDRB	R2, [SP, #36]
0x2E9E	0xF89D1008  LDRB	R1, [SP, #8]
0x2EA2	0x4291    CMP	R1, R2
0x2EA4	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x2EA6	0xF89D100C  LDRB	R1, [SP, #12]
0x2EAA	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x2EAC	0x9907    LDR	R1, [SP, #28]
0x2EAE	0x1C49    ADDS	R1, R1, #1
0x2EB0	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x2EB2	0x9A08    LDR	R2, [SP, #32]
0x2EB4	0x9905    LDR	R1, [SP, #20]
0x2EB6	0x4291    CMP	R1, R2
0x2EB8	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x2EBA	0x9A05    LDR	R2, [SP, #20]
0x2EBC	0x9907    LDR	R1, [SP, #28]
0x2EBE	0x4291    CMP	R1, R2
0x2EC0	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x2EC2	0x2101    MOVS	R1, #1
0x2EC4	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x2EC6	0xAC05    ADD	R4, SP, #20
0x2EC8	0x4622    MOV	R2, R4
0x2ECA	0x9906    LDR	R1, [SP, #24]
0x2ECC	0x9804    LDR	R0, [SP, #16]
0x2ECE	0x4C75    LDR	R4, [PC, #468]
0x2ED0	0x6824    LDR	R4, [R4, #0]
0x2ED2	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x2ED4	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x2ED6	0x9906    LDR	R1, [SP, #24]
0x2ED8	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x2EDA	0x9A05    LDR	R2, [SP, #20]
0x2EDC	0x9904    LDR	R1, [SP, #16]
0x2EDE	0x1889    ADDS	R1, R1, R2
0x2EE0	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x2EE2	0x9A05    LDR	R2, [SP, #20]
0x2EE4	0x9906    LDR	R1, [SP, #24]
0x2EE6	0x1A89    SUB	R1, R1, R2
0x2EE8	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x2EEA	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x2EEC	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x2EEE	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x2EF0	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x2EF2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x2EF4	0x7801    LDRB	R1, [R0, #0]
0x2EF6	0xF88D1028  STRB	R1, [SP, #40]
0x2EFA	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x2EFC	0x2101    MOVS	R1, #1
0x2EFE	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x2F02	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x2F04	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x2F06	0xF89D200C  LDRB	R2, [SP, #12]
0x2F0A	0xF89D1028  LDRB	R1, [SP, #40]
0x2F0E	0x4011    ANDS	R1, R2
0x2F10	0xB2C9    UXTB	R1, R1
0x2F12	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x2F14	0x4967    LDR	R1, [PC, #412]
0x2F16	0x8809    LDRH	R1, [R1, #0]
0x2F18	0x9001    STR	R0, [SP, #4]
0x2F1A	0xB28A    UXTH	R2, R1
0x2F1C	0xF8BD100A  LDRH	R1, [SP, #10]
0x2F20	0xF8BD0026  LDRH	R0, [SP, #38]
0x2F24	0xF7FFF898  BL	_TFT_Dot+0
0x2F28	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x2F2A	0xF8BD1026  LDRH	R1, [SP, #38]
0x2F2E	0x1C49    ADDS	R1, R1, #1
0x2F30	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3427 :: 		
0x2F34	0xF89D100C  LDRB	R1, [SP, #12]
0x2F38	0x0049    LSLS	R1, R1, #1
0x2F3A	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x2F3E	0xF89D1008  LDRB	R1, [SP, #8]
0x2F42	0x1C49    ADDS	R1, R1, #1
0x2F44	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x2F48	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x2F4A	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x2F4C	0xF8BD100A  LDRH	R1, [SP, #10]
0x2F50	0x1C49    ADDS	R1, R1, #1
0x2F52	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x2F56	0xF89D1009  LDRB	R1, [SP, #9]
0x2F5A	0x1C49    ADDS	R1, R1, #1
0x2F5C	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x2F60	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x2F62	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x2F64	0x4950    LDR	R1, [PC, #320]
0x2F66	0x7809    LDRB	R1, [R1, #0]
0x2F68	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x2F6A	0xF8BD1026  LDRH	R1, [SP, #38]
0x2F6E	0x1C4A    ADDS	R2, R1, #1
0x2F70	0x494F    LDR	R1, [PC, #316]
0x2F72	0x800A    STRH	R2, [R1, #0]
0x2F74	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x2F76	0xF8BD200A  LDRH	R2, [SP, #10]
0x2F7A	0x494C    LDR	R1, [PC, #304]
0x2F7C	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x2F7E	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x2F80	0x494B    LDR	R1, [PC, #300]
0x2F82	0x8809    LDRH	R1, [R1, #0]
0x2F84	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x2F88	0x2100    MOVS	R1, #0
0x2F8A	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x2F8E	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x2F90	0x4943    LDR	R1, [PC, #268]
0x2F92	0x880A    LDRH	R2, [R1, #0]
0x2F94	0xF89D1009  LDRB	R1, [SP, #9]
0x2F98	0x4291    CMP	R1, R2
0x2F9A	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x2F9E	0x4943    LDR	R1, [PC, #268]
0x2FA0	0x8809    LDRH	R1, [R1, #0]
0x2FA2	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3440 :: 		
0x2FA6	0x2100    MOVS	R1, #0
0x2FA8	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x2FAC	0x2100    MOVS	R1, #0
0x2FAE	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x2FB2	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x2FB4	0xF89D2024  LDRB	R2, [SP, #36]
0x2FB8	0xF89D1008  LDRB	R1, [SP, #8]
0x2FBC	0x4291    CMP	R1, R2
0x2FBE	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x2FC0	0xF89D100C  LDRB	R1, [SP, #12]
0x2FC4	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x2FC6	0x9907    LDR	R1, [SP, #28]
0x2FC8	0x1C49    ADDS	R1, R1, #1
0x2FCA	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x2FCC	0x9A08    LDR	R2, [SP, #32]
0x2FCE	0x9905    LDR	R1, [SP, #20]
0x2FD0	0x4291    CMP	R1, R2
0x2FD2	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x2FD4	0x9A05    LDR	R2, [SP, #20]
0x2FD6	0x9907    LDR	R1, [SP, #28]
0x2FD8	0x4291    CMP	R1, R2
0x2FDA	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x2FDC	0x2101    MOVS	R1, #1
0x2FDE	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x2FE0	0xAC05    ADD	R4, SP, #20
0x2FE2	0x4622    MOV	R2, R4
0x2FE4	0x9906    LDR	R1, [SP, #24]
0x2FE6	0x9804    LDR	R0, [SP, #16]
0x2FE8	0x4C2E    LDR	R4, [PC, #184]
0x2FEA	0x6824    LDR	R4, [R4, #0]
0x2FEC	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x2FEE	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x2FF0	0x9906    LDR	R1, [SP, #24]
0x2FF2	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x2FF4	0x9A05    LDR	R2, [SP, #20]
0x2FF6	0x9904    LDR	R1, [SP, #16]
0x2FF8	0x1889    ADDS	R1, R1, R2
0x2FFA	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x2FFC	0x9A05    LDR	R2, [SP, #20]
0x2FFE	0x9906    LDR	R1, [SP, #24]
0x3000	0x1A89    SUB	R1, R1, R2
0x3002	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x3004	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x3006	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x3008	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x300A	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x300C	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x300E	0x7801    LDRB	R1, [R0, #0]
0x3010	0xF88D1028  STRB	R1, [SP, #40]
0x3014	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x3016	0x2101    MOVS	R1, #1
0x3018	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x301C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x301E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x3020	0xF89D200C  LDRB	R2, [SP, #12]
0x3024	0xF89D1028  LDRB	R1, [SP, #40]
0x3028	0x4011    ANDS	R1, R2
0x302A	0xB2C9    UXTB	R1, R1
0x302C	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x302E	0x4921    LDR	R1, [PC, #132]
0x3030	0x8809    LDRH	R1, [R1, #0]
0x3032	0x9001    STR	R0, [SP, #4]
0x3034	0xB28A    UXTH	R2, R1
0x3036	0xF8BD1026  LDRH	R1, [SP, #38]
0x303A	0xF8BD000A  LDRH	R0, [SP, #10]
0x303E	0xF7FFF80B  BL	_TFT_Dot+0
0x3042	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x3044	0xF8BD1026  LDRH	R1, [SP, #38]
0x3048	0x1E49    SUBS	R1, R1, #1
0x304A	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3462 :: 		
0x304E	0xF89D100C  LDRB	R1, [SP, #12]
0x3052	0x0049    LSLS	R1, R1, #1
0x3054	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x3058	0xF89D1008  LDRB	R1, [SP, #8]
0x305C	0x1C49    ADDS	R1, R1, #1
0x305E	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x3062	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x3064	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x3066	0xF8BD100A  LDRH	R1, [SP, #10]
0x306A	0x1C49    ADDS	R1, R1, #1
0x306C	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x3070	0xF89D1009  LDRB	R1, [SP, #9]
0x3074	0x1C49    ADDS	R1, R1, #1
0x3076	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x307A	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x307C	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x307E	0xF8BD1026  LDRH	R1, [SP, #38]
0x3082	0x1E4A    SUBS	R2, R1, #1
0x3084	0x4909    LDR	R1, [PC, #36]
0x3086	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x3088	0xF8DDE000  LDR	LR, [SP, #0]
0x308C	0xB00B    ADD	SP, SP, #44
0x308E	0x4770    BX	LR
0x3090	0x030C2000  	__Lib_TFT__fontFirstChar+0
0x3094	0x030E2000  	__Lib_TFT__fontLastChar+0
0x3098	0x032C2000  	__Lib_TFT_activeExtFont+0
0x309C	0x031D2000  	__Lib_TFT_headerBuffer+0
0x30A0	0x03162000  	__Lib_TFT__fontHeight+0
0x30A4	0x03282000  	_TFT_Get_Ext_Data_Ptr+0
0x30A8	0x00552000  	__Lib_TFT_FontOrientation+0
0x30AC	0x03142000  	__Lib_TFT_y_cord+0
0x30B0	0x03182000  	__Lib_TFT_x_cord+0
0x30B4	0x031A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x20E0	0xB085    SUB	SP, SP, #20
0x20E2	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x20E6	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x20E8	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x20EA	0x2900    CMP	R1, #0
0x20EC	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x20EE	0xAC04    ADD	R4, SP, #16
0x20F0	0x9301    STR	R3, [SP, #4]
0x20F2	0xF8AD1008  STRH	R1, [SP, #8]
0x20F6	0x9503    STR	R5, [SP, #12]
0x20F8	0x4622    MOV	R2, R4
0x20FA	0x4618    MOV	R0, R3
0x20FC	0x4C10    LDR	R4, [PC, #64]
0x20FE	0x6824    LDR	R4, [R4, #0]
0x2100	0x47A0    BLX	R4
0x2102	0x9D03    LDR	R5, [SP, #12]
0x2104	0xF8BD1008  LDRH	R1, [SP, #8]
0x2108	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x210A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x210C	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x210E	0xF8BD2010  LDRH	R2, [SP, #16]
0x2112	0x4290    CMP	R0, R2
0x2114	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x2116	0x7822    LDRB	R2, [R4, #0]
0x2118	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x211A	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x211C	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x211E	0x1C40    ADDS	R0, R0, #1
0x2120	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x2122	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x2124	0xF8BD2010  LDRH	R2, [SP, #16]
0x2128	0x1A89    SUB	R1, R1, R2
0x212A	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x212C	0xF8BD2010  LDRH	R2, [SP, #16]
0x2130	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x2132	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x2134	0xF8DDE000  LDR	LR, [SP, #0]
0x2138	0xB005    ADD	SP, SP, #20
0x213A	0x4770    BX	LR
0x213C	0x031D2000  	__Lib_TFT_headerBuffer+0
0x2140	0x03282000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x2058	0xB082    SUB	SP, SP, #8
0x205A	0xF8CDE000  STR	LR, [SP, #0]
0x205E	0xF8AD2004  STRH	R2, [SP, #4]
0x2062	0xB20A    SXTH	R2, R1
0x2064	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x2066	0x2900    CMP	R1, #0
0x2068	0xDB04    BLT	L__TFT_Dot949
0x206A	0x4B17    LDR	R3, [PC, #92]
0x206C	0x881B    LDRH	R3, [R3, #0]
0x206E	0x4299    CMP	R1, R3
0x2070	0xD200    BCS	L__TFT_Dot948
0x2072	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x2074	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2076	0x2A00    CMP	R2, #0
0x2078	0xDB04    BLT	L__TFT_Dot951
0x207A	0x4B14    LDR	R3, [PC, #80]
0x207C	0x881B    LDRH	R3, [R3, #0]
0x207E	0x429A    CMP	R2, R3
0x2080	0xD200    BCS	L__TFT_Dot950
0x2082	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x2084	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2086	0x2400    MOVS	R4, #0
0x2088	0xB264    SXTB	R4, R4
0x208A	0x4B11    LDR	R3, [PC, #68]
0x208C	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x208E	0xF7FFFD4F  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2092	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x2094	0xB293    UXTH	R3, R2
0x2096	0xB28A    UXTH	R2, R1
0x2098	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x209A	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x209C	0x4C0D    LDR	R4, [PC, #52]
0x209E	0x6824    LDR	R4, [R4, #0]
0x20A0	0x47A0    BLX	R4
0x20A2	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x20A4	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x20A6	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x20A8	0x4C0B    LDR	R4, [PC, #44]
0x20AA	0x6824    LDR	R4, [R4, #0]
0x20AC	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x20AE	0xF8BD0004  LDRH	R0, [SP, #4]
0x20B2	0x4C0A    LDR	R4, [PC, #40]
0x20B4	0x6824    LDR	R4, [R4, #0]
0x20B6	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x20B8	0x2401    MOVS	R4, #1
0x20BA	0xB264    SXTB	R4, R4
0x20BC	0x4B04    LDR	R3, [PC, #16]
0x20BE	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x20C0	0xF8DDE000  LDR	LR, [SP, #0]
0x20C4	0xB002    ADD	SP, SP, #8
0x20C6	0x4770    BX	LR
0x20C8	0x02FC2000  	_TFT_DISP_WIDTH+0
0x20CC	0x02FE2000  	_TFT_DISP_HEIGHT+0
0x20D0	0x01BC4223  	TFT_CS+0
0x20D4	0x03002000  	_TFT_SSD1963_Set_Address_Ptr+0
0x20D8	0x03042000  	_TFT_Set_Address_Ptr+0
0x20DC	0x03082000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x3750	0xB086    SUB	SP, SP, #24
0x3752	0xF8CDE000  STR	LR, [SP, #0]
0x3756	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x3758	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x375C	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x375E	0x4972    LDR	R1, [PC, #456]
0x3760	0x7809    LDRB	R1, [R1, #0]
0x3762	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x3764	0x4971    LDR	R1, [PC, #452]
0x3766	0x2200    MOVS	R2, #0
0x3768	0x4608    MOV	R0, R1
0x376A	0xF2400100  MOVW	R1, #0
0x376E	0xF001FD19  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x3772	0x2201    MOVS	R2, #1
0x3774	0x496C    LDR	R1, [PC, #432]
0x3776	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x3778	0x496D    LDR	R1, [PC, #436]
0x377A	0x8809    LDRH	R1, [R1, #0]
0x377C	0x428F    CMP	R7, R1
0x377E	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x3780	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x3782	0x496C    LDR	R1, [PC, #432]
0x3784	0x8809    LDRH	R1, [R1, #0]
0x3786	0x428F    CMP	R7, R1
0x3788	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x378A	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x378C	0x4968    LDR	R1, [PC, #416]
0x378E	0x8809    LDRH	R1, [R1, #0]
0x3790	0x1A79    SUB	R1, R7, R1
0x3792	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x3794	0x008A    LSLS	R2, R1, #2
0x3796	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x3798	0x4C67    LDR	R4, [PC, #412]
0x379A	0x6821    LDR	R1, [R4, #0]
0x379C	0x3108    ADDS	R1, #8
0x379E	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x37A0	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x37A2	0x1C59    ADDS	R1, R3, #1
0x37A4	0x7809    LDRB	R1, [R1, #0]
0x37A6	0xB2CA    UXTB	R2, R1
0x37A8	0x1C99    ADDS	R1, R3, #2
0x37AA	0x7809    LDRB	R1, [R1, #0]
0x37AC	0x0209    LSLS	R1, R1, #8
0x37AE	0x1852    ADDS	R2, R2, R1
0x37B0	0x1CD9    ADDS	R1, R3, #3
0x37B2	0x7809    LDRB	R1, [R1, #0]
0x37B4	0x0409    LSLS	R1, R1, #16
0x37B6	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x37B8	0x4621    MOV	R1, R4
0x37BA	0x6809    LDR	R1, [R1, #0]
0x37BC	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x37BE	0x495F    LDR	R1, [PC, #380]
0x37C0	0x7809    LDRB	R1, [R1, #0]
0x37C2	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x37C4	0x495D    LDR	R1, [PC, #372]
0x37C6	0x7809    LDRB	R1, [R1, #0]
0x37C8	0x2902    CMP	R1, #2
0x37CA	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x37CC	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x37CE	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x37D0	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x37D2	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x37D4	0x46A0    MOV	R8, R4
0x37D6	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x37D8	0x495A    LDR	R1, [PC, #360]
0x37DA	0x8809    LDRH	R1, [R1, #0]
0x37DC	0x428A    CMP	R2, R1
0x37DE	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x37E0	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x37E2	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x37E4	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x37E6	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x37E8	0x4284    CMP	R4, R0
0x37EA	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x37EC	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x37EE	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x37F2	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x37F6	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x37F8	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x37FA	0xEA060107  AND	R1, R6, R7, LSL #0
0x37FE	0xB2C9    UXTB	R1, R1
0x3800	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x3802	0x4952    LDR	R1, [PC, #328]
0x3804	0x8809    LDRH	R1, [R1, #0]
0x3806	0xF88D6004  STRB	R6, [SP, #4]
0x380A	0xF8CD8008  STR	R8, [SP, #8]
0x380E	0xF88D700C  STRB	R7, [SP, #12]
0x3812	0xF88D200D  STRB	R2, [SP, #13]
0x3816	0xF8AD300E  STRH	R3, [SP, #14]
0x381A	0xF88D0010  STRB	R0, [SP, #16]
0x381E	0xF8AD5012  STRH	R5, [SP, #18]
0x3822	0xF88D4014  STRB	R4, [SP, #20]
0x3826	0xB28A    UXTH	R2, R1
0x3828	0xB219    SXTH	R1, R3
0x382A	0xB228    SXTH	R0, R5
0x382C	0xF7FEFC14  BL	_TFT_Dot+0
0x3830	0xF89D4014  LDRB	R4, [SP, #20]
0x3834	0xF8BD5012  LDRH	R5, [SP, #18]
0x3838	0xF89D0010  LDRB	R0, [SP, #16]
0x383C	0xF8BD300E  LDRH	R3, [SP, #14]
0x3840	0xF89D200D  LDRB	R2, [SP, #13]
0x3844	0xF89D700C  LDRB	R7, [SP, #12]
0x3848	0xF8DD8008  LDR	R8, [SP, #8]
0x384C	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x3850	0x1C6D    ADDS	R5, R5, #1
0x3852	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x3854	0x0079    LSLS	R1, R7, #1
0x3856	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x3858	0x1C64    ADDS	R4, R4, #1
0x385A	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x385C	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x385E	0x1C5B    ADDS	R3, R3, #1
0x3860	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x3862	0x1C52    ADDS	R2, R2, #1
0x3864	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x3866	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x3868	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x386A	0x4934    LDR	R1, [PC, #208]
0x386C	0x7809    LDRB	R1, [R1, #0]
0x386E	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x3870	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x3872	0x4935    LDR	R1, [PC, #212]
0x3874	0x800A    STRH	R2, [R1, #0]
0x3876	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x3878	0x4931    LDR	R1, [PC, #196]
0x387A	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x387C	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x387E	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x3880	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x3882	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x3884	0x492F    LDR	R1, [PC, #188]
0x3886	0x8809    LDRH	R1, [R1, #0]
0x3888	0x428A    CMP	R2, R1
0x388A	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x388C	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x388E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x3890	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x3892	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x3894	0x46A0    MOV	R8, R4
0x3896	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x3898	0x4284    CMP	R4, R0
0x389A	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x389C	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x389E	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x38A2	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x38A6	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x38A8	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x38AA	0xEA060107  AND	R1, R6, R7, LSL #0
0x38AE	0xB2C9    UXTB	R1, R1
0x38B0	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x38B2	0x4926    LDR	R1, [PC, #152]
0x38B4	0x8809    LDRH	R1, [R1, #0]
0x38B6	0xF88D6004  STRB	R6, [SP, #4]
0x38BA	0xF8CD8008  STR	R8, [SP, #8]
0x38BE	0xF88D700C  STRB	R7, [SP, #12]
0x38C2	0xF88D200D  STRB	R2, [SP, #13]
0x38C6	0xF8AD300E  STRH	R3, [SP, #14]
0x38CA	0xF88D0010  STRB	R0, [SP, #16]
0x38CE	0xF8AD5012  STRH	R5, [SP, #18]
0x38D2	0xF88D4014  STRB	R4, [SP, #20]
0x38D6	0xB28A    UXTH	R2, R1
0x38D8	0xB229    SXTH	R1, R5
0x38DA	0xB218    SXTH	R0, R3
0x38DC	0xF7FEFBBC  BL	_TFT_Dot+0
0x38E0	0xF89D4014  LDRB	R4, [SP, #20]
0x38E4	0xF8BD5012  LDRH	R5, [SP, #18]
0x38E8	0xF89D0010  LDRB	R0, [SP, #16]
0x38EC	0xF8BD300E  LDRH	R3, [SP, #14]
0x38F0	0xF89D200D  LDRB	R2, [SP, #13]
0x38F4	0xF89D700C  LDRB	R7, [SP, #12]
0x38F8	0xF8DD8008  LDR	R8, [SP, #8]
0x38FC	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x3900	0x1E6D    SUBS	R5, R5, #1
0x3902	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x3904	0x0079    LSLS	R1, R7, #1
0x3906	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x3908	0x1C64    ADDS	R4, R4, #1
0x390A	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x390C	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x390E	0x1C5B    ADDS	R3, R3, #1
0x3910	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x3912	0x1C52    ADDS	R2, R2, #1
0x3914	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x3916	0x4644    MOV	R4, R8
0x3918	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x391A	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x391C	0x4908    LDR	R1, [PC, #32]
0x391E	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x3920	0xF8DDE000  LDR	LR, [SP, #0]
0x3924	0xB006    ADD	SP, SP, #24
0x3926	0x4770    BX	LR
0x3928	0x004B2000  	__Lib_TFT_FontInitialized+0
0x392C	0x74C00000  	_TFT_defaultFont+0
0x3930	0x030C2000  	__Lib_TFT__fontFirstChar+0
0x3934	0x030E2000  	__Lib_TFT__fontLastChar+0
0x3938	0x03102000  	__Lib_TFT__font+0
0x393C	0x00552000  	__Lib_TFT_FontOrientation+0
0x3940	0x03142000  	__Lib_TFT_y_cord+0
0x3944	0x03162000  	__Lib_TFT__fontHeight+0
0x3948	0x03182000  	__Lib_TFT_x_cord+0
0x394C	0x031A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_TFT_Line:
;__Lib_TFT.c, 648 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
0x49D0	0xB088    SUB	SP, SP, #32
0x49D2	0xF8CDE000  STR	LR, [SP, #0]
0x49D6	0xF8AD0018  STRH	R0, [SP, #24]
0x49DA	0xF8AD101C  STRH	R1, [SP, #28]
0x49DE	0xB215    SXTH	R5, R2
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; x2 start address is: 20 (R5)
; y2 start address is: 12 (R3)
;__Lib_TFT.c, 658 :: 		
0x49E0	0xB299    UXTH	R1, R3
0x49E2	0xB2A8    UXTH	R0, R5
0x49E4	0xF7FDFBCE  BL	_TFT_Move_Cursor+0
;__Lib_TFT.c, 661 :: 		
0x49E8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x49EC	0x42AC    CMP	R4, R5
0x49EE	0xD107    BNE	L_TFT_Line53
; x2 end address is: 20 (R5)
;__Lib_TFT.c, 662 :: 		
0x49F0	0xF9BD2018  LDRSH	R2, [SP, #24]
0x49F4	0xB219    SXTH	R1, R3
; y2 end address is: 12 (R3)
0x49F6	0xF9BD001C  LDRSH	R0, [SP, #28]
0x49FA	0xF7FEFDEF  BL	_TFT_V_Line+0
;__Lib_TFT.c, 663 :: 		
0x49FE	0xE12A    B	L_end_TFT_Line
;__Lib_TFT.c, 664 :: 		
L_TFT_Line53:
;__Lib_TFT.c, 666 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x4A00	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4A04	0x429C    CMP	R4, R3
0x4A06	0xD107    BNE	L_TFT_Line54
; y2 end address is: 12 (R3)
;__Lib_TFT.c, 667 :: 		
0x4A08	0xF9BD201C  LDRSH	R2, [SP, #28]
0x4A0C	0xB229    SXTH	R1, R5
; x2 end address is: 20 (R5)
0x4A0E	0xF9BD0018  LDRSH	R0, [SP, #24]
0x4A12	0xF7FEFD19  BL	_TFT_H_Line+0
;__Lib_TFT.c, 668 :: 		
0x4A16	0xE11E    B	L_end_TFT_Line
;__Lib_TFT.c, 669 :: 		
L_TFT_Line54:
;__Lib_TFT.c, 672 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x4A18	0x2400    MOVS	R4, #0
0x4A1A	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 673 :: 		
0x4A1E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4A22	0x1B2C    SUB	R4, R5, R4
0x4A24	0xB224    SXTH	R4, R4
; x2 end address is: 20 (R5)
0x4A26	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 674 :: 		
0x4A2A	0x2C00    CMP	R4, #0
0x4A2C	0xDA0A    BGE	L_TFT_Line55
;__Lib_TFT.c, 675 :: 		
0x4A2E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4A32	0x4264    RSBS	R4, R4, #0
0x4A34	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 676 :: 		
0x4A38	0xF8BD4012  LDRH	R4, [SP, #18]
0x4A3C	0x1E64    SUBS	R4, R4, #1
0x4A3E	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 677 :: 		
0x4A42	0xE004    B	L_TFT_Line56
L_TFT_Line55:
;__Lib_TFT.c, 678 :: 		
0x4A44	0xF8BD4012  LDRH	R4, [SP, #18]
0x4A48	0x1C64    ADDS	R4, R4, #1
0x4A4A	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 679 :: 		
L_TFT_Line56:
;__Lib_TFT.c, 681 :: 		
0x4A4E	0x2400    MOVS	R4, #0
0x4A50	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 682 :: 		
0x4A54	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4A58	0x1B1C    SUB	R4, R3, R4
0x4A5A	0xB224    SXTH	R4, R4
; y2 end address is: 12 (R3)
0x4A5C	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 683 :: 		
0x4A60	0x2C00    CMP	R4, #0
0x4A62	0xDA0A    BGE	L_TFT_Line57
;__Lib_TFT.c, 684 :: 		
0x4A64	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4A68	0x4264    RSBS	R4, R4, #0
0x4A6A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 685 :: 		
0x4A6E	0xF8BD4014  LDRH	R4, [SP, #20]
0x4A72	0x1E64    SUBS	R4, R4, #1
0x4A74	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 686 :: 		
0x4A78	0xE004    B	L_TFT_Line58
L_TFT_Line57:
;__Lib_TFT.c, 687 :: 		
0x4A7A	0xF8BD4014  LDRH	R4, [SP, #20]
0x4A7E	0x1C64    ADDS	R4, R4, #1
0x4A80	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 688 :: 		
L_TFT_Line58:
;__Lib_TFT.c, 690 :: 		
0x4A84	0x2400    MOVS	R4, #0
0x4A86	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 691 :: 		
0x4A8A	0xF9BD500A  LDRSH	R5, [SP, #10]
0x4A8E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4A92	0x42AC    CMP	R4, R5
0x4A94	0xDA46    BGE	L_TFT_Line59
;__Lib_TFT.c, 692 :: 		
0x4A96	0xF8BD4016  LDRH	R4, [SP, #22]
0x4A9A	0x1C64    ADDS	R4, R4, #1
0x4A9C	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 693 :: 		
; temp start address is: 0 (R0)
0x4AA0	0xF9BD0008  LDRSH	R0, [SP, #8]
;__Lib_TFT.c, 694 :: 		
0x4AA4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4AA8	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 695 :: 		
0x4AAC	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 696 :: 		
0x4AB0	0xF9BD0018  LDRSH	R0, [SP, #24]
;__Lib_TFT.c, 697 :: 		
0x4AB4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4AB8	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 698 :: 		
0x4ABC	0xF8AD001C  STRH	R0, [SP, #28]
;__Lib_TFT.c, 699 :: 		
0x4AC0	0xF8BD0012  LDRH	R0, [SP, #18]
;__Lib_TFT.c, 700 :: 		
0x4AC4	0xF8BD4014  LDRH	R4, [SP, #20]
0x4AC8	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 701 :: 		
0x4ACC	0xF8AD0014  STRH	R0, [SP, #20]
; temp end address is: 0 (R0)
;__Lib_TFT.c, 702 :: 		
; thick start address is: 40 (R10)
0x4AD0	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x4AD4	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line60:
; thick start address is: 0 (R0)
0x4AD8	0x4C61    LDR	R4, [PC, #388]
0x4ADA	0x7824    LDRB	R4, [R4, #0]
0x4ADC	0x42A0    CMP	R0, R4
0x4ADE	0xD820    BHI	L_TFT_Line61
;__Lib_TFT.c, 703 :: 		
; offset start address is: 4 (R1)
0x4AE0	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 704 :: 		
0x4AE2	0xF0010401  AND	R4, R1, #1
0x4AE6	0xB224    SXTH	R4, R4
0x4AE8	0xB91C    CBNZ	R4, L__TFT_Line962
;__Lib_TFT.c, 705 :: 		
0x4AEA	0x424A    RSBS	R2, R1, #0
0x4AEC	0xB212    SXTH	R2, R2
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
; offset end address is: 8 (R2)
0x4AEE	0xB211    SXTH	R1, R2
0x4AF0	0xE7FF    B	L_TFT_Line63
L__TFT_Line962:
;__Lib_TFT.c, 704 :: 		
;__Lib_TFT.c, 705 :: 		
L_TFT_Line63:
;__Lib_TFT.c, 706 :: 		
; offset start address is: 4 (R1)
0x4AF2	0x104E    ASRS	R6, R1, #1
0x4AF4	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 708 :: 		
0x4AF6	0x4C5B    LDR	R4, [PC, #364]
0x4AF8	0x8825    LDRH	R5, [R4, #0]
0x4AFA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4AFE	0x19A4    ADDS	R4, R4, R6
0x4B00	0xF88D0004  STRB	R0, [SP, #4]
0x4B04	0xB2AA    UXTH	R2, R5
0x4B06	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4B0A	0xB220    SXTH	R0, R4
0x4B0C	0xF7FDFAA4  BL	_TFT_Dot+0
0x4B10	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 702 :: 		
0x4B14	0xF1000A01  ADD	R10, R0, #1
0x4B18	0xFA5FFA8A  UXTB	R10, R10
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
;__Lib_TFT.c, 709 :: 		
0x4B1C	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x4B20	0xE7DA    B	L_TFT_Line60
L_TFT_Line61:
;__Lib_TFT.c, 710 :: 		
0x4B22	0xE027    B	L_TFT_Line64
L_TFT_Line59:
;__Lib_TFT.c, 711 :: 		
; thick start address is: 40 (R10)
0x4B24	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x4B28	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line65:
; thick start address is: 0 (R0)
0x4B2C	0x4C4C    LDR	R4, [PC, #304]
0x4B2E	0x7824    LDRB	R4, [R4, #0]
0x4B30	0x42A0    CMP	R0, R4
0x4B32	0xD81F    BHI	L_TFT_Line66
;__Lib_TFT.c, 712 :: 		
; offset start address is: 4 (R1)
0x4B34	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 713 :: 		
0x4B36	0xF0010401  AND	R4, R1, #1
0x4B3A	0xB224    SXTH	R4, R4
0x4B3C	0xB91C    CBNZ	R4, L__TFT_Line963
;__Lib_TFT.c, 714 :: 		
0x4B3E	0x424C    RSBS	R4, R1, #0
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
0x4B40	0xB222    SXTH	R2, R4
; offset end address is: 8 (R2)
0x4B42	0xB211    SXTH	R1, R2
0x4B44	0xE7FF    B	L_TFT_Line68
L__TFT_Line963:
;__Lib_TFT.c, 713 :: 		
;__Lib_TFT.c, 714 :: 		
L_TFT_Line68:
;__Lib_TFT.c, 715 :: 		
; offset start address is: 4 (R1)
0x4B46	0x104E    ASRS	R6, R1, #1
0x4B48	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 717 :: 		
0x4B4A	0x4C46    LDR	R4, [PC, #280]
0x4B4C	0x8825    LDRH	R5, [R4, #0]
0x4B4E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4B52	0x19A4    ADDS	R4, R4, R6
0x4B54	0xF88D0004  STRB	R0, [SP, #4]
0x4B58	0xB2AA    UXTH	R2, R5
0x4B5A	0xB221    SXTH	R1, R4
0x4B5C	0xF9BD0018  LDRSH	R0, [SP, #24]
0x4B60	0xF7FDFA7A  BL	_TFT_Dot+0
0x4B64	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 711 :: 		
0x4B68	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
0x4B6A	0xFA5FFA84  UXTB	R10, R4
;__Lib_TFT.c, 718 :: 		
0x4B6E	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x4B72	0xE7DB    B	L_TFT_Line65
L_TFT_Line66:
;__Lib_TFT.c, 719 :: 		
L_TFT_Line64:
;__Lib_TFT.c, 722 :: 		
0x4B74	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4B78	0x0064    LSLS	R4, R4, #1
0x4B7A	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 725 :: 		
0x4B7E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4B82	0x0065    LSLS	R5, R4, #1
0x4B84	0xB22D    SXTH	R5, R5
0x4B86	0xF8AD500E  STRH	R5, [SP, #14]
;__Lib_TFT.c, 728 :: 		
0x4B8A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4B8E	0x1B2C    SUB	R4, R5, R4
0x4B90	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 730 :: 		
L_TFT_Line69:
0x4B94	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4B98	0x1E64    SUBS	R4, R4, #1
0x4B9A	0xB224    SXTH	R4, R4
0x4B9C	0xF8AD4008  STRH	R4, [SP, #8]
0x4BA0	0x2C00    CMP	R4, #0
0x4BA2	0xDB58    BLT	L_TFT_Line70
;__Lib_TFT.c, 731 :: 		
0x4BA4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4BA8	0x2C00    CMP	R4, #0
0x4BAA	0xDB0D    BLT	L_TFT_Line71
;__Lib_TFT.c, 732 :: 		
0x4BAC	0xF8BD5014  LDRH	R5, [SP, #20]
0x4BB0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4BB4	0x1964    ADDS	R4, R4, R5
0x4BB6	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 733 :: 		
0x4BBA	0xF9BD5010  LDRSH	R5, [SP, #16]
0x4BBE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4BC2	0x1B64    SUB	R4, R4, R5
0x4BC4	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 734 :: 		
L_TFT_Line71:
;__Lib_TFT.c, 736 :: 		
0x4BC8	0xF8BD5012  LDRH	R5, [SP, #18]
0x4BCC	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4BD0	0x1964    ADDS	R4, R4, R5
0x4BD2	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 737 :: 		
0x4BD6	0xF9BD500E  LDRSH	R5, [SP, #14]
0x4BDA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x4BDE	0x1964    ADDS	R4, R4, R5
0x4BE0	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 739 :: 		
; thick start address is: 0 (R0)
0x4BE4	0x2001    MOVS	R0, #1
; thick end address is: 0 (R0)
L_TFT_Line72:
; thick start address is: 0 (R0)
0x4BE6	0x4C1E    LDR	R4, [PC, #120]
0x4BE8	0x7824    LDRB	R4, [R4, #0]
0x4BEA	0x42A0    CMP	R0, R4
0x4BEC	0xD832    BHI	L_TFT_Line73
;__Lib_TFT.c, 740 :: 		
; offset start address is: 20 (R5)
0x4BEE	0xB2C5    UXTB	R5, R0
;__Lib_TFT.c, 741 :: 		
0x4BF0	0xF0050401  AND	R4, R5, #1
0x4BF4	0xB224    SXTH	R4, R4
0x4BF6	0xB914    CBNZ	R4, L__TFT_Line964
;__Lib_TFT.c, 742 :: 		
0x4BF8	0x4269    RSBS	R1, R5, #0
0x4BFA	0xB209    SXTH	R1, R1
; offset end address is: 20 (R5)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x4BFC	0xE000    B	L_TFT_Line75
L__TFT_Line964:
;__Lib_TFT.c, 741 :: 		
0x4BFE	0xB229    SXTH	R1, R5
;__Lib_TFT.c, 742 :: 		
L_TFT_Line75:
;__Lib_TFT.c, 743 :: 		
; offset start address is: 4 (R1)
0x4C00	0x1049    ASRS	R1, R1, #1
0x4C02	0xB209    SXTH	R1, R1
;__Lib_TFT.c, 745 :: 		
0x4C04	0xF8BD4016  LDRH	R4, [SP, #22]
0x4C08	0xB17C    CBZ	R4, L_TFT_Line76
;__Lib_TFT.c, 746 :: 		
0x4C0A	0x4C16    LDR	R4, [PC, #88]
0x4C0C	0x8825    LDRH	R5, [R4, #0]
0x4C0E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4C12	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x4C14	0xF88D0004  STRB	R0, [SP, #4]
0x4C18	0xB2AA    UXTH	R2, R5
0x4C1A	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4C1E	0xB220    SXTH	R0, R4
0x4C20	0xF7FDFA1A  BL	_TFT_Dot+0
0x4C24	0xF89D0004  LDRB	R0, [SP, #4]
0x4C28	0xE00E    B	L_TFT_Line77
L_TFT_Line76:
;__Lib_TFT.c, 748 :: 		
; offset start address is: 4 (R1)
0x4C2A	0x4C0E    LDR	R4, [PC, #56]
0x4C2C	0x8825    LDRH	R5, [R4, #0]
0x4C2E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4C32	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x4C34	0xF88D0004  STRB	R0, [SP, #4]
0x4C38	0xB2AA    UXTH	R2, R5
0x4C3A	0xB221    SXTH	R1, R4
0x4C3C	0xF9BD0018  LDRSH	R0, [SP, #24]
0x4C40	0xF7FDFA0A  BL	_TFT_Dot+0
0x4C44	0xF89D0004  LDRB	R0, [SP, #4]
L_TFT_Line77:
;__Lib_TFT.c, 739 :: 		
0x4C48	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 32 (R8)
0x4C4A	0xFA5FF884  UXTB	R8, R4
;__Lib_TFT.c, 750 :: 		
0x4C4E	0xFA5FF088  UXTB	R0, R8
; thick end address is: 32 (R8)
0x4C52	0xE7C8    B	L_TFT_Line72
L_TFT_Line73:
;__Lib_TFT.c, 751 :: 		
0x4C54	0xE79E    B	L_TFT_Line69
L_TFT_Line70:
;__Lib_TFT.c, 752 :: 		
L_end_TFT_Line:
0x4C56	0xF8DDE000  LDR	LR, [SP, #0]
0x4C5A	0xB008    ADD	SP, SP, #32
0x4C5C	0x4770    BX	LR
0x4C5E	0xBF00    NOP
0x4C60	0x03272000  	__Lib_TFT_PenWidth+0
0x4C64	0x03302000  	__Lib_TFT_PenColor+0
; end of _TFT_Line
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x35DC	0xB086    SUB	SP, SP, #24
0x35DE	0xF8CDE000  STR	LR, [SP, #0]
0x35E2	0xF8AD1004  STRH	R1, [SP, #4]
0x35E6	0xB201    SXTH	R1, R0
0x35E8	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x35EC	0x4281    CMP	R1, R0
0x35EE	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x35F0	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x35F2	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x35F4	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x35F6	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x35F8	0x2900    CMP	R1, #0
0x35FA	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x35FC	0x2100    MOVS	R1, #0
0x35FE	0xB209    SXTH	R1, R1
0x3600	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x3602	0x4B2F    LDR	R3, [PC, #188]
0x3604	0x881B    LDRH	R3, [R3, #0]
0x3606	0x4299    CMP	R1, R3
0x3608	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x360A	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x360C	0x2800    CMP	R0, #0
0x360E	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x3610	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x3612	0x4B2B    LDR	R3, [PC, #172]
0x3614	0x881B    LDRH	R3, [R3, #0]
0x3616	0x4298    CMP	R0, R3
0x3618	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x361A	0x4B29    LDR	R3, [PC, #164]
0x361C	0x881B    LDRH	R3, [R3, #0]
0x361E	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x3620	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x3622	0xB203    SXTH	R3, R0
0x3624	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x3626	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x3628	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x362A	0xB215    SXTH	R5, R2
0x362C	0xB20A    SXTH	R2, R1
0x362E	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x3630	0x4B24    LDR	R3, [PC, #144]
0x3632	0x781B    LDRB	R3, [R3, #0]
0x3634	0x4298    CMP	R0, R3
0x3636	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x3638	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x363A	0xF0040301  AND	R3, R4, #1
0x363E	0xB21B    SXTH	R3, R3
0x3640	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x3642	0x4264    RSBS	R4, R4, #0
0x3644	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x3646	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x3648	0x1063    ASRS	R3, R4, #1
0x364A	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x364C	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x364E	0x18EB    ADDS	R3, R5, R3
0x3650	0xB21B    SXTH	R3, R3
0x3652	0x2B00    CMP	R3, #0
0x3654	0xDB06    BLT	L__TFT_V_Line958
0x3656	0x19AC    ADDS	R4, R5, R6
0x3658	0xB224    SXTH	R4, R4
0x365A	0x4B1B    LDR	R3, [PC, #108]
0x365C	0x881B    LDRH	R3, [R3, #0]
0x365E	0x429C    CMP	R4, R3
0x3660	0xD200    BCS	L__TFT_V_Line957
0x3662	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x3664	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x3666	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x3668	0x428F    CMP	R7, R1
0x366A	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x366C	0x4B17    LDR	R3, [PC, #92]
0x366E	0x881C    LDRH	R4, [R3, #0]
0x3670	0x19AB    ADDS	R3, R5, R6
0x3672	0xF88D0004  STRB	R0, [SP, #4]
0x3676	0xF8AD1008  STRH	R1, [SP, #8]
0x367A	0xF8AD200C  STRH	R2, [SP, #12]
0x367E	0xF8AD5010  STRH	R5, [SP, #16]
0x3682	0xF8AD6012  STRH	R6, [SP, #18]
0x3686	0xF8AD7014  STRH	R7, [SP, #20]
0x368A	0xB2A2    UXTH	R2, R4
0x368C	0xB239    SXTH	R1, R7
0x368E	0xB218    SXTH	R0, R3
0x3690	0xF7FEFCE2  BL	_TFT_Dot+0
0x3694	0xF8BD7014  LDRH	R7, [SP, #20]
0x3698	0xF9BD6012  LDRSH	R6, [SP, #18]
0x369C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x36A0	0xF9BD200C  LDRSH	R2, [SP, #12]
0x36A4	0xF9BD1008  LDRSH	R1, [SP, #8]
0x36A8	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x36AC	0x1C7F    ADDS	R7, R7, #1
0x36AE	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x36B0	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x36B2	0x1C40    ADDS	R0, R0, #1
0x36B4	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x36B6	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x36B8	0xF8DDE000  LDR	LR, [SP, #0]
0x36BC	0xB006    ADD	SP, SP, #24
0x36BE	0x4770    BX	LR
0x36C0	0x02FE2000  	_TFT_DISP_HEIGHT+0
0x36C4	0x03272000  	__Lib_TFT_PenWidth+0
0x36C8	0x02FC2000  	_TFT_DISP_WIDTH+0
0x36CC	0x03302000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x3448	0xB086    SUB	SP, SP, #24
0x344A	0xF8CDE000  STR	LR, [SP, #0]
0x344E	0xF8AD000C  STRH	R0, [SP, #12]
0x3452	0xF8AD1010  STRH	R1, [SP, #16]
0x3456	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x345A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x345E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x3462	0x42A3    CMP	R3, R4
0x3464	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x3466	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x346A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x346E	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x3472	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x3476	0xF9BD300C  LDRSH	R3, [SP, #12]
0x347A	0x2B00    CMP	R3, #0
0x347C	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x347E	0x2300    MOVS	R3, #0
0x3480	0xB21B    SXTH	R3, R3
0x3482	0xF8AD300C  STRH	R3, [SP, #12]
0x3486	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x3488	0x4B4B    LDR	R3, [PC, #300]
0x348A	0x881C    LDRH	R4, [R3, #0]
0x348C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x3490	0x42A3    CMP	R3, R4
0x3492	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x3494	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x3496	0xF9BD3010  LDRSH	R3, [SP, #16]
0x349A	0x2B00    CMP	R3, #0
0x349C	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x349E	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x34A0	0x4B45    LDR	R3, [PC, #276]
0x34A2	0x881C    LDRH	R4, [R3, #0]
0x34A4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x34A8	0x42A3    CMP	R3, R4
0x34AA	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x34AC	0x4B42    LDR	R3, [PC, #264]
0x34AE	0x881B    LDRH	R3, [R3, #0]
0x34B0	0x1E5B    SUBS	R3, R3, #1
0x34B2	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x34B6	0x2301    MOVS	R3, #1
0x34B8	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x34BC	0x4B3F    LDR	R3, [PC, #252]
0x34BE	0x781C    LDRB	R4, [R3, #0]
0x34C0	0xF89D3008  LDRB	R3, [SP, #8]
0x34C4	0x42A3    CMP	R3, R4
0x34C6	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x34CA	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x34CE	0xF0000301  AND	R3, R0, #1
0x34D2	0xB21B    SXTH	R3, R3
0x34D4	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x34D6	0x4241    RSBS	R1, R0, #0
0x34D8	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x34DA	0xB208    SXTH	R0, R1
0x34DC	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x34DE	0x1044    ASRS	R4, R0, #1
0x34E0	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x34E2	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x34E4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x34E8	0x191B    ADDS	R3, R3, R4
0x34EA	0xB21B    SXTH	R3, R3
0x34EC	0x2B00    CMP	R3, #0
0x34EE	0xDB08    BLT	L__TFT_H_Line954
0x34F0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x34F4	0x185C    ADDS	R4, R3, R1
0x34F6	0xB224    SXTH	R4, R4
0x34F8	0x4B31    LDR	R3, [PC, #196]
0x34FA	0x881B    LDRH	R3, [R3, #0]
0x34FC	0x429C    CMP	R4, R3
0x34FE	0xD200    BCS	L__TFT_H_Line953
0x3500	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x3502	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x3504	0x4B2F    LDR	R3, [PC, #188]
0x3506	0x781B    LDRB	R3, [R3, #0]
0x3508	0x2B00    CMP	R3, #0
0x350A	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x350C	0x2400    MOVS	R4, #0
0x350E	0xB264    SXTB	R4, R4
0x3510	0x4B2D    LDR	R3, [PC, #180]
0x3512	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x3514	0xF7FEFB0C  BL	__Lib_TFT_Is_SSD1963_Set+0
0x3518	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x351A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x351E	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x3520	0xB2A3    UXTH	R3, R4
0x3522	0xF9BD2010  LDRSH	R2, [SP, #16]
0x3526	0xB2A1    UXTH	R1, R4
0x3528	0xF9BD000C  LDRSH	R0, [SP, #12]
0x352C	0x4C27    LDR	R4, [PC, #156]
0x352E	0x6824    LDR	R4, [R4, #0]
0x3530	0x47A0    BLX	R4
0x3532	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x3534	0xF9BD3014  LDRSH	R3, [SP, #20]
0x3538	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x353A	0xB2A1    UXTH	R1, R4
0x353C	0xF9BD000C  LDRSH	R0, [SP, #12]
0x3540	0x4C23    LDR	R4, [PC, #140]
0x3542	0x6824    LDR	R4, [R4, #0]
0x3544	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x3546	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x354A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x354E	0x4298    CMP	R0, R3
0x3550	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x3552	0x4B20    LDR	R3, [PC, #128]
0x3554	0x881C    LDRH	R4, [R3, #0]
0x3556	0xF8AD0004  STRH	R0, [SP, #4]
0x355A	0xB2A0    UXTH	R0, R4
0x355C	0x4C1E    LDR	R4, [PC, #120]
0x355E	0x6824    LDR	R4, [R4, #0]
0x3560	0x47A0    BLX	R4
0x3562	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x3566	0x1C41    ADDS	R1, R0, #1
0x3568	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x356A	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x356C	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x356E	0x2401    MOVS	R4, #1
0x3570	0xB264    SXTB	R4, R4
0x3572	0x4B15    LDR	R3, [PC, #84]
0x3574	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x3576	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x3578	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x357C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x3580	0x4298    CMP	R0, R3
0x3582	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x3584	0x4B13    LDR	R3, [PC, #76]
0x3586	0x881B    LDRH	R3, [R3, #0]
0x3588	0xF8AD0004  STRH	R0, [SP, #4]
0x358C	0xB29A    UXTH	R2, R3
0x358E	0xF9BD1014  LDRSH	R1, [SP, #20]
0x3592	0xB200    SXTH	R0, R0
0x3594	0xF7FEFD60  BL	_TFT_Dot+0
0x3598	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x359C	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x359E	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x35A0	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x35A2	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x35A4	0xF89D3008  LDRB	R3, [SP, #8]
0x35A8	0x1C5B    ADDS	R3, R3, #1
0x35AA	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x35AE	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x35B0	0xF8DDE000  LDR	LR, [SP, #0]
0x35B4	0xB006    ADD	SP, SP, #24
0x35B6	0x4770    BX	LR
0x35B8	0x02FC2000  	_TFT_DISP_WIDTH+0
0x35BC	0x03272000  	__Lib_TFT_PenWidth+0
0x35C0	0x02FE2000  	_TFT_DISP_HEIGHT+0
0x35C4	0x004D2000  	__Lib_TFT___no_acceleration+0
0x35C8	0x01BC4223  	TFT_CS+0
0x35CC	0x03002000  	_TFT_SSD1963_Set_Address_Ptr+0
0x35D0	0x03042000  	_TFT_Set_Address_Ptr+0
0x35D4	0x03302000  	__Lib_TFT_PenColor+0
0x35D8	0x03082000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TP_TFT_Calibrate_Min:
;__Lib_TouchPanel_TFT.c, 238 :: 		
0x49A0	0xB081    SUB	SP, SP, #4
0x49A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 239 :: 		
L_TP_TFT_Calibrate_Min17:
0x49A6	0xF7FEFD0B  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x49AA	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Min18
;__Lib_TouchPanel_TFT.c, 240 :: 		
0x49AC	0xE7FB    B	L_TP_TFT_Calibrate_Min17
L_TP_TFT_Calibrate_Min18:
;__Lib_TouchPanel_TFT.c, 241 :: 		
0x49AE	0xF7FEFEAF  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x49B2	0x4905    LDR	R1, [PC, #20]
0x49B4	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 242 :: 		
0x49B6	0xF7FEFE8B  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x49BA	0x4904    LDR	R1, [PC, #16]
0x49BC	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 243 :: 		
L_end_TP_TFT_Calibrate_Min:
0x49BE	0xF8DDE000  LDR	LR, [SP, #0]
0x49C2	0xB001    ADD	SP, SP, #4
0x49C4	0x4770    BX	LR
0x49C6	0xBF00    NOP
0x49C8	0x03482000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x49CC	0x034A2000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
; end of _TP_TFT_Calibrate_Min
__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal:
;__Lib_TouchPanel_TFT.c, 216 :: 		
0x33C0	0xB082    SUB	SP, SP, #8
0x33C2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 221 :: 		
0x33C6	0x2100    MOVS	R1, #0
0x33C8	0xB249    SXTB	R1, R1
0x33CA	0x481A    LDR	R0, [PC, #104]
0x33CC	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 222 :: 		
0x33CE	0x481A    LDR	R0, [PC, #104]
0x33D0	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 224 :: 		
0x33D2	0xF7FEFC81  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 226 :: 		
0x33D6	0x4819    LDR	R0, [PC, #100]
0x33D8	0x7804    LDRB	R4, [R0, #0]
0x33DA	0xB2A0    UXTH	R0, R4
0x33DC	0x4C18    LDR	R4, [PC, #96]
0x33DE	0x6824    LDR	R4, [R4, #0]
0x33E0	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 227 :: 		
0x33E2	0x4918    LDR	R1, [PC, #96]
0x33E4	0xF9B11000  LDRSH	R1, [R1, #0]
0x33E8	0xB200    SXTH	R0, R0
0x33EA	0x4288    CMP	R0, R1
0x33EC	0xF2400000  MOVW	R0, #0
0x33F0	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48
0x33F2	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48:
; result start address is: 8 (R2)
0x33F4	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 230 :: 		
0x33F6	0xF7FDFDCF  BL	_Delay_1ms+0
0x33FA	0xF7FDFDCD  BL	_Delay_1ms+0
;__Lib_TouchPanel_TFT.c, 232 :: 		
0x33FE	0x480F    LDR	R0, [PC, #60]
0x3400	0x7804    LDRB	R4, [R0, #0]
0x3402	0xF88D2004  STRB	R2, [SP, #4]
0x3406	0xB2A0    UXTH	R0, R4
0x3408	0x4C0D    LDR	R4, [PC, #52]
0x340A	0x6824    LDR	R4, [R4, #0]
0x340C	0x47A0    BLX	R4
0x340E	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 233 :: 		
0x3412	0x490C    LDR	R1, [PC, #48]
0x3414	0xF9B11000  LDRSH	R1, [R1, #0]
0x3418	0xB200    SXTH	R0, R0
0x341A	0x4288    CMP	R0, R1
0x341C	0xF2400000  MOVW	R0, #0
0x3420	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49
0x3422	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49:
0x3424	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 234 :: 		
0x3428	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 235 :: 		
L_end_TP_TFT_Press_Detect_Cal:
0x342A	0xF8DDE000  LDR	LR, [SP, #0]
0x342E	0xB002    ADD	SP, SP, #8
0x3430	0x4770    BX	LR
0x3432	0xBF00    NOP
0x3434	0x81A04221  	DriveX_Right+0
0x3438	0x81A44221  	DriveY_Up+0
0x343C	0x03372000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x3440	0x02F42000  	_ADC_Get_Sample_Ptr+0
0x3444	0x03442000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
_ADC1_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 136 :: 		
; channel start address is: 0 (R0)
0x0E9C	0xB081    SUB	SP, SP, #4
0x0E9E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 137 :: 		
0x0EA2	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0EA4	0x4803    LDR	R0, [PC, #12]
0x0EA6	0xF7FFFA89  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 144 :: 		
L_end_ADC1_Get_Sample:
0x0EAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EAE	0xB001    ADD	SP, SP, #4
0x0EB0	0x4770    BX	LR
0x0EB2	0xBF00    NOP
0x0EB4	0x24004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 122 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x03BC	0xB081    SUB	SP, SP, #4
0x03BE	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_12_32F10x_16ch.c, 123 :: 		
0x03C2	0xF2000434  ADDW	R4, R0, #52
0x03C6	0x090A    LSRS	R2, R1, #4
0x03C8	0xB292    UXTH	R2, R2
0x03CA	0xB293    UXTH	R3, R2
0x03CC	0x6822    LDR	R2, [R4, #0]
0x03CE	0xF3631204  BFI	R2, R3, #4, #1
0x03D2	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 124 :: 		
0x03D4	0xF2000434  ADDW	R4, R0, #52
0x03D8	0x08CA    LSRS	R2, R1, #3
0x03DA	0xB292    UXTH	R2, R2
0x03DC	0xB293    UXTH	R3, R2
0x03DE	0x6822    LDR	R2, [R4, #0]
0x03E0	0xF36302C3  BFI	R2, R3, #3, #1
0x03E4	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 125 :: 		
0x03E6	0xF2000434  ADDW	R4, R0, #52
0x03EA	0x088A    LSRS	R2, R1, #2
0x03EC	0xB292    UXTH	R2, R2
0x03EE	0xB293    UXTH	R3, R2
0x03F0	0x6822    LDR	R2, [R4, #0]
0x03F2	0xF3630282  BFI	R2, R3, #2, #1
0x03F6	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 126 :: 		
0x03F8	0xF2000434  ADDW	R4, R0, #52
0x03FC	0x084A    LSRS	R2, R1, #1
0x03FE	0xB292    UXTH	R2, R2
0x0400	0xB293    UXTH	R3, R2
0x0402	0x6822    LDR	R2, [R4, #0]
0x0404	0xF3630241  BFI	R2, R3, #1, #1
0x0408	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 127 :: 		
0x040A	0xF2000434  ADDW	R4, R0, #52
0x040E	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0410	0x6822    LDR	R2, [R4, #0]
0x0412	0xF3630200  BFI	R2, R3, #0, #1
0x0416	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 128 :: 		
0x0418	0xF2000408  ADDW	R4, R0, #8
0x041C	0x2301    MOVS	R3, #1
0x041E	0x6822    LDR	R2, [R4, #0]
0x0420	0xF3630200  BFI	R2, R3, #0, #1
0x0424	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 129 :: 		
0x0426	0xF2000408  ADDW	R4, R0, #8
0x042A	0x2301    MOVS	R3, #1
0x042C	0x6822    LDR	R2, [R4, #0]
0x042E	0xF3635296  BFI	R2, R3, #22, #1
0x0432	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_12_32F10x_16ch.c, 130 :: 		
0x0434	0xF001FC44  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 131 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20:
; base start address is: 0 (R0)
0x0438	0x6803    LDR	R3, [R0, #0]
0x043A	0xF3C30240  UBFX	R2, R3, #1, #1
0x043E	0xB902    CBNZ	R2, L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21
0x0440	0xE7FA    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample20
L___Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample21:
;__Lib_ADC_12_32F10x_16ch.c, 132 :: 		
0x0442	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0446	0x6812    LDR	R2, [R2, #0]
0x0448	0xB290    UXTH	R0, R2
;__Lib_ADC_12_32F10x_16ch.c, 133 :: 		
L_end_ADCx_Get_Sample:
0x044A	0xF8DDE000  LDR	LR, [SP, #0]
0x044E	0xB001    ADD	SP, SP, #4
0x0450	0x4770    BX	LR
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
_ADC2_Get_Sample:
;__Lib_ADC_12_32F10x_16ch.c, 218 :: 		
; channel start address is: 0 (R0)
0x0EB8	0xB081    SUB	SP, SP, #4
0x0EBA	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 219 :: 		
0x0EBE	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0EC0	0x4803    LDR	R0, [PC, #12]
0x0EC2	0xF7FFFA7B  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_12_32F10x_16ch.c, 226 :: 		
L_end_ADC2_Get_Sample:
0x0EC6	0xF8DDE000  LDR	LR, [SP, #0]
0x0ECA	0xB001    ADD	SP, SP, #4
0x0ECC	0x4770    BX	LR
0x0ECE	0xBF00    NOP
0x0ED0	0x28004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0F98	0xF64267DF  MOVW	R7, #11999
0x0F9C	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x0FA0	0x1E7F    SUBS	R7, R7, #1
0x0FA2	0xD1FD    BNE	L_Delay_1ms14
0x0FA4	0xBF00    NOP
0x0FA6	0xBF00    NOP
0x0FA8	0xBF00    NOP
0x0FAA	0xBF00    NOP
0x0FAC	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0FAE	0x4770    BX	LR
; end of _Delay_1ms
__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal:
;__Lib_TouchPanel_TFT.c, 193 :: 		
0x3710	0xB081    SUB	SP, SP, #4
0x3712	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 196 :: 		
0x3716	0x2101    MOVS	R1, #1
0x3718	0xB249    SXTB	R1, R1
0x371A	0x4809    LDR	R0, [PC, #36]
0x371C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 197 :: 		
0x371E	0x2100    MOVS	R1, #0
0x3720	0xB249    SXTB	R1, R1
0x3722	0x4808    LDR	R0, [PC, #32]
0x3724	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 199 :: 		
0x3726	0xF7FEFAD7  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 201 :: 		
0x372A	0x4807    LDR	R0, [PC, #28]
0x372C	0x7804    LDRB	R4, [R0, #0]
0x372E	0xB2A0    UXTH	R0, R4
0x3730	0x4C06    LDR	R4, [PC, #24]
0x3732	0x6824    LDR	R4, [R4, #0]
0x3734	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 202 :: 		
;__Lib_TouchPanel_TFT.c, 203 :: 		
L_end_TP_TFT_GetX_Cal:
0x3736	0xF8DDE000  LDR	LR, [SP, #0]
0x373A	0xB001    ADD	SP, SP, #4
0x373C	0x4770    BX	LR
0x373E	0xBF00    NOP
0x3740	0x81A04221  	DriveX_Right+0
0x3744	0x81A44221  	DriveY_Up+0
0x3748	0x03462000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x374C	0x02F42000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal:
;__Lib_TouchPanel_TFT.c, 205 :: 		
0x36D0	0xB081    SUB	SP, SP, #4
0x36D2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 208 :: 		
0x36D6	0x2100    MOVS	R1, #0
0x36D8	0xB249    SXTB	R1, R1
0x36DA	0x4809    LDR	R0, [PC, #36]
0x36DC	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 209 :: 		
0x36DE	0x2101    MOVS	R1, #1
0x36E0	0xB249    SXTB	R1, R1
0x36E2	0x4808    LDR	R0, [PC, #32]
0x36E4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 210 :: 		
0x36E6	0xF7FEFAF7  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 212 :: 		
0x36EA	0x4807    LDR	R0, [PC, #28]
0x36EC	0x7804    LDRB	R4, [R0, #0]
0x36EE	0xB2A0    UXTH	R0, R4
0x36F0	0x4C06    LDR	R4, [PC, #24]
0x36F2	0x6824    LDR	R4, [R4, #0]
0x36F4	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 213 :: 		
;__Lib_TouchPanel_TFT.c, 214 :: 		
L_end_TP_TFT_GetY_Cal:
0x36F6	0xF8DDE000  LDR	LR, [SP, #0]
0x36FA	0xB001    ADD	SP, SP, #4
0x36FC	0x4770    BX	LR
0x36FE	0xBF00    NOP
0x3700	0x81A04221  	DriveX_Right+0
0x3704	0x81A44221  	DriveY_Up+0
0x3708	0x03372000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x370C	0x02F42000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
_TP_TFT_Calibrate_Max:
;__Lib_TouchPanel_TFT.c, 246 :: 		
0x4970	0xB081    SUB	SP, SP, #4
0x4972	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 247 :: 		
L_TP_TFT_Calibrate_Max19:
0x4976	0xF7FEFD23  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x497A	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Max20
;__Lib_TouchPanel_TFT.c, 248 :: 		
0x497C	0xE7FB    B	L_TP_TFT_Calibrate_Max19
L_TP_TFT_Calibrate_Max20:
;__Lib_TouchPanel_TFT.c, 249 :: 		
0x497E	0xF7FEFEC7  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x4982	0x4905    LDR	R1, [PC, #20]
0x4984	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 250 :: 		
0x4986	0xF7FEFEA3  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x498A	0x4904    LDR	R1, [PC, #16]
0x498C	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 251 :: 		
L_end_TP_TFT_Calibrate_Max:
0x498E	0xF8DDE000  LDR	LR, [SP, #0]
0x4992	0xB001    ADD	SP, SP, #4
0x4994	0x4770    BX	LR
0x4996	0xBF00    NOP
0x4998	0x03502000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x499C	0x03522000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
; end of _TP_TFT_Calibrate_Max
_HID_Enable:
;__Lib_USB_32F10x_CL.c, 114 :: 		
; writebuff start address is: 4 (R1)
; readbuff start address is: 0 (R0)
0x6FC8	0xB083    SUB	SP, SP, #12
0x6FCA	0xF8CDE000  STR	LR, [SP, #0]
0x6FCE	0x4606    MOV	R6, R0
0x6FD0	0x460F    MOV	R7, R1
; writebuff end address is: 4 (R1)
; readbuff end address is: 0 (R0)
; readbuff start address is: 24 (R6)
; writebuff start address is: 28 (R7)
;__Lib_USB_32F10x_CL.c, 115 :: 		
0x6FD2	0x4A2E    LDR	R2, [PC, #184]
0x6FD4	0x9202    STR	R2, [SP, #8]
;__Lib_USB_32F10x_CL.c, 121 :: 		
0x6FD6	0xF7FFF91F  BL	__Lib_USB_32F10x_CL_GetMaxStrignDscIndex+0
0x6FDA	0x4A2D    LDR	R2, [PC, #180]
0x6FDC	0x7010    STRB	R0, [R2, #0]
;__Lib_USB_32F10x_CL.c, 122 :: 		
0x6FDE	0x4A2D    LDR	R2, [PC, #180]
0x6FE0	0x9201    STR	R2, [SP, #4]
;__Lib_USB_32F10x_CL.c, 125 :: 		
0x6FE2	0x4A2D    LDR	R2, [PC, #180]
0x6FE4	0x6016    STR	R6, [R2, #0]
; readbuff end address is: 24 (R6)
;__Lib_USB_32F10x_CL.c, 126 :: 		
0x6FE6	0x4A2D    LDR	R2, [PC, #180]
0x6FE8	0x6017    STR	R7, [R2, #0]
; writebuff end address is: 28 (R7)
;__Lib_USB_32F10x_CL.c, 127 :: 		
0x6FEA	0xF7FFF92B  BL	_USB_Init_Desc+0
;__Lib_USB_32F10x_CL.c, 130 :: 		
0x6FEE	0x4A2C    LDR	R2, [PC, #176]
;__Lib_USB_32F10x_CL.c, 131 :: 		
0x6FF0	0x1DD2    ADDS	R2, R2, #7
0x6FF2	0x7813    LDRB	R3, [R2, #0]
0x6FF4	0x4A2B    LDR	R2, [PC, #172]
0x6FF6	0x8013    STRH	R3, [R2, #0]
;__Lib_USB_32F10x_CL.c, 133 :: 		
0x6FF8	0x4C2B    LDR	R4, [PC, #172]
; cptr start address is: 0 (R0)
0x6FFA	0x6820    LDR	R0, [R4, #0]
;__Lib_USB_32F10x_CL.c, 134 :: 		
0x6FFC	0x1C82    ADDS	R2, R0, #2
0x6FFE	0x7813    LDRB	R3, [R2, #0]
0x7000	0x1CC2    ADDS	R2, R0, #3
0x7002	0x7812    LDRB	R2, [R2, #0]
0x7004	0x0212    LSLS	R2, R2, #8
0x7006	0xB292    UXTH	R2, R2
0x7008	0x189B    ADDS	R3, R3, R2
0x700A	0x4A28    LDR	R2, [PC, #160]
0x700C	0x8013    STRH	R3, [R2, #0]
;__Lib_USB_32F10x_CL.c, 136 :: 		
0x700E	0x4A28    LDR	R2, [PC, #160]
0x7010	0x6010    STR	R0, [R2, #0]
; cptr end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 138 :: 		
0x7012	0x4622    MOV	R2, R4
; cptr start address is: 0 (R0)
0x7014	0x6810    LDR	R0, [R2, #0]
;__Lib_USB_32F10x_CL.c, 139 :: 		
0x7016	0x1C82    ADDS	R2, R0, #2
0x7018	0x7813    LDRB	R3, [R2, #0]
0x701A	0x1CC2    ADDS	R2, R0, #3
0x701C	0x7812    LDRB	R2, [R2, #0]
0x701E	0x0212    LSLS	R2, R2, #8
0x7020	0xB292    UXTH	R2, R2
0x7022	0x189C    ADDS	R4, R3, R2
0x7024	0xB2A4    UXTH	R4, R4
;__Lib_USB_32F10x_CL.c, 141 :: 		
0x7026	0x1EE2    SUBS	R2, R4, #3
0x7028	0xB292    UXTH	R2, R2
0x702A	0x1882    ADDS	R2, R0, R2
0x702C	0x7813    LDRB	R3, [R2, #0]
0x702E	0x1EA2    SUBS	R2, R4, #2
0x7030	0xB292    UXTH	R2, R2
0x7032	0x1882    ADDS	R2, R0, R2
; cptr end address is: 0 (R0)
0x7034	0x7812    LDRB	R2, [R2, #0]
0x7036	0x0212    LSLS	R2, R2, #8
0x7038	0xB292    UXTH	R2, R2
0x703A	0x189B    ADDS	R3, R3, R2
0x703C	0x4A1D    LDR	R2, [PC, #116]
0x703E	0x8013    STRH	R3, [R2, #0]
;__Lib_USB_32F10x_CL.c, 143 :: 		
0x7040	0xF7FFFABA  BL	__Lib_USB_32F10x_CL_usb_hw_config+0
;__Lib_USB_32F10x_CL.c, 149 :: 		
0x7044	0x4A1C    LDR	R2, [PC, #112]
0x7046	0xB404    PUSH	(R2)
;__Lib_USB_32F10x_CL.c, 148 :: 		
0x7048	0x4B1C    LDR	R3, [PC, #112]
;__Lib_USB_32F10x_CL.c, 147 :: 		
0x704A	0x4A1D    LDR	R2, [PC, #116]
;__Lib_USB_32F10x_CL.c, 146 :: 		
0x704C	0x2101    MOVS	R1, #1
;__Lib_USB_32F10x_CL.c, 145 :: 		
0x704E	0x4811    LDR	R0, [PC, #68]
;__Lib_USB_32F10x_CL.c, 149 :: 		
0x7050	0xF7FFFAC6  BL	__Lib_USB_32F10x_CL_USBD_Init+0
0x7054	0xB001    ADD	SP, SP, #4
;__Lib_USB_32F10x_CL.c, 151 :: 		
0x7056	0x2200    MOVS	R2, _USB_INTERRUPT
0x7058	0xB11A    CBZ	R2, L_HID_Enable490
;__Lib_USB_32F10x_CL.c, 152 :: 		
0x705A	0xF2400053  MOVW	R0, #83
0x705E	0xF7FEFE63  BL	_NVIC_IntEnable+0
L_HID_Enable490:
;__Lib_USB_32F10x_CL.c, 154 :: 		
0x7062	0x2200    MOVS	R2, _USB_INTERRUPT
0x7064	0xB972    CBNZ	R2, L_HID_Enable491
;__Lib_USB_32F10x_CL.c, 155 :: 		
L_HID_Enable492:
0x7066	0x9B02    LDR	R3, [SP, #8]
0x7068	0x9A02    LDR	R2, [SP, #8]
0x706A	0x1E52    SUBS	R2, R2, #1
0x706C	0x9202    STR	R2, [SP, #8]
0x706E	0xB14B    CBZ	R3, L__HID_Enable631
0x7070	0x9A01    LDR	R2, [SP, #4]
0x7072	0xF5027288  ADD	R2, R2, #272
0x7076	0x1C92    ADDS	R2, R2, #2
0x7078	0x7812    LDRB	R2, [R2, #0]
0x707A	0x2A03    CMP	R2, #3
0x707C	0xD002    BEQ	L__HID_Enable630
L__HID_Enable629:
;__Lib_USB_32F10x_CL.c, 156 :: 		
0x707E	0xF7FFFF17  BL	_USB_Polling_Proc+0
;__Lib_USB_32F10x_CL.c, 157 :: 		
0x7082	0xE7F0    B	L_HID_Enable492
;__Lib_USB_32F10x_CL.c, 155 :: 		
L__HID_Enable631:
L__HID_Enable630:
;__Lib_USB_32F10x_CL.c, 157 :: 		
L_HID_Enable491:
;__Lib_USB_32F10x_CL.c, 159 :: 		
L_end_HID_Enable:
0x7084	0xF8DDE000  LDR	LR, [SP, #0]
0x7088	0xB003    ADD	SP, SP, #12
0x708A	0x4770    BX	LR
0x708C	0x4240000F  	#1000000
0x7090	0x03472000  	__Lib_USB_32F10x_CL_maxDescriptorIndex+0
0x7094	0x035C2000  	__Lib_USB_32F10x_CL_USB_OTG_dev+0
0x7098	0x00AC2000  	__Lib_USB_32F10x_CL_USB_Read_Buffer+0
0x709C	0x00B02000  	__Lib_USB_32F10x_CL_USB_Write_Buffer+0
0x70A0	0x7EEE0000  	_device_dsc+0
0x70A4	0x00A82000  	__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE+0
0x70A8	0x02E42000  	_USB_config_dsc_ptr+0
0x70AC	0x00562000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size+0
0x70B0	0x00902000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
0x70B4	0x00AA2000  	__Lib_USB_32F10x_CL_wMaxPacketSize+0
0x70B8	0x00FC2000  	__Lib_USB_32F10x_CL_USR_cb+0
0x70BC	0x00D02000  	__Lib_USB_32F10x_CL_USBD_HID_cb+0
0x70C0	0x00B42000  	__Lib_USB_32F10x_CL_USR_desc+0
; end of _HID_Enable
__Lib_USB_32F10x_CL_GetMaxStrignDscIndex:
;__Lib_USB_32F10x_CL.c, 454 :: 		
0x6218	0xB081    SUB	SP, SP, #4
0x621A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_USB_32F10x_CL.c, 457 :: 		
0x621E	0xF7FEFE65  BL	__Lib_USB_32F10x_CL_GetMaxIndexInDevDsc+0
; dev start address is: 20 (R5)
0x6222	0xB2C5    UXTB	R5, R0
;__Lib_USB_32F10x_CL.c, 458 :: 		
0x6224	0x4806    LDR	R0, [PC, #24]
0x6226	0xF7FEFE27  BL	__Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc+0
; cfg start address is: 4 (R1)
0x622A	0xB2C1    UXTB	R1, R0
;__Lib_USB_32F10x_CL.c, 459 :: 		
0x622C	0x4285    CMP	R5, R0
0x622E	0xD901    BLS	L___Lib_USB_32F10x_CL_GetMaxStrignDscIndex540
; cfg end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 460 :: 		
0x6230	0xB2E8    UXTB	R0, R5
; dev end address is: 20 (R5)
0x6232	0xE000    B	L_end_GetMaxStrignDscIndex
;__Lib_USB_32F10x_CL.c, 461 :: 		
L___Lib_USB_32F10x_CL_GetMaxStrignDscIndex540:
;__Lib_USB_32F10x_CL.c, 462 :: 		
; cfg start address is: 4 (R1)
0x6234	0xB2C8    UXTB	R0, R1
; cfg end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 465 :: 		
L_end_GetMaxStrignDscIndex:
0x6236	0xF8DDE000  LDR	LR, [SP, #0]
0x623A	0xB001    ADD	SP, SP, #4
0x623C	0x4770    BX	LR
0x623E	0xBF00    NOP
0x6240	0x7E800000  	_configDescriptor1+0
; end of __Lib_USB_32F10x_CL_GetMaxStrignDscIndex
__Lib_USB_32F10x_CL_GetMaxIndexInDevDsc:
;__Lib_USB_32F10x_CL.c, 409 :: 		
0x4EEC	0xB081    SUB	SP, SP, #4
;__Lib_USB_32F10x_CL.c, 412 :: 		
0x4EEE	0x4A0E    LDR	R2, [PC, #56]
0x4EF0	0xF202000E  ADDW	R0, R2, #14
0x4EF4	0x7801    LDRB	R1, [R0, #0]
; index start address is: 12 (R3)
0x4EF6	0xB2CB    UXTB	R3, R1
;__Lib_USB_32F10x_CL.c, 414 :: 		
0x4EF8	0xF202000F  ADDW	R0, R2, #15
0x4EFC	0x7800    LDRB	R0, [R0, #0]
0x4EFE	0x4288    CMP	R0, R1
0x4F00	0xD903    BLS	L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc623
; index end address is: 12 (R3)
;__Lib_USB_32F10x_CL.c, 415 :: 		
0x4F02	0x4809    LDR	R0, [PC, #36]
0x4F04	0x300F    ADDS	R0, #15
0x4F06	0x7801    LDRB	R1, [R0, #0]
; index start address is: 4 (R1)
; index end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 416 :: 		
0x4F08	0xE000    B	L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc531
L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc623:
;__Lib_USB_32F10x_CL.c, 414 :: 		
0x4F0A	0xB2D9    UXTB	R1, R3
;__Lib_USB_32F10x_CL.c, 416 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc531:
;__Lib_USB_32F10x_CL.c, 418 :: 		
; index start address is: 4 (R1)
0x4F0C	0x4806    LDR	R0, [PC, #24]
0x4F0E	0x3010    ADDS	R0, #16
0x4F10	0x7800    LDRB	R0, [R0, #0]
0x4F12	0x4288    CMP	R0, R1
0x4F14	0xD905    BLS	L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc624
; index end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 419 :: 		
0x4F16	0x4804    LDR	R0, [PC, #16]
0x4F18	0x3010    ADDS	R0, #16
0x4F1A	0x7800    LDRB	R0, [R0, #0]
; index start address is: 4 (R1)
0x4F1C	0xB2C1    UXTB	R1, R0
; index end address is: 4 (R1)
0x4F1E	0xB2C8    UXTB	R0, R1
;__Lib_USB_32F10x_CL.c, 420 :: 		
0x4F20	0xE000    B	L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc532
L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc624:
;__Lib_USB_32F10x_CL.c, 418 :: 		
0x4F22	0xB2C8    UXTB	R0, R1
;__Lib_USB_32F10x_CL.c, 420 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInDevDsc532:
;__Lib_USB_32F10x_CL.c, 422 :: 		
; index start address is: 0 (R0)
; index end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 423 :: 		
L_end_GetMaxIndexInDevDsc:
0x4F24	0xB001    ADD	SP, SP, #4
0x4F26	0x4770    BX	LR
0x4F28	0x7EEE0000  	_device_dsc+0
; end of __Lib_USB_32F10x_CL_GetMaxIndexInDevDsc
__Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc:
;__Lib_USB_32F10x_CL.c, 425 :: 		
; cfgDsc start address is: 0 (R0)
0x4E78	0xB081    SUB	SP, SP, #4
; cfgDsc end address is: 0 (R0)
; cfgDsc start address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 426 :: 		
; index start address is: 12 (R3)
0x4E7A	0x2300    MOVS	R3, #0
;__Lib_USB_32F10x_CL.c, 427 :: 		
; i start address is: 16 (R4)
0x4E7C	0xF2400400  MOVW	R4, #0
;__Lib_USB_32F10x_CL.c, 430 :: 		
0x4E80	0x1C81    ADDS	R1, R0, #2
0x4E82	0x780A    LDRB	R2, [R1, #0]
0x4E84	0x1CC1    ADDS	R1, R0, #3
0x4E86	0x7809    LDRB	R1, [R1, #0]
0x4E88	0x0209    LSLS	R1, R1, #8
0x4E8A	0xB289    UXTH	R1, R1
0x4E8C	0x1851    ADDS	R1, R2, R1
; totalLen start address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 431 :: 		
; ptr start address is: 8 (R2)
0x4E8E	0x4602    MOV	R2, R0
; cfgDsc end address is: 0 (R0)
; index end address is: 12 (R3)
; i end address is: 16 (R4)
; totalLen end address is: 4 (R1)
; ptr end address is: 8 (R2)
0x4E90	0xF8AD4000  STRH	R4, [SP, #0]
0x4E94	0xB2DC    UXTB	R4, R3
0x4E96	0xB288    UXTH	R0, R1
0x4E98	0xF8BD3000  LDRH	R3, [SP, #0]
;__Lib_USB_32F10x_CL.c, 433 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc533:
;__Lib_USB_32F10x_CL.c, 434 :: 		
; ptr start address is: 8 (R2)
; totalLen start address is: 0 (R0)
; totalLen start address is: 0 (R0)
; totalLen end address is: 0 (R0)
; i start address is: 12 (R3)
; index start address is: 16 (R4)
0x4E9C	0x1C51    ADDS	R1, R2, #1
0x4E9E	0x7809    LDRB	R1, [R1, #0]
0x4EA0	0x2902    CMP	R1, #2
0x4EA2	0xD107    BNE	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc626
; totalLen end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 435 :: 		
; totalLen start address is: 0 (R0)
0x4EA4	0x1D91    ADDS	R1, R2, #6
0x4EA6	0x7809    LDRB	R1, [R1, #0]
0x4EA8	0x42A1    CMP	R1, R4
0x4EAA	0xD902    BLS	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc625
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 436 :: 		
0x4EAC	0x1D91    ADDS	R1, R2, #6
0x4EAE	0x780C    LDRB	R4, [R1, #0]
; index start address is: 16 (R4)
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 437 :: 		
0x4EB0	0xE7FF    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc536
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc625:
;__Lib_USB_32F10x_CL.c, 435 :: 		
;__Lib_USB_32F10x_CL.c, 437 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc536:
;__Lib_USB_32F10x_CL.c, 438 :: 		
; index start address is: 16 (R4)
; index end address is: 16 (R4)
0x4EB2	0xE7FF    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc535
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc626:
;__Lib_USB_32F10x_CL.c, 434 :: 		
;__Lib_USB_32F10x_CL.c, 438 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc535:
;__Lib_USB_32F10x_CL.c, 440 :: 		
; index start address is: 16 (R4)
0x4EB4	0x1C51    ADDS	R1, R2, #1
0x4EB6	0x7809    LDRB	R1, [R1, #0]
0x4EB8	0x2904    CMP	R1, #4
0x4EBA	0xD109    BNE	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc628
;__Lib_USB_32F10x_CL.c, 441 :: 		
0x4EBC	0xF2020108  ADDW	R1, R2, #8
0x4EC0	0x7809    LDRB	R1, [R1, #0]
0x4EC2	0x42A1    CMP	R1, R4
0x4EC4	0xD903    BLS	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc627
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 442 :: 		
0x4EC6	0xF2020108  ADDW	R1, R2, #8
0x4ECA	0x780C    LDRB	R4, [R1, #0]
; index start address is: 16 (R4)
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 443 :: 		
0x4ECC	0xE7FF    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc538
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc627:
;__Lib_USB_32F10x_CL.c, 441 :: 		
;__Lib_USB_32F10x_CL.c, 443 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc538:
;__Lib_USB_32F10x_CL.c, 444 :: 		
; index start address is: 16 (R4)
; index end address is: 16 (R4)
0x4ECE	0xE7FF    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc537
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc628:
;__Lib_USB_32F10x_CL.c, 440 :: 		
;__Lib_USB_32F10x_CL.c, 444 :: 		
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc537:
;__Lib_USB_32F10x_CL.c, 445 :: 		
; index start address is: 16 (R4)
0x4ED0	0x7811    LDRB	R1, [R2, #0]
0x4ED2	0x1859    ADDS	R1, R3, R1
0x4ED4	0xB289    UXTH	R1, R1
0x4ED6	0xB28B    UXTH	R3, R1
;__Lib_USB_32F10x_CL.c, 446 :: 		
0x4ED8	0x4281    CMP	R1, R0
0x4EDA	0xD300    BCC	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc539
; totalLen end address is: 0 (R0)
; i end address is: 12 (R3)
; ptr end address is: 8 (R2)
;__Lib_USB_32F10x_CL.c, 447 :: 		
0x4EDC	0xE002    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc534
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc539:
;__Lib_USB_32F10x_CL.c, 449 :: 		
; ptr start address is: 8 (R2)
; i start address is: 12 (R3)
; totalLen start address is: 0 (R0)
0x4EDE	0x7811    LDRB	R1, [R2, #0]
0x4EE0	0x1852    ADDS	R2, R2, R1
;__Lib_USB_32F10x_CL.c, 450 :: 		
; totalLen end address is: 0 (R0)
; i end address is: 12 (R3)
; ptr end address is: 8 (R2)
0x4EE2	0xE7DB    B	L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc533
L___Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc534:
;__Lib_USB_32F10x_CL.c, 451 :: 		
0x4EE4	0xB2E0    UXTB	R0, R4
; index end address is: 16 (R4)
;__Lib_USB_32F10x_CL.c, 452 :: 		
L_end_GetMaxIndexInConfigDsc:
0x4EE6	0xB001    ADD	SP, SP, #4
0x4EE8	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc
_USB_Init_Desc:
;USBdsc.c, 161 :: 		void USB_Init_Desc(){
;USBdsc.c, 162 :: 		USB_config_dsc_ptr[0] = &configDescriptor1;
0x6244	0x4906    LDR	R1, [PC, #24]
0x6246	0x4807    LDR	R0, [PC, #28]
0x6248	0x6001    STR	R1, [R0, #0]
;USBdsc.c, 163 :: 		USB_string_dsc_ptr[0] = (const char*)&strd1;
0x624A	0x4907    LDR	R1, [PC, #28]
0x624C	0x4807    LDR	R0, [PC, #28]
0x624E	0x6001    STR	R1, [R0, #0]
;USBdsc.c, 164 :: 		USB_string_dsc_ptr[1] = (const char*)&strd2;
0x6250	0x4907    LDR	R1, [PC, #28]
0x6252	0x4808    LDR	R0, [PC, #32]
0x6254	0x6001    STR	R1, [R0, #0]
;USBdsc.c, 165 :: 		USB_string_dsc_ptr[2] = (const char*)&strd3;
0x6256	0x4908    LDR	R1, [PC, #32]
0x6258	0x4808    LDR	R0, [PC, #32]
0x625A	0x6001    STR	R1, [R0, #0]
;USBdsc.c, 166 :: 		}
L_end_USB_Init_Desc:
0x625C	0x4770    BX	LR
0x625E	0xBF00    NOP
0x6260	0x7E800000  	_configDescriptor1+0
0x6264	0x02E42000  	_USB_config_dsc_ptr+0
0x6268	0x231C0000  	_strd1+0
0x626C	0x02E82000  	_USB_string_dsc_ptr+0
0x6270	0x7EAA0000  	_strd2+0
0x6274	0x02EC2000  	_USB_string_dsc_ptr+4
0x6278	0x7E500000  	_strd3+0
0x627C	0x02F02000  	_USB_string_dsc_ptr+8
; end of _USB_Init_Desc
__Lib_USB_32F10x_CL_usb_hw_config:
;__Lib_USB_32F10x_CL.c, 97 :: 		
0x65B8	0xB081    SUB	SP, SP, #4
0x65BA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_USB_32F10x_CL.c, 105 :: 		
0x65BE	0x22A8    MOVS	R2, #168
0x65C0	0xF2404100  MOVW	R1, #1024
0x65C4	0x4804    LDR	R0, [PC, #16]
0x65C6	0xF7FEFB5D  BL	_GPIO_Config+0
;__Lib_USB_32F10x_CL.c, 111 :: 		
0x65CA	0x2101    MOVS	R1, #1
0x65CC	0x4803    LDR	R0, [PC, #12]
0x65CE	0x6001    STR	R1, [R0, #0]
;__Lib_USB_32F10x_CL.c, 112 :: 		
L_end_usb_hw_config:
0x65D0	0xF8DDE000  LDR	LR, [SP, #0]
0x65D4	0xB001    ADD	SP, SP, #4
0x65D6	0x4770    BX	LR
0x65D8	0x08004001  	GPIOA_CRL+0
0x65DC	0x02B04242  	RCC_AHBENR+0
; end of __Lib_USB_32F10x_CL_usb_hw_config
__Lib_USB_32F10x_CL_USBD_Init:
;usbd_core.c, 138 :: 		
; class_cb start address is: 12 (R3)
; pDevice start address is: 8 (R2)
; coreID start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x65E0	0xB082    SUB	SP, SP, #8
0x65E2	0xF8CDE000  STR	LR, [SP, #0]
0x65E6	0x4605    MOV	R5, R0
; class_cb end address is: 12 (R3)
; pDevice end address is: 8 (R2)
; coreID end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; coreID start address is: 4 (R1)
; pDevice start address is: 8 (R2)
; class_cb start address is: 12 (R3)
; usr_cb start address is: 24 (R6)
0x65E8	0x9E02    LDR	R6, [SP, #8]
;usbd_core.c, 141 :: 		
0x65EA	0x4628    MOV	R0, R5
0x65EC	0xF7FEFFCC  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_Init+0
;usbd_core.c, 143 :: 		
0x65F0	0x4628    MOV	R0, R5
0x65F2	0xF7FEFFFD  BL	__Lib_USB_32F10x_CL_USBD_DeInit+0
;usbd_core.c, 146 :: 		
0x65F6	0xF5057488  ADD	R4, R5, #272
0x65FA	0xF20444D4  ADDW	R4, R4, #1236
0x65FE	0x6023    STR	R3, [R4, #0]
; class_cb end address is: 12 (R3)
;usbd_core.c, 147 :: 		
0x6600	0xF5057488  ADD	R4, R5, #272
0x6604	0xF504649B  ADD	R4, R4, #1240
0x6608	0x6026    STR	R6, [R4, #0]
; usr_cb end address is: 24 (R6)
;usbd_core.c, 148 :: 		
0x660A	0xF5057488  ADD	R4, R5, #272
0x660E	0xF20444DC  ADDW	R4, R4, #1244
0x6612	0x6022    STR	R2, [R4, #0]
; pDevice end address is: 8 (R2)
;usbd_core.c, 151 :: 		
0x6614	0x9501    STR	R5, [SP, #4]
; coreID end address is: 4 (R1)
0x6616	0x4628    MOV	R0, R5
0x6618	0xF7FEFE06  BL	__Lib_USB_32F10x_CL_DCD_Init+0
0x661C	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 154 :: 		
0x661E	0xF5057488  ADD	R4, R5, #272
0x6622	0xF504649B  ADD	R4, R4, #1240
0x6626	0x6824    LDR	R4, [R4, #0]
0x6628	0x6824    LDR	R4, [R4, #0]
0x662A	0x9501    STR	R5, [SP, #4]
0x662C	0x47A0    BLX	R4
0x662E	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 156 :: 		
0x6630	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x6632	0xF7FEFDF5  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_EnableInterrupt+0
;usbd_core.c, 157 :: 		
L_end_USBD_Init:
0x6636	0xF8DDE000  LDR	LR, [SP, #0]
0x663A	0xB002    ADD	SP, SP, #8
0x663C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_Init
__Lib_USB_32F10x_CL_USBD_USR_Init:
;usbd_usr.c, 124 :: 		
0x02BC	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 168 :: 		
L_end_USBD_USR_Init:
0x02BE	0xB001    ADD	SP, SP, #4
0x02C0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_Init
__Lib_USB_32F10x_CL_USBD_USR_DeviceConfigured:
;usbd_usr.c, 200 :: 		
0x02C4	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 203 :: 		
L_end_USBD_USR_DeviceConfigured:
0x02C6	0xB001    ADD	SP, SP, #4
0x02C8	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceConfigured
__Lib_USB_32F10x_CL_USBD_USR_DeviceSuspended:
;usbd_usr.c, 235 :: 		
0x02CC	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 239 :: 		
L_end_USBD_USR_DeviceSuspended:
0x02CE	0xB001    ADD	SP, SP, #4
0x02D0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceSuspended
__Lib_USB_32F10x_CL_USBD_USR_DeviceResumed:
;usbd_usr.c, 248 :: 		
0x02B4	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 252 :: 		
L_end_USBD_USR_DeviceResumed:
0x02B6	0xB001    ADD	SP, SP, #4
0x02B8	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceResumed
__Lib_USB_32F10x_CL_USBD_USR_DeviceConnected:
;usbd_usr.c, 212 :: 		
0x01D0	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 215 :: 		
L_end_USBD_USR_DeviceConnected:
0x01D2	0xB001    ADD	SP, SP, #4
0x01D4	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceConnected
__Lib_USB_32F10x_CL_USBD_USR_DeviceDisconnected:
;usbd_usr.c, 224 :: 		
0x01C8	0xB081    SUB	SP, SP, #4
;usbd_usr.c, 227 :: 		
L_end_USBD_USR_DeviceDisconnected:
0x01CA	0xB001    ADD	SP, SP, #4
0x01CC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceDisconnected
__Lib_USB_32F10x_CL_USB_OTG_BSP_Init:
;usb_bsp.c, 95 :: 		
0x5588	0xB081    SUB	SP, SP, #4
;usb_bsp.c, 98 :: 		
L_end_USB_OTG_BSP_Init:
0x558A	0xB001    ADD	SP, SP, #4
0x558C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_BSP_Init
__Lib_USB_32F10x_CL_USBD_DeInit:
;usbd_core.c, 165 :: 		
0x55F0	0xB081    SUB	SP, SP, #4
;usbd_core.c, 169 :: 		
0x55F2	0x2000    MOVS	R0, #0
;usbd_core.c, 170 :: 		
L_end_USBD_DeInit:
0x55F4	0xB001    ADD	SP, SP, #4
0x55F6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DeInit
__Lib_USB_32F10x_CL_DCD_Init:
;usb_dcd.c, 92 :: 		
; coreID start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x5228	0xB082    SUB	SP, SP, #8
0x522A	0xF8CDE000  STR	LR, [SP, #0]
0x522E	0x4607    MOV	R7, R0
; coreID end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 28 (R7)
; coreID start address is: 4 (R1)
;usb_dcd.c, 97 :: 		
; coreID end address is: 4 (R1)
0x5230	0x4638    MOV	R0, R7
0x5232	0xF7FEF827  BL	__Lib_USB_32F10x_CL_USB_OTG_SelectCore+0
;usb_dcd.c, 99 :: 		
0x5236	0xF5077288  ADD	R2, R7, #272
0x523A	0x1C93    ADDS	R3, R2, #2
0x523C	0x2201    MOVS	R2, #1
0x523E	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 100 :: 		
0x5240	0xF5077288  ADD	R2, R7, #272
0x5244	0x1D13    ADDS	R3, R2, #4
0x5246	0x2200    MOVS	R2, #0
0x5248	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 103 :: 		
; i start address is: 4 (R1)
0x524A	0x2100    MOVS	R1, #0
; pdev end address is: 28 (R7)
; i end address is: 4 (R1)
0x524C	0x4638    MOV	R0, R7
L___Lib_USB_32F10x_CL_DCD_Init186:
; i start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x524E	0x1C42    ADDS	R2, R0, #1
0x5250	0x7812    LDRB	R2, [R2, #0]
0x5252	0x4291    CMP	R1, R2
0x5254	0xD226    BCS	L___Lib_USB_32F10x_CL_DCD_Init187
;usb_dcd.c, 105 :: 		
0x5256	0xF5007288  ADD	R2, R0, #272
0x525A	0xF202030C  ADDW	R3, R2, #12
0x525E	0x2228    MOVS	R2, #40
0x5260	0x434A    MULS	R2, R1, R2
0x5262	0x189A    ADDS	R2, R3, R2
0x5264	0x9201    STR	R2, [SP, #4]
;usb_dcd.c, 107 :: 		
0x5266	0x1C53    ADDS	R3, R2, #1
0x5268	0x2201    MOVS	R2, #1
0x526A	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 108 :: 		
0x526C	0x9A01    LDR	R2, [SP, #4]
0x526E	0x7011    STRB	R1, [R2, #0]
;usb_dcd.c, 109 :: 		
0x5270	0x9A01    LDR	R2, [SP, #4]
0x5272	0x1D92    ADDS	R2, R2, #6
0x5274	0x8011    STRH	R1, [R2, #0]
;usb_dcd.c, 111 :: 		
0x5276	0x9A01    LDR	R2, [SP, #4]
0x5278	0x1CD3    ADDS	R3, R2, #3
0x527A	0x2200    MOVS	R2, #0
0x527C	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 112 :: 		
0x527E	0x9A01    LDR	R2, [SP, #4]
0x5280	0xF2020308  ADDW	R3, R2, #8
0x5284	0x4A29    LDR	R2, [PC, #164]
0x5286	0xF9B22000  LDRSH	R2, [R2, #0]
0x528A	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 113 :: 		
0x528C	0x9A01    LDR	R2, [SP, #4]
0x528E	0xF202030C  ADDW	R3, R2, #12
0x5292	0x2200    MOVS	R2, #0
0x5294	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 114 :: 		
0x5296	0x9A01    LDR	R2, [SP, #4]
0x5298	0xF2020314  ADDW	R3, R2, #20
0x529C	0x2200    MOVS	R2, #0
0x529E	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 103 :: 		
0x52A0	0x1C49    ADDS	R1, R1, #1
;usb_dcd.c, 115 :: 		
; i end address is: 4 (R1)
0x52A2	0xE7D4    B	L___Lib_USB_32F10x_CL_DCD_Init186
L___Lib_USB_32F10x_CL_DCD_Init187:
;usb_dcd.c, 117 :: 		
; i start address is: 4 (R1)
0x52A4	0x2100    MOVS	R1, #0
; pdev end address is: 0 (R0)
; i end address is: 4 (R1)
0x52A6	0x4681    MOV	R9, R0
0x52A8	0x4608    MOV	R0, R1
L___Lib_USB_32F10x_CL_DCD_Init189:
; i start address is: 0 (R0)
; pdev start address is: 36 (R9)
0x52AA	0xF1090201  ADD	R2, R9, #1
0x52AE	0x7812    LDRB	R2, [R2, #0]
0x52B0	0x4290    CMP	R0, R2
0x52B2	0xD226    BCS	L___Lib_USB_32F10x_CL_DCD_Init190
;usb_dcd.c, 119 :: 		
0x52B4	0xF5097288  ADD	R2, R9, #272
0x52B8	0xF5027319  ADD	R3, R2, #612
0x52BC	0x2228    MOVS	R2, #40
0x52BE	0x4342    MULS	R2, R0, R2
0x52C0	0x189A    ADDS	R2, R3, R2
0x52C2	0x9201    STR	R2, [SP, #4]
;usb_dcd.c, 121 :: 		
0x52C4	0x1C53    ADDS	R3, R2, #1
0x52C6	0x2200    MOVS	R2, #0
0x52C8	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 122 :: 		
0x52CA	0x9A01    LDR	R2, [SP, #4]
0x52CC	0x7010    STRB	R0, [R2, #0]
;usb_dcd.c, 123 :: 		
0x52CE	0x9A01    LDR	R2, [SP, #4]
0x52D0	0x1D92    ADDS	R2, R2, #6
0x52D2	0x8010    STRH	R0, [R2, #0]
;usb_dcd.c, 125 :: 		
0x52D4	0x9A01    LDR	R2, [SP, #4]
0x52D6	0x1CD3    ADDS	R3, R2, #3
0x52D8	0x2200    MOVS	R2, #0
0x52DA	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 126 :: 		
0x52DC	0x9A01    LDR	R2, [SP, #4]
0x52DE	0xF2020308  ADDW	R3, R2, #8
0x52E2	0x4A12    LDR	R2, [PC, #72]
0x52E4	0xF9B22000  LDRSH	R2, [R2, #0]
0x52E8	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 127 :: 		
0x52EA	0x9A01    LDR	R2, [SP, #4]
0x52EC	0xF202030C  ADDW	R3, R2, #12
0x52F0	0x2200    MOVS	R2, #0
0x52F2	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 128 :: 		
0x52F4	0x9A01    LDR	R2, [SP, #4]
0x52F6	0xF2020314  ADDW	R3, R2, #20
0x52FA	0x2200    MOVS	R2, #0
0x52FC	0x601A    STR	R2, [R3, #0]
;usb_dcd.c, 117 :: 		
0x52FE	0x1C40    ADDS	R0, R0, #1
;usb_dcd.c, 129 :: 		
; i end address is: 0 (R0)
0x5300	0xE7D3    B	L___Lib_USB_32F10x_CL_DCD_Init189
L___Lib_USB_32F10x_CL_DCD_Init190:
;usb_dcd.c, 131 :: 		
0x5302	0x4648    MOV	R0, R9
0x5304	0xF7FDFFA6  BL	__Lib_USB_32F10x_CL_USB_OTG_DisableGlobalInt+0
;usb_dcd.c, 134 :: 		
0x5308	0x4648    MOV	R0, R9
0x530A	0xF7FDFED5  BL	__Lib_USB_32F10x_CL_USB_OTG_CoreInit+0
;usb_dcd.c, 138 :: 		
0x530E	0x2100    MOVS	R1, #0
0x5310	0x4648    MOV	R0, R9
0x5312	0xF7FEFB8B  BL	__Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode+0
;usb_dcd.c, 141 :: 		
0x5316	0x4648    MOV	R0, R9
0x5318	0xF7FEFBD8  BL	__Lib_USB_32F10x_CL_USB_OTG_CoreInitDev+0
;usb_dcd.c, 145 :: 		
0x531C	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x531E	0xF7FEFB41  BL	__Lib_USB_32F10x_CL_USB_OTG_EnableGlobalInt+0
;usb_dcd.c, 146 :: 		
L_end_DCD_Init:
0x5322	0xF8DDE000  LDR	LR, [SP, #0]
0x5326	0xB002    ADD	SP, SP, #8
0x5328	0x4770    BX	LR
0x532A	0xBF00    NOP
0x532C	0x00A82000  	__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE+0
; end of __Lib_USB_32F10x_CL_DCD_Init
__Lib_USB_32F10x_CL_USB_OTG_SelectCore:
;usb_core.c, 222 :: 		
; coreID start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x3284	0xB081    SUB	SP, SP, #4
0x3286	0xB2CC    UXTB	R4, R1
; coreID end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; coreID start address is: 16 (R4)
;usb_core.c, 224 :: 		
; baseAddress start address is: 20 (R5)
0x3288	0xF04F0500  MOV	R5, #0
;usb_core.c, 225 :: 		
; status start address is: 4 (R1)
0x328C	0x2100    MOVS	R1, #0
;usb_core.c, 227 :: 		
0x328E	0x1CC3    ADDS	R3, R0, #3
0x3290	0x2200    MOVS	R2, #0
0x3292	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 230 :: 		
0x3294	0x1C83    ADDS	R3, R0, #2
0x3296	0x2201    MOVS	R2, #1
0x3298	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 231 :: 		
0x329A	0x1D03    ADDS	R3, R0, #4
0x329C	0x2240    MOVS	R2, #64
0x329E	0x801A    STRH	R2, [R3, #0]
;usb_core.c, 234 :: 		
0x32A0	0x2C01    CMP	R4, #1
0x32A2	0xD113    BNE	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore51
; coreID end address is: 16 (R4)
; baseAddress end address is: 20 (R5)
;usb_core.c, 236 :: 		
; baseAddress start address is: 16 (R4)
0x32A4	0xF04F44A0  MOV	R4, #1342177280
;usb_core.c, 237 :: 		
0x32A8	0xF200030B  ADDW	R3, R0, #11
0x32AC	0x2201    MOVS	R2, #1
0x32AE	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 238 :: 		
0x32B0	0x2208    MOVS	R2, #8
0x32B2	0x7002    STRB	R2, [R0, #0]
;usb_core.c, 239 :: 		
0x32B4	0x1C43    ADDS	R3, R0, #1
0x32B6	0x2204    MOVS	R2, #4
0x32B8	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 240 :: 		
0x32BA	0x1D83    ADDS	R3, R0, #6
0x32BC	0xF2401240  MOVW	R2, #320
0x32C0	0x801A    STRH	R2, [R3, #0]
;usb_core.c, 241 :: 		
0x32C2	0xF2000308  ADDW	R3, R0, #8
0x32C6	0x2202    MOVS	R2, #2
0x32C8	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 250 :: 		
; baseAddress end address is: 16 (R4)
0x32CA	0xE010    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore52
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore51:
;usb_core.c, 251 :: 		
; baseAddress start address is: 20 (R5)
; coreID start address is: 16 (R4)
0x32CC	0xB974    CBNZ	R4, L___Lib_USB_32F10x_CL_USB_OTG_SelectCore552
; coreID end address is: 16 (R4)
; baseAddress end address is: 20 (R5)
;usb_core.c, 253 :: 		
; baseAddress start address is: 16 (R4)
0x32CE	0x4C3B    LDR	R4, [PC, #236]
;usb_core.c, 254 :: 		
0x32D0	0xF200030B  ADDW	R3, R0, #11
0x32D4	0x2200    MOVS	R2, #0
0x32D6	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 255 :: 		
0x32D8	0x220C    MOVS	R2, #12
0x32DA	0x7002    STRB	R2, [R0, #0]
;usb_core.c, 256 :: 		
0x32DC	0x1C43    ADDS	R3, R0, #1
0x32DE	0x2206    MOVS	R2, #6
0x32E0	0x701A    STRB	R2, [R3, #0]
;usb_core.c, 257 :: 		
0x32E2	0x1D83    ADDS	R3, R0, #6
0x32E4	0xF2405200  MOVW	R2, #1280
0x32E8	0x801A    STRH	R2, [R3, #0]
; baseAddress end address is: 16 (R4)
;usb_core.c, 279 :: 		
0x32EA	0xE000    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore53
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore552:
;usb_core.c, 251 :: 		
0x32EC	0x462C    MOV	R4, R5
;usb_core.c, 279 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore53:
; baseAddress start address is: 16 (R4)
; baseAddress end address is: 16 (R4)
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore52:
;usb_core.c, 282 :: 		
; baseAddress start address is: 16 (R4)
0x32EE	0xF200020C  ADDW	R2, R0, #12
0x32F2	0x6014    STR	R4, [R2, #0]
;usb_core.c, 284 :: 		
0x32F4	0xF200020C  ADDW	R2, R0, #12
0x32F8	0x1D13    ADDS	R3, R2, #4
0x32FA	0xF5046200  ADD	R2, R4, #2048
0x32FE	0x601A    STR	R2, [R3, #0]
;usb_core.c, 286 :: 		
; i start address is: 24 (R6)
0x3300	0x2600    MOVS	R6, #0
; baseAddress end address is: 16 (R4)
; pdev end address is: 0 (R0)
; status end address is: 4 (R1)
; i end address is: 24 (R6)
0x3302	0xB2CD    UXTB	R5, R1
0x3304	0x4621    MOV	R1, R4
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore54:
; i start address is: 24 (R6)
; baseAddress start address is: 4 (R1)
; status start address is: 20 (R5)
; pdev start address is: 0 (R0)
0x3306	0x1C42    ADDS	R2, R0, #1
0x3308	0x7812    LDRB	R2, [R2, #0]
0x330A	0x4296    CMP	R6, R2
0x330C	0xD217    BCS	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore55
;usb_core.c, 290 :: 		
0x330E	0xF200020C  ADDW	R2, R0, #12
0x3312	0xF202030C  ADDW	R3, R2, #12
0x3316	0x00B2    LSLS	R2, R6, #2
0x3318	0x189C    ADDS	R4, R3, R2
0x331A	0xF5016310  ADD	R3, R1, #2304
0x331E	0x0172    LSLS	R2, R6, #5
0x3320	0x189A    ADDS	R2, R3, R2
0x3322	0x6022    STR	R2, [R4, #0]
;usb_core.c, 293 :: 		
0x3324	0xF200020C  ADDW	R2, R0, #12
0x3328	0xF2020348  ADDW	R3, R2, #72
0x332C	0x00B2    LSLS	R2, R6, #2
0x332E	0x189C    ADDS	R4, R3, R2
0x3330	0xF5016330  ADD	R3, R1, #2816
0x3334	0x0172    LSLS	R2, R6, #5
0x3336	0x189A    ADDS	R2, R3, R2
0x3338	0x6022    STR	R2, [R4, #0]
;usb_core.c, 286 :: 		
0x333A	0x1C76    ADDS	R6, R6, #1
;usb_core.c, 294 :: 		
; i end address is: 24 (R6)
0x333C	0xE7E3    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore54
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore55:
;usb_core.c, 296 :: 		
0x333E	0xF200020C  ADDW	R2, R0, #12
0x3342	0xF2020308  ADDW	R3, R2, #8
0x3346	0xF5016280  ADD	R2, R1, #1024
0x334A	0x601A    STR	R2, [R3, #0]
;usb_core.c, 297 :: 		
0x334C	0xF200020C  ADDW	R2, R0, #12
0x3350	0xF20203C0  ADDW	R3, R2, #192
0x3354	0xF5016288  ADD	R2, R1, #1088
0x3358	0x601A    STR	R2, [R3, #0]
;usb_core.c, 299 :: 		
; i start address is: 24 (R6)
0x335A	0x2600    MOVS	R6, #0
; pdev end address is: 0 (R0)
; status end address is: 20 (R5)
; baseAddress end address is: 4 (R1)
; i end address is: 24 (R6)
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore57:
; i start address is: 24 (R6)
; pdev start address is: 0 (R0)
; status start address is: 20 (R5)
; baseAddress start address is: 4 (R1)
0x335C	0x7802    LDRB	R2, [R0, #0]
0x335E	0x4296    CMP	R6, R2
0x3360	0xD20C    BCS	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore58
;usb_core.c, 303 :: 		
0x3362	0xF200020C  ADDW	R2, R0, #12
0x3366	0xF2020384  ADDW	R3, R2, #132
0x336A	0x00B2    LSLS	R2, R6, #2
0x336C	0x189C    ADDS	R4, R3, R2
0x336E	0xF50163A0  ADD	R3, R1, #1280
0x3372	0x0172    LSLS	R2, R6, #5
0x3374	0x189A    ADDS	R2, R3, R2
0x3376	0x6022    STR	R2, [R4, #0]
;usb_core.c, 299 :: 		
0x3378	0x1C76    ADDS	R6, R6, #1
;usb_core.c, 304 :: 		
; i end address is: 24 (R6)
0x337A	0xE7EF    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore57
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore58:
;usb_core.c, 305 :: 		
; i start address is: 24 (R6)
0x337C	0x2600    MOVS	R6, #0
; pdev end address is: 0 (R0)
; status end address is: 20 (R5)
; baseAddress end address is: 4 (R1)
; i end address is: 24 (R6)
0x337E	0x9100    STR	R1, [SP, #0]
0x3380	0xB2E9    UXTB	R1, R5
0x3382	0x4605    MOV	R5, R0
0x3384	0x9800    LDR	R0, [SP, #0]
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore60:
; i start address is: 24 (R6)
; baseAddress start address is: 0 (R0)
; status start address is: 4 (R1)
; pdev start address is: 20 (R5)
0x3386	0x782A    LDRB	R2, [R5, #0]
0x3388	0x4296    CMP	R6, R2
0x338A	0xD20C    BCS	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore61
;usb_core.c, 308 :: 		
0x338C	0xF205020C  ADDW	R2, R5, #12
0x3390	0xF20203C4  ADDW	R3, R2, #196
0x3394	0x00B2    LSLS	R2, R6, #2
0x3396	0x189C    ADDS	R4, R3, R2
0x3398	0xF5005380  ADD	R3, R0, #4096
0x339C	0x0332    LSLS	R2, R6, #12
0x339E	0x189A    ADDS	R2, R3, R2
0x33A0	0x6022    STR	R2, [R4, #0]
;usb_core.c, 305 :: 		
0x33A2	0x1C76    ADDS	R6, R6, #1
;usb_core.c, 309 :: 		
; i end address is: 24 (R6)
0x33A4	0xE7EF    B	L___Lib_USB_32F10x_CL_USB_OTG_SelectCore60
L___Lib_USB_32F10x_CL_USB_OTG_SelectCore61:
;usb_core.c, 310 :: 		
0x33A6	0xF205020C  ADDW	R2, R5, #12
; pdev end address is: 20 (R5)
0x33AA	0xF5027380  ADD	R3, R2, #256
0x33AE	0xF5006260  ADD	R2, R0, #3584
; baseAddress end address is: 0 (R0)
0x33B2	0x601A    STR	R2, [R3, #0]
;usb_core.c, 312 :: 		
0x33B4	0xB2C8    UXTB	R0, R1
; status end address is: 4 (R1)
;usb_core.c, 313 :: 		
L_end_USB_OTG_SelectCore:
0x33B6	0xB001    ADD	SP, SP, #4
0x33B8	0x4770    BX	LR
0x33BA	0xBF00    NOP
0x33BC	0x00004004  	#1074003968
; end of __Lib_USB_32F10x_CL_USB_OTG_SelectCore
__Lib_USB_32F10x_CL_USB_OTG_DisableGlobalInt:
;usb_core.c, 447 :: 		
; pdev start address is: 0 (R0)
0x3254	0xB082    SUB	SP, SP, #8
0x3256	0x4602    MOV	R2, R0
; pdev end address is: 0 (R0)
; pdev start address is: 8 (R2)
;usb_core.c, 449 :: 		
; status start address is: 0 (R0)
0x3258	0x2000    MOVS	R0, #0
;usb_core.c, 451 :: 		
0x325A	0x2100    MOVS	R1, #0
0x325C	0x9101    STR	R1, [SP, #4]
;usb_core.c, 452 :: 		
0x325E	0xF89D1004  LDRB	R1, [SP, #4]
0x3262	0xF0410101  ORR	R1, R1, #1
0x3266	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 453 :: 		
0x326A	0xF202010C  ADDW	R1, R2, #12
; pdev end address is: 8 (R2)
0x326E	0x6809    LDR	R1, [R1, #0]
0x3270	0xF2010308  ADDW	R3, R1, #8
0x3274	0x681A    LDR	R2, [R3, #0]
0x3276	0x9901    LDR	R1, [SP, #4]
0x3278	0x43C9    MVN	R1, R1
0x327A	0xEA020101  AND	R1, R2, R1, LSL #0
0x327E	0x6019    STR	R1, [R3, #0]
;usb_core.c, 454 :: 		
; status end address is: 0 (R0)
;usb_core.c, 455 :: 		
L_end_USB_OTG_DisableGlobalInt:
0x3280	0xB002    ADD	SP, SP, #8
0x3282	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_DisableGlobalInt
__Lib_USB_32F10x_CL_USB_OTG_CoreInit:
;usb_core.c, 323 :: 		
; pdev start address is: 0 (R0)
0x30B8	0xB084    SUB	SP, SP, #16
0x30BA	0xF8CDE000  STR	LR, [SP, #0]
0x30BE	0x4607    MOV	R7, R0
; pdev end address is: 0 (R0)
; pdev start address is: 28 (R7)
;usb_core.c, 325 :: 		
; status start address is: 32 (R8)
0x30C0	0xF2400800  MOVW	R8, #0
;usb_core.c, 330 :: 		
0x30C4	0x2100    MOVS	R1, #0
0x30C6	0x9101    STR	R1, [SP, #4]
;usb_core.c, 331 :: 		
0x30C8	0x2100    MOVS	R1, #0
0x30CA	0x9102    STR	R1, [SP, #8]
;usb_core.c, 332 :: 		
0x30CC	0x2100    MOVS	R1, #0
0x30CE	0x9103    STR	R1, [SP, #12]
;usb_core.c, 336 :: 		
0x30D0	0xF2070108  ADDW	R1, R7, #8
0x30D4	0x7809    LDRB	R1, [R1, #0]
0x30D6	0x2901    CMP	R1, #1
0x30D8	0xD15D    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInit63
;usb_core.c, 338 :: 		
0x30DA	0xF207010C  ADDW	R1, R7, #12
0x30DE	0x6809    LDR	R1, [R1, #0]
0x30E0	0x3138    ADDS	R1, #56
0x30E2	0x6809    LDR	R1, [R1, #0]
0x30E4	0x9102    STR	R1, [SP, #8]
;usb_core.c, 339 :: 		
0x30E6	0xF89D100A  LDRB	R1, [SP, #10]
0x30EA	0xF36F0100  BFC	R1, #0, #1
0x30EE	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 341 :: 		
0x30F2	0xF2070109  ADDW	R1, R7, #9
0x30F6	0x7809    LDRB	R1, [R1, #0]
0x30F8	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_CoreInit64
;usb_core.c, 343 :: 		
0x30FA	0xF89D100A  LDRB	R1, [SP, #10]
0x30FE	0xF0410110  ORR	R1, R1, #16
0x3102	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 344 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit64:
;usb_core.c, 345 :: 		
0x3106	0xF207010C  ADDW	R1, R7, #12
0x310A	0x6809    LDR	R1, [R1, #0]
0x310C	0xF2010238  ADDW	R2, R1, #56
0x3110	0x9902    LDR	R1, [SP, #8]
0x3112	0x6011    STR	R1, [R2, #0]
;usb_core.c, 348 :: 		
0x3114	0x2100    MOVS	R1, #0
0x3116	0x9101    STR	R1, [SP, #4]
;usb_core.c, 349 :: 		
0x3118	0xF207020C  ADDW	R2, R7, #12
0x311C	0x6811    LDR	R1, [R2, #0]
0x311E	0x310C    ADDS	R1, #12
0x3120	0x6809    LDR	R1, [R1, #0]
0x3122	0x9101    STR	R1, [SP, #4]
;usb_core.c, 351 :: 		
0x3124	0xF89D1004  LDRB	R1, [SP, #4]
0x3128	0xF36F1186  BFC	R1, #6, #1
0x312C	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 359 :: 		
0x3130	0xF89D1006  LDRB	R1, [SP, #6]
0x3134	0xF36F1186  BFC	R1, #6, #1
0x3138	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 361 :: 		
0x313C	0xF89D1006  LDRB	R1, [SP, #6]
0x3140	0xF36F0141  BFC	R1, #1, #1
0x3144	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 362 :: 		
0x3148	0xF89D1006  LDRB	R1, [SP, #6]
0x314C	0xF36F01C3  BFC	R1, #3, #1
0x3150	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 363 :: 		
0x3154	0x6811    LDR	R1, [R2, #0]
0x3156	0xF201020C  ADDW	R2, R1, #12
0x315A	0x9901    LDR	R1, [SP, #4]
0x315C	0x6011    STR	R1, [R2, #0]
;usb_core.c, 366 :: 		
0x315E	0x4638    MOV	R0, R7
0x3160	0xF7FEFA68  BL	__Lib_USB_32F10x_CL_USB_OTG_CoreReset+0
;usb_core.c, 368 :: 		
0x3164	0x1CF9    ADDS	R1, R7, #3
0x3166	0x7809    LDRB	R1, [R1, #0]
0x3168	0x2901    CMP	R1, #1
0x316A	0xD113    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInit65
;usb_core.c, 371 :: 		
0x316C	0x2205    MOVS	R2, #5
0x316E	0xF89D100C  LDRB	R1, [SP, #12]
0x3172	0xF3620144  BFI	R1, R2, #1, #4
0x3176	0xF88D100C  STRB	R1, [SP, #12]
;usb_core.c, 372 :: 		
0x317A	0xF89D100C  LDRB	R1, [SP, #12]
0x317E	0xF0410120  ORR	R1, R1, #32
0x3182	0xF88D100C  STRB	R1, [SP, #12]
;usb_core.c, 373 :: 		
0x3186	0xF207010C  ADDW	R1, R7, #12
0x318A	0x6809    LDR	R1, [R1, #0]
0x318C	0xF2010208  ADDW	R2, R1, #8
0x3190	0x9903    LDR	R1, [SP, #12]
0x3192	0x6011    STR	R1, [R2, #0]
;usb_core.c, 375 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit65:
;usb_core.c, 376 :: 		
0x3194	0xE03B    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInit66
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit63:
;usb_core.c, 380 :: 		
0x3196	0xF207020C  ADDW	R2, R7, #12
0x319A	0x6811    LDR	R1, [R2, #0]
0x319C	0x310C    ADDS	R1, #12
0x319E	0x6809    LDR	R1, [R1, #0]
0x31A0	0x9101    STR	R1, [SP, #4]
;usb_core.c, 381 :: 		
0x31A2	0xF89D1004  LDRB	R1, [SP, #4]
0x31A6	0xF0410140  ORR	R1, R1, #64
0x31AA	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 382 :: 		
0x31AE	0x6811    LDR	R1, [R2, #0]
0x31B0	0xF201020C  ADDW	R2, R1, #12
0x31B4	0x9901    LDR	R1, [SP, #4]
0x31B6	0x6011    STR	R1, [R2, #0]
;usb_core.c, 384 :: 		
0x31B8	0x4638    MOV	R0, R7
0x31BA	0xF7FEFA3B  BL	__Lib_USB_32F10x_CL_USB_OTG_CoreReset+0
;usb_core.c, 386 :: 		
0x31BE	0x2100    MOVS	R1, #0
0x31C0	0x9102    STR	R1, [SP, #8]
;usb_core.c, 387 :: 		
0x31C2	0xF89D100A  LDRB	R1, [SP, #10]
0x31C6	0xF0410101  ORR	R1, R1, #1
0x31CA	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 389 :: 		
0x31CE	0xF89D100A  LDRB	R1, [SP, #10]
0x31D2	0xF0410104  ORR	R1, R1, #4
0x31D6	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 390 :: 		
0x31DA	0xF89D100A  LDRB	R1, [SP, #10]
0x31DE	0xF0410108  ORR	R1, R1, #8
0x31E2	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 395 :: 		
0x31E6	0xF2070109  ADDW	R1, R7, #9
0x31EA	0x7809    LDRB	R1, [R1, #0]
0x31EC	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_CoreInit67
;usb_core.c, 397 :: 		
0x31EE	0xF89D100A  LDRB	R1, [SP, #10]
0x31F2	0xF0410110  ORR	R1, R1, #16
0x31F6	0xF88D100A  STRB	R1, [SP, #10]
;usb_core.c, 398 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit67:
;usb_core.c, 400 :: 		
0x31FA	0xF207010C  ADDW	R1, R7, #12
0x31FE	0x6809    LDR	R1, [R1, #0]
0x3200	0xF2010238  ADDW	R2, R1, #56
0x3204	0x9902    LDR	R1, [SP, #8]
0x3206	0x6011    STR	R1, [R2, #0]
;usb_core.c, 401 :: 		
0x3208	0x2014    MOVS	R0, #20
0x320A	0xF7FEFA8F  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay+0
;usb_core.c, 402 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit66:
;usb_core.c, 404 :: 		
0x320E	0x1CF9    ADDS	R1, R7, #3
0x3210	0x7809    LDRB	R1, [R1, #0]
0x3212	0x2901    CMP	R1, #1
0x3214	0xD117    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInit68
;usb_core.c, 407 :: 		
0x3216	0xF207030C  ADDW	R3, R7, #12
; pdev end address is: 28 (R7)
0x321A	0x6819    LDR	R1, [R3, #0]
0x321C	0x3108    ADDS	R1, #8
0x321E	0x6809    LDR	R1, [R1, #0]
0x3220	0x9103    STR	R1, [SP, #12]
;usb_core.c, 408 :: 		
0x3222	0x2205    MOVS	R2, #5
0x3224	0xF89D100C  LDRB	R1, [SP, #12]
0x3228	0xF3620144  BFI	R1, R2, #1, #4
0x322C	0xF88D100C  STRB	R1, [SP, #12]
;usb_core.c, 409 :: 		
0x3230	0xF89D100C  LDRB	R1, [SP, #12]
0x3234	0xF0410120  ORR	R1, R1, #32
0x3238	0xF88D100C  STRB	R1, [SP, #12]
;usb_core.c, 410 :: 		
0x323C	0x6819    LDR	R1, [R3, #0]
0x323E	0xF2010208  ADDW	R2, R1, #8
0x3242	0x9903    LDR	R1, [SP, #12]
0x3244	0x6011    STR	R1, [R2, #0]
;usb_core.c, 412 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInit68:
;usb_core.c, 421 :: 		
0x3246	0xFA5FF088  UXTB	R0, R8
; status end address is: 32 (R8)
;usb_core.c, 422 :: 		
L_end_USB_OTG_CoreInit:
0x324A	0xF8DDE000  LDR	LR, [SP, #0]
0x324E	0xB004    ADD	SP, SP, #16
0x3250	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_CoreInit
__Lib_USB_32F10x_CL_USB_OTG_CoreReset:
;usb_core.c, 123 :: 		
; pdev start address is: 0 (R0)
0x1634	0xB082    SUB	SP, SP, #8
0x1636	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 125 :: 		
; status start address is: 20 (R5)
0x163A	0x2500    MOVS	R5, #0
;usb_core.c, 127 :: 		
; count start address is: 24 (R6)
0x163C	0xF04F0600  MOV	R6, #0
;usb_core.c, 129 :: 		
0x1640	0x2100    MOVS	R1, #0
0x1642	0x9101    STR	R1, [SP, #4]
; pdev end address is: 0 (R0)
0x1644	0x4604    MOV	R4, R0
;usb_core.c, 131 :: 		
0x1646	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset36
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset549:
;usb_core.c, 140 :: 		
;usb_core.c, 131 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset36:
;usb_core.c, 133 :: 		
; count start address is: 24 (R6)
; status start address is: 20 (R5)
; status end address is: 20 (R5)
; pdev start address is: 16 (R4)
0x1648	0x2003    MOVS	R0, #3
0x164A	0xF7FEFDC5  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_core.c, 134 :: 		
0x164E	0xF204010C  ADDW	R1, R4, #12
0x1652	0x6809    LDR	R1, [R1, #0]
0x1654	0x3110    ADDS	R1, #16
0x1656	0x6809    LDR	R1, [R1, #0]
0x1658	0x9101    STR	R1, [SP, #4]
;usb_core.c, 135 :: 		
0x165A	0x1C72    ADDS	R2, R6, #1
0x165C	0x4616    MOV	R6, R2
; count end address is: 24 (R6)
0x165E	0x491B    LDR	R1, [PC, #108]
0x1660	0x428A    CMP	R2, R1
0x1662	0xD901    BLS	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset39
; status end address is: 20 (R5)
; pdev end address is: 16 (R4)
; count end address is: 24 (R6)
;usb_core.c, 137 :: 		
0x1664	0x2000    MOVS	R0, #0
0x1666	0xE02C    B	L_end_USB_OTG_CoreReset
;usb_core.c, 138 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset39:
;usb_core.c, 140 :: 		
; count start address is: 24 (R6)
; pdev start address is: 16 (R4)
; status start address is: 20 (R5)
0x1668	0xF89D2007  LDRB	R2, [SP, #7]
0x166C	0xF3C211C0  UBFX	R1, R2, #7, #1
0x1670	0x2900    CMP	R1, #0
0x1672	0xD0E9    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset549
; count end address is: 24 (R6)
;usb_core.c, 142 :: 		
; count start address is: 0 (R0)
0x1674	0x2000    MOVS	R0, #0
;usb_core.c, 143 :: 		
0x1676	0xF89D1004  LDRB	R1, [SP, #4]
0x167A	0xF0410101  ORR	R1, R1, #1
0x167E	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 144 :: 		
0x1682	0xF204010C  ADDW	R1, R4, #12
0x1686	0x6809    LDR	R1, [R1, #0]
0x1688	0xF2010210  ADDW	R2, R1, #16
0x168C	0x9901    LDR	R1, [SP, #4]
0x168E	0x6011    STR	R1, [R2, #0]
; status end address is: 20 (R5)
; pdev end address is: 16 (R4)
0x1690	0x4623    MOV	R3, R4
0x1692	0xB2EC    UXTB	R4, R5
;usb_core.c, 145 :: 		
0x1694	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset40
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset550:
;usb_core.c, 153 :: 		
;usb_core.c, 145 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset40:
;usb_core.c, 147 :: 		
; count start address is: 0 (R0)
; status start address is: 16 (R4)
; pdev start address is: 12 (R3)
; status start address is: 16 (R4)
; status end address is: 16 (R4)
0x1696	0xF203010C  ADDW	R1, R3, #12
0x169A	0x6809    LDR	R1, [R1, #0]
0x169C	0x3110    ADDS	R1, #16
0x169E	0x6809    LDR	R1, [R1, #0]
0x16A0	0x9101    STR	R1, [SP, #4]
;usb_core.c, 148 :: 		
0x16A2	0x1C42    ADDS	R2, R0, #1
0x16A4	0x4610    MOV	R0, R2
; count end address is: 0 (R0)
0x16A6	0x4909    LDR	R1, [PC, #36]
0x16A8	0x428A    CMP	R2, R1
0x16AA	0xD900    BLS	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset43
; pdev end address is: 12 (R3)
; status end address is: 16 (R4)
; count end address is: 0 (R0)
;usb_core.c, 150 :: 		
; status start address is: 16 (R4)
0x16AC	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset41
;usb_core.c, 151 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset43:
;usb_core.c, 153 :: 		
; count start address is: 0 (R0)
; pdev start address is: 12 (R3)
0x16AE	0xF89D2004  LDRB	R2, [SP, #4]
0x16B2	0xF3C20100  UBFX	R1, R2, #0, #1
0x16B6	0x2900    CMP	R1, #0
0x16B8	0xD1ED    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreReset550
; pdev end address is: 12 (R3)
; count end address is: 0 (R0)
L___Lib_USB_32F10x_CL_USB_OTG_CoreReset41:
;usb_core.c, 155 :: 		
0x16BA	0x2003    MOVS	R0, #3
0x16BC	0xF7FEFD8C  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_core.c, 156 :: 		
0x16C0	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 157 :: 		
L_end_USB_OTG_CoreReset:
0x16C2	0xF8DDE000  LDR	LR, [SP, #0]
0x16C6	0xB002    ADD	SP, SP, #8
0x16C8	0x4770    BX	LR
0x16CA	0xBF00    NOP
0x16CC	0x0D400003  	#200000
; end of __Lib_USB_32F10x_CL_USB_OTG_CoreReset
__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay:
;usb_bsp.c, 114 :: 		
; usec start address is: 0 (R0)
0x01D8	0xB081    SUB	SP, SP, #4
0x01DA	0x4603    MOV	R3, R0
; usec end address is: 0 (R0)
; usec start address is: 12 (R3)
;usb_bsp.c, 116 :: 		
; count start address is: 0 (R0)
0x01DC	0xF04F0000  MOV	R0, #0
;usb_bsp.c, 117 :: 		
0x01E0	0x2178    MOVS	R1, #120
0x01E2	0xFB01F203  MUL	R2, R1, R3
; usec end address is: 12 (R3)
0x01E6	0x2107    MOVS	R1, #7
0x01E8	0xFBB2F1F1  UDIV	R1, R2, R1
; utime start address is: 8 (R2)
0x01EC	0x460A    MOV	R2, R1
; count end address is: 0 (R0)
; utime end address is: 8 (R2)
0x01EE	0x9200    STR	R2, [SP, #0]
0x01F0	0x4602    MOV	R2, R0
0x01F2	0x9800    LDR	R0, [SP, #0]
;usb_bsp.c, 118 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay27:
;usb_bsp.c, 120 :: 		
; count start address is: 8 (R2)
; utime start address is: 0 (R0)
; count start address is: 8 (R2)
0x01F4	0x1C51    ADDS	R1, R2, #1
0x01F6	0x460A    MOV	R2, R1
; count end address is: 8 (R2)
0x01F8	0x4281    CMP	R1, R0
0x01FA	0xD900    BLS	L___Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay30
; utime end address is: 0 (R0)
; count end address is: 8 (R2)
;usb_bsp.c, 122 :: 		
0x01FC	0xE000    B	L_end_USB_OTG_BSP_uDelay
;usb_bsp.c, 123 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay30:
;usb_bsp.c, 125 :: 		
; count start address is: 8 (R2)
; utime start address is: 0 (R0)
; utime end address is: 0 (R0)
; count end address is: 8 (R2)
0x01FE	0xE7F9    B	L___Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay27
;usb_bsp.c, 126 :: 		
L_end_USB_OTG_BSP_uDelay:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay
__Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay:
;usb_bsp.c, 135 :: 		
; msec start address is: 0 (R0)
0x172C	0xB081    SUB	SP, SP, #4
0x172E	0xF8CDE000  STR	LR, [SP, #0]
; msec end address is: 0 (R0)
; msec start address is: 0 (R0)
;usb_bsp.c, 137 :: 		
0x1732	0xF24031E8  MOVW	R1, #1000
0x1736	0x4341    MULS	R1, R0, R1
; msec end address is: 0 (R0)
0x1738	0x4608    MOV	R0, R1
0x173A	0xF7FEFD4D  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_bsp.c, 138 :: 		
L_end_USB_OTG_BSP_mDelay:
0x173E	0xF8DDE000  LDR	LR, [SP, #0]
0x1742	0xB001    ADD	SP, SP, #4
0x1744	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay
__Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode:
;usb_core.c, 524 :: 		
; mode start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x3A2C	0xB082    SUB	SP, SP, #8
0x3A2E	0xF8CDE000  STR	LR, [SP, #0]
; mode end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; mode start address is: 4 (R1)
;usb_core.c, 526 :: 		
; status start address is: 16 (R4)
0x3A32	0x2400    MOVS	R4, #0
;usb_core.c, 529 :: 		
0x3A34	0xF200020C  ADDW	R2, R0, #12
0x3A38	0x6812    LDR	R2, [R2, #0]
0x3A3A	0x320C    ADDS	R2, #12
0x3A3C	0x6812    LDR	R2, [R2, #0]
0x3A3E	0x9201    STR	R2, [SP, #4]
;usb_core.c, 531 :: 		
0x3A40	0xF89D2007  LDRB	R2, [SP, #7]
0x3A44	0xF36F1245  BFC	R2, #5, #1
0x3A48	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 532 :: 		
0x3A4C	0xF89D2007  LDRB	R2, [SP, #7]
0x3A50	0xF36F1286  BFC	R2, #6, #1
0x3A54	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 534 :: 		
0x3A58	0x2901    CMP	R1, #1
0x3A5A	0xD106    BNE	L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode77
; mode end address is: 4 (R1)
;usb_core.c, 536 :: 		
0x3A5C	0xF89D2007  LDRB	R2, [SP, #7]
0x3A60	0xF0420220  ORR	R2, R2, #32
0x3A64	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 537 :: 		
0x3A68	0xE006    B	L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode78
L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode77:
;usb_core.c, 538 :: 		
; mode start address is: 4 (R1)
0x3A6A	0xB929    CBNZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode79
; mode end address is: 4 (R1)
;usb_core.c, 540 :: 		
0x3A6C	0xF89D2007  LDRB	R2, [SP, #7]
0x3A70	0xF0420240  ORR	R2, R2, #64
0x3A74	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 541 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode79:
L___Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode78:
;usb_core.c, 543 :: 		
0x3A78	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x3A7C	0x6812    LDR	R2, [R2, #0]
0x3A7E	0xF202030C  ADDW	R3, R2, #12
0x3A82	0x9A01    LDR	R2, [SP, #4]
0x3A84	0x601A    STR	R2, [R3, #0]
;usb_core.c, 544 :: 		
0x3A86	0x2032    MOVS	R0, #50
0x3A88	0xF7FDFE50  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay+0
;usb_core.c, 545 :: 		
0x3A8C	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 546 :: 		
L_end_USB_OTG_SetCurrentMode:
0x3A8E	0xF8DDE000  LDR	LR, [SP, #0]
0x3A92	0xB002    ADD	SP, SP, #8
0x3A94	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode
__Lib_USB_32F10x_CL_USB_OTG_CoreInitDev:
;usb_core.c, 1194 :: 		
; pdev start address is: 0 (R0)
0x3ACC	0xB088    SUB	SP, SP, #32
0x3ACE	0xF8CDE000  STR	LR, [SP, #0]
0x3AD2	0x4606    MOV	R6, R0
; pdev end address is: 0 (R0)
; pdev start address is: 24 (R6)
;usb_core.c, 1196 :: 		
; status start address is: 28 (R7)
0x3AD4	0x2700    MOVS	R7, #0
;usb_core.c, 1205 :: 		
0x3AD6	0x2100    MOVS	R1, #0
0x3AD8	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1206 :: 		
0x3ADA	0x2100    MOVS	R1, #0
0x3ADC	0x9103    STR	R1, [SP, #12]
;usb_core.c, 1207 :: 		
0x3ADE	0x2100    MOVS	R1, #0
0x3AE0	0x9104    STR	R1, [SP, #16]
;usb_core.c, 1208 :: 		
0x3AE2	0x2100    MOVS	R1, #0
0x3AE4	0x9105    STR	R1, [SP, #20]
;usb_core.c, 1209 :: 		
0x3AE6	0x2100    MOVS	R1, #0
0x3AE8	0x9106    STR	R1, [SP, #24]
;usb_core.c, 1212 :: 		
0x3AEA	0xF206010C  ADDW	R1, R6, #12
0x3AEE	0xF5017180  ADD	R1, R1, #256
0x3AF2	0x680A    LDR	R2, [R1, #0]
0x3AF4	0x2100    MOVS	R1, #0
0x3AF6	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1214 :: 		
0x3AF8	0xF206010C  ADDW	R1, R6, #12
0x3AFC	0x1D0B    ADDS	R3, R1, #4
0x3AFE	0x6819    LDR	R1, [R3, #0]
0x3B00	0x6809    LDR	R1, [R1, #0]
0x3B02	0x9103    STR	R1, [SP, #12]
;usb_core.c, 1215 :: 		
0x3B04	0x2200    MOVS	R2, #0
0x3B06	0xF8BD100C  LDRH	R1, [SP, #12]
0x3B0A	0xF36221CC  BFI	R1, R2, #11, #2
0x3B0E	0xF8AD100C  STRH	R1, [SP, #12]
;usb_core.c, 1216 :: 		
0x3B12	0x681A    LDR	R2, [R3, #0]
0x3B14	0x9903    LDR	R1, [SP, #12]
0x3B16	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1219 :: 		
0x3B18	0xF206010B  ADDW	R1, R6, #11
0x3B1C	0x7809    LDRB	R1, [R1, #0]
0x3B1E	0x2901    CMP	R1, #1
0x3B20	0xD174    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev80
;usb_core.c, 1223 :: 		
0x3B22	0x2103    MOVS	R1, #3
0x3B24	0x4630    MOV	R0, R6
0x3B26	0xF7FDFE85  BL	__Lib_USB_32F10x_CL_USB_OTG_InitDevSpeed+0
;usb_core.c, 1226 :: 		
0x3B2A	0xF206010C  ADDW	R1, R6, #12
0x3B2E	0x6809    LDR	R1, [R1, #0]
0x3B30	0xF2010224  ADDW	R2, R1, #36
0x3B34	0x2180    MOVS	R1, #128
0x3B36	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1229 :: 		
0x3B38	0x2240    MOVS	R2, #64
0x3B3A	0x9904    LDR	R1, [SP, #16]
0x3B3C	0xF362411F  BFI	R1, R2, #16, #16
0x3B40	0x9104    STR	R1, [SP, #16]
;usb_core.c, 1230 :: 		
0x3B42	0x2280    MOVS	R2, #128
0x3B44	0xF8BD1010  LDRH	R1, [SP, #16]
0x3B48	0xF362010F  BFI	R1, R2, #0, #16
0x3B4C	0xF8AD1010  STRH	R1, [SP, #16]
;usb_core.c, 1231 :: 		
0x3B50	0xF206010C  ADDW	R1, R6, #12
0x3B54	0x6809    LDR	R1, [R1, #0]
0x3B56	0xF2010228  ADDW	R2, R1, #40
0x3B5A	0x9904    LDR	R1, [SP, #16]
0x3B5C	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1235 :: 		
0x3B5E	0xF8BD1010  LDRH	R1, [SP, #16]
0x3B62	0xF3C1010F  UBFX	R1, R1, #0, #16
0x3B66	0xB28A    UXTH	R2, R1
0x3B68	0x9904    LDR	R1, [SP, #16]
0x3B6A	0xF3C1410F  UBFX	R1, R1, #16, #16
0x3B6E	0x1851    ADDS	R1, R2, R1
0x3B70	0xB28A    UXTH	R2, R1
0x3B72	0xF8BD1014  LDRH	R1, [SP, #20]
0x3B76	0xF362010F  BFI	R1, R2, #0, #16
0x3B7A	0xF8AD1014  STRH	R1, [SP, #20]
;usb_core.c, 1236 :: 		
0x3B7E	0x2280    MOVS	R2, #128
0x3B80	0x9905    LDR	R1, [SP, #20]
0x3B82	0xF362411F  BFI	R1, R2, #16, #16
0x3B86	0x9105    STR	R1, [SP, #20]
;usb_core.c, 1237 :: 		
0x3B88	0xF206010C  ADDW	R1, R6, #12
0x3B8C	0x6809    LDR	R1, [R1, #0]
0x3B8E	0xF5017282  ADD	R2, R1, #260
0x3B92	0x9905    LDR	R1, [SP, #20]
0x3B94	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1241 :: 		
0x3B96	0x9905    LDR	R1, [SP, #20]
0x3B98	0xF3C1410F  UBFX	R1, R1, #16, #16
0x3B9C	0x460A    MOV	R2, R1
0x3B9E	0xF8BD1014  LDRH	R1, [SP, #20]
0x3BA2	0xF3C1010F  UBFX	R1, R1, #0, #16
0x3BA6	0x1889    ADDS	R1, R1, R2
0x3BA8	0xB28A    UXTH	R2, R1
0x3BAA	0xF8BD1014  LDRH	R1, [SP, #20]
0x3BAE	0xF362010F  BFI	R1, R2, #0, #16
0x3BB2	0xF8AD1014  STRH	R1, [SP, #20]
;usb_core.c, 1242 :: 		
0x3BB6	0x2200    MOVS	R2, #0
0x3BB8	0x9905    LDR	R1, [SP, #20]
0x3BBA	0xF362411F  BFI	R1, R2, #16, #16
0x3BBE	0x9105    STR	R1, [SP, #20]
;usb_core.c, 1243 :: 		
0x3BC0	0xF206010C  ADDW	R1, R6, #12
0x3BC4	0x6809    LDR	R1, [R1, #0]
0x3BC6	0xF5017182  ADD	R1, R1, #260
0x3BCA	0x1D0A    ADDS	R2, R1, #4
0x3BCC	0x9905    LDR	R1, [SP, #20]
0x3BCE	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1247 :: 		
0x3BD0	0x9905    LDR	R1, [SP, #20]
0x3BD2	0xF3C1410F  UBFX	R1, R1, #16, #16
0x3BD6	0x460A    MOV	R2, R1
0x3BD8	0xF8BD1014  LDRH	R1, [SP, #20]
0x3BDC	0xF3C1010F  UBFX	R1, R1, #0, #16
0x3BE0	0x1889    ADDS	R1, R1, R2
0x3BE2	0xB28A    UXTH	R2, R1
0x3BE4	0xF8BD1014  LDRH	R1, [SP, #20]
0x3BE8	0xF362010F  BFI	R1, R2, #0, #16
0x3BEC	0xF8AD1014  STRH	R1, [SP, #20]
;usb_core.c, 1248 :: 		
0x3BF0	0x2200    MOVS	R2, #0
0x3BF2	0x9905    LDR	R1, [SP, #20]
0x3BF4	0xF362411F  BFI	R1, R2, #16, #16
0x3BF8	0x9105    STR	R1, [SP, #20]
;usb_core.c, 1249 :: 		
0x3BFA	0xF206010C  ADDW	R1, R6, #12
0x3BFE	0x6809    LDR	R1, [R1, #0]
0x3C00	0xF5017182  ADD	R1, R1, #260
0x3C04	0xF2010208  ADDW	R2, R1, #8
0x3C08	0x9905    LDR	R1, [SP, #20]
0x3C0A	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1250 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev80:
;usb_core.c, 1306 :: 		
0x3C0C	0x2110    MOVS	R1, #16
0x3C0E	0x4630    MOV	R0, R6
0x3C10	0xF7FCFD90  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo+0
;usb_core.c, 1307 :: 		
0x3C14	0x4630    MOV	R0, R6
0x3C16	0xF7FCFD5B  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo+0
;usb_core.c, 1309 :: 		
0x3C1A	0xF206010C  ADDW	R1, R6, #12
0x3C1E	0x1D09    ADDS	R1, R1, #4
0x3C20	0x6809    LDR	R1, [R1, #0]
0x3C22	0xF2010210  ADDW	R2, R1, #16
0x3C26	0x2100    MOVS	R1, #0
0x3C28	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1310 :: 		
0x3C2A	0xF206010C  ADDW	R1, R6, #12
0x3C2E	0x1D09    ADDS	R1, R1, #4
0x3C30	0x6809    LDR	R1, [R1, #0]
0x3C32	0xF2010214  ADDW	R2, R1, #20
0x3C36	0x2100    MOVS	R1, #0
0x3C38	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1311 :: 		
0x3C3A	0xF206010C  ADDW	R1, R6, #12
0x3C3E	0x1D09    ADDS	R1, R1, #4
0x3C40	0x6809    LDR	R1, [R1, #0]
0x3C42	0xF2010218  ADDW	R2, R1, #24
0x3C46	0xF04F31FF  MOV	R1, #-1
0x3C4A	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1312 :: 		
0x3C4C	0xF206010C  ADDW	R1, R6, #12
0x3C50	0x1D09    ADDS	R1, R1, #4
0x3C52	0x6809    LDR	R1, [R1, #0]
0x3C54	0xF201021C  ADDW	R2, R1, #28
0x3C58	0x2100    MOVS	R1, #0
0x3C5A	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1314 :: 		
; i start address is: 16 (R4)
0x3C5C	0x2400    MOVS	R4, #0
; pdev end address is: 24 (R6)
; status end address is: 28 (R7)
; i end address is: 16 (R4)
0x3C5E	0x4633    MOV	R3, R6
0x3C60	0xB2F8    UXTB	R0, R7
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev81:
; i start address is: 16 (R4)
; status start address is: 0 (R0)
; pdev start address is: 12 (R3)
0x3C62	0x1C59    ADDS	R1, R3, #1
0x3C64	0x7809    LDRB	R1, [R1, #0]
0x3C66	0x428C    CMP	R4, R1
0x3C68	0xD23F    BCS	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev82
;usb_core.c, 1316 :: 		
0x3C6A	0xF203010C  ADDW	R1, R3, #12
0x3C6E	0xF201020C  ADDW	R2, R1, #12
0x3C72	0x00A1    LSLS	R1, R4, #2
0x3C74	0x1851    ADDS	R1, R2, R1
0x3C76	0x6809    LDR	R1, [R1, #0]
0x3C78	0x6809    LDR	R1, [R1, #0]
0x3C7A	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1317 :: 		
0x3C7C	0xF89D200B  LDRB	R2, [SP, #11]
0x3C80	0xF3C211C0  UBFX	R1, R2, #7, #1
0x3C84	0xB171    CBZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev84
;usb_core.c, 1319 :: 		
0x3C86	0x2100    MOVS	R1, #0
0x3C88	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1320 :: 		
0x3C8A	0xF89D100B  LDRB	R1, [SP, #11]
0x3C8E	0xF0410140  ORR	R1, R1, #64
0x3C92	0xF88D100B  STRB	R1, [SP, #11]
;usb_core.c, 1321 :: 		
0x3C96	0xF89D100B  LDRB	R1, [SP, #11]
0x3C9A	0xF0410108  ORR	R1, R1, #8
0x3C9E	0xF88D100B  STRB	R1, [SP, #11]
;usb_core.c, 1322 :: 		
0x3CA2	0xE001    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev85
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev84:
;usb_core.c, 1325 :: 		
0x3CA4	0x2100    MOVS	R1, #0
0x3CA6	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1326 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev85:
;usb_core.c, 1327 :: 		
0x3CA8	0xF203010C  ADDW	R1, R3, #12
0x3CAC	0xF201020C  ADDW	R2, R1, #12
0x3CB0	0x00A1    LSLS	R1, R4, #2
0x3CB2	0x1851    ADDS	R1, R2, R1
0x3CB4	0x680A    LDR	R2, [R1, #0]
0x3CB6	0x9902    LDR	R1, [SP, #8]
0x3CB8	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1328 :: 		
0x3CBA	0xF203010C  ADDW	R1, R3, #12
0x3CBE	0xF201020C  ADDW	R2, R1, #12
0x3CC2	0x00A1    LSLS	R1, R4, #2
0x3CC4	0x1851    ADDS	R1, R2, R1
0x3CC6	0x6809    LDR	R1, [R1, #0]
0x3CC8	0xF2010210  ADDW	R2, R1, #16
0x3CCC	0x2100    MOVS	R1, #0
0x3CCE	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1329 :: 		
0x3CD0	0xF203010C  ADDW	R1, R3, #12
0x3CD4	0xF201020C  ADDW	R2, R1, #12
0x3CD8	0x00A1    LSLS	R1, R4, #2
0x3CDA	0x1851    ADDS	R1, R2, R1
0x3CDC	0x6809    LDR	R1, [R1, #0]
0x3CDE	0xF2010208  ADDW	R2, R1, #8
0x3CE2	0x21FF    MOVS	R1, #255
0x3CE4	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1314 :: 		
0x3CE6	0x1C64    ADDS	R4, R4, #1
;usb_core.c, 1330 :: 		
; i end address is: 16 (R4)
0x3CE8	0xE7BB    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev81
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev82:
;usb_core.c, 1331 :: 		
; i start address is: 4 (R1)
0x3CEA	0x2100    MOVS	R1, #0
; status end address is: 0 (R0)
; pdev end address is: 12 (R3)
; i end address is: 4 (R1)
0x3CEC	0xB2C6    UXTB	R6, R0
0x3CEE	0x4608    MOV	R0, R1
0x3CF0	0x461D    MOV	R5, R3
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev86:
; i start address is: 0 (R0)
; pdev start address is: 20 (R5)
; status start address is: 24 (R6)
0x3CF2	0x1C69    ADDS	R1, R5, #1
0x3CF4	0x7809    LDRB	R1, [R1, #0]
0x3CF6	0x4288    CMP	R0, R1
0x3CF8	0xD23F    BCS	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev87
;usb_core.c, 1334 :: 		
0x3CFA	0xF205010C  ADDW	R1, R5, #12
0x3CFE	0xF2010248  ADDW	R2, R1, #72
0x3D02	0x0081    LSLS	R1, R0, #2
0x3D04	0x1851    ADDS	R1, R2, R1
0x3D06	0x6809    LDR	R1, [R1, #0]
0x3D08	0x6809    LDR	R1, [R1, #0]
0x3D0A	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1335 :: 		
0x3D0C	0xF89D2007  LDRB	R2, [SP, #7]
0x3D10	0xF3C211C0  UBFX	R1, R2, #7, #1
0x3D14	0xB171    CBZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev89
;usb_core.c, 1337 :: 		
0x3D16	0x2100    MOVS	R1, #0
0x3D18	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1338 :: 		
0x3D1A	0xF89D1007  LDRB	R1, [SP, #7]
0x3D1E	0xF0410140  ORR	R1, R1, #64
0x3D22	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 1339 :: 		
0x3D26	0xF89D1007  LDRB	R1, [SP, #7]
0x3D2A	0xF0410108  ORR	R1, R1, #8
0x3D2E	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 1340 :: 		
0x3D32	0xE001    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev90
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev89:
;usb_core.c, 1343 :: 		
0x3D34	0x2100    MOVS	R1, #0
0x3D36	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1344 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev90:
;usb_core.c, 1345 :: 		
0x3D38	0xF205010C  ADDW	R1, R5, #12
0x3D3C	0xF2010248  ADDW	R2, R1, #72
0x3D40	0x0081    LSLS	R1, R0, #2
0x3D42	0x1851    ADDS	R1, R2, R1
0x3D44	0x680A    LDR	R2, [R1, #0]
0x3D46	0x9901    LDR	R1, [SP, #4]
0x3D48	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1346 :: 		
0x3D4A	0xF205010C  ADDW	R1, R5, #12
0x3D4E	0xF2010248  ADDW	R2, R1, #72
0x3D52	0x0081    LSLS	R1, R0, #2
0x3D54	0x1851    ADDS	R1, R2, R1
0x3D56	0x6809    LDR	R1, [R1, #0]
0x3D58	0xF2010210  ADDW	R2, R1, #16
0x3D5C	0x2100    MOVS	R1, #0
0x3D5E	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1347 :: 		
0x3D60	0xF205010C  ADDW	R1, R5, #12
0x3D64	0xF2010248  ADDW	R2, R1, #72
0x3D68	0x0081    LSLS	R1, R0, #2
0x3D6A	0x1851    ADDS	R1, R2, R1
0x3D6C	0x6809    LDR	R1, [R1, #0]
0x3D6E	0xF2010208  ADDW	R2, R1, #8
0x3D72	0x21FF    MOVS	R1, #255
0x3D74	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1331 :: 		
0x3D76	0x1C40    ADDS	R0, R0, #1
;usb_core.c, 1348 :: 		
; i end address is: 0 (R0)
0x3D78	0xE7BB    B	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev86
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev87:
;usb_core.c, 1349 :: 		
0x3D7A	0x2100    MOVS	R1, #0
0x3D7C	0x9106    STR	R1, [SP, #24]
;usb_core.c, 1350 :: 		
0x3D7E	0xF89D1019  LDRB	R1, [SP, #25]
0x3D82	0xF0410101  ORR	R1, R1, #1
0x3D86	0xF88D1019  STRB	R1, [SP, #25]
;usb_core.c, 1351 :: 		
0x3D8A	0xF205010C  ADDW	R1, R5, #12
0x3D8E	0x1D09    ADDS	R1, R1, #4
0x3D90	0x6809    LDR	R1, [R1, #0]
0x3D92	0xF2010310  ADDW	R3, R1, #16
0x3D96	0x681A    LDR	R2, [R3, #0]
0x3D98	0x9906    LDR	R1, [SP, #24]
0x3D9A	0x43C9    MVN	R1, R1
0x3D9C	0x400A    ANDS	R2, R1
0x3D9E	0x9906    LDR	R1, [SP, #24]
0x3DA0	0xEA420101  ORR	R1, R2, R1, LSL #0
0x3DA4	0x6019    STR	R1, [R3, #0]
;usb_core.c, 1353 :: 		
0x3DA6	0x1CE9    ADDS	R1, R5, #3
0x3DA8	0x7809    LDRB	R1, [R1, #0]
0x3DAA	0x2901    CMP	R1, #1
0x3DAC	0xD127    BNE	L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev91
;usb_core.c, 1355 :: 		
0x3DAE	0x2100    MOVS	R1, #0
0x3DB0	0x9107    STR	R1, [SP, #28]
;usb_core.c, 1356 :: 		
0x3DB2	0xF89D101C  LDRB	R1, [SP, #28]
0x3DB6	0xF0410101  ORR	R1, R1, #1
0x3DBA	0xF88D101C  STRB	R1, [SP, #28]
;usb_core.c, 1357 :: 		
0x3DBE	0xF89D101C  LDRB	R1, [SP, #28]
0x3DC2	0xF0410102  ORR	R1, R1, #2
0x3DC6	0xF88D101C  STRB	R1, [SP, #28]
;usb_core.c, 1358 :: 		
0x3DCA	0x2240    MOVS	R2, #64
0x3DCC	0xF8BD101C  LDRH	R1, [SP, #28]
0x3DD0	0xF362018A  BFI	R1, R2, #2, #9
0x3DD4	0xF8AD101C  STRH	R1, [SP, #28]
;usb_core.c, 1359 :: 		
0x3DD8	0xF89D101E  LDRB	R1, [SP, #30]
0x3DDC	0xF0410101  ORR	R1, R1, #1
0x3DE0	0xF88D101E  STRB	R1, [SP, #30]
;usb_core.c, 1360 :: 		
0x3DE4	0x2240    MOVS	R2, #64
0x3DE6	0x9907    LDR	R1, [SP, #28]
0x3DE8	0xF3624159  BFI	R1, R2, #17, #9
0x3DEC	0x9107    STR	R1, [SP, #28]
;usb_core.c, 1361 :: 		
0x3DEE	0xF205010C  ADDW	R1, R5, #12
0x3DF2	0x1D09    ADDS	R1, R1, #4
0x3DF4	0x6809    LDR	R1, [R1, #0]
0x3DF6	0xF2010230  ADDW	R2, R1, #48
0x3DFA	0x9907    LDR	R1, [SP, #28]
0x3DFC	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1362 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_CoreInitDev91:
;usb_core.c, 1363 :: 		
0x3DFE	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x3E00	0xF7FDF9BC  BL	__Lib_USB_32F10x_CL_USB_OTG_EnableDevInt+0
;usb_core.c, 1364 :: 		
0x3E04	0xB2F0    UXTB	R0, R6
; status end address is: 24 (R6)
;usb_core.c, 1365 :: 		
L_end_USB_OTG_CoreInitDev:
0x3E06	0xF8DDE000  LDR	LR, [SP, #0]
0x3E0A	0xB008    ADD	SP, SP, #32
0x3E0C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_CoreInitDev
__Lib_USB_32F10x_CL_USB_OTG_InitDevSpeed:
;usb_core.c, 1178 :: 		
; speed start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1834	0xB082    SUB	SP, SP, #8
; speed end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; speed start address is: 4 (R1)
;usb_core.c, 1182 :: 		
0x1836	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x183A	0x1D14    ADDS	R4, R2, #4
0x183C	0x6822    LDR	R2, [R4, #0]
0x183E	0x6812    LDR	R2, [R2, #0]
0x1840	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1183 :: 		
0x1842	0xB2CB    UXTB	R3, R1
; speed end address is: 4 (R1)
0x1844	0xF89D2004  LDRB	R2, [SP, #4]
0x1848	0xF3630201  BFI	R2, R3, #0, #2
0x184C	0xF88D2004  STRB	R2, [SP, #4]
;usb_core.c, 1184 :: 		
0x1850	0x6823    LDR	R3, [R4, #0]
0x1852	0x9A01    LDR	R2, [SP, #4]
0x1854	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1185 :: 		
L_end_USB_OTG_InitDevSpeed:
0x1856	0xB002    ADD	SP, SP, #8
0x1858	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_InitDevSpeed
__Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo:
;usb_core.c, 464 :: 		
; num start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0734	0xB082    SUB	SP, SP, #8
0x0736	0xF8CDE000  STR	LR, [SP, #0]
0x073A	0x460D    MOV	R5, R1
; num end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; num start address is: 20 (R5)
;usb_core.c, 466 :: 		
; status start address is: 16 (R4)
0x073C	0x2400    MOVS	R4, #0
;usb_core.c, 469 :: 		
; count start address is: 4 (R1)
0x073E	0xF04F0100  MOV	R1, #0
;usb_core.c, 470 :: 		
0x0742	0x2200    MOVS	R2, #0
0x0744	0x9201    STR	R2, [SP, #4]
;usb_core.c, 471 :: 		
0x0746	0xF89D2004  LDRB	R2, [SP, #4]
0x074A	0xF0420220  ORR	R2, R2, #32
0x074E	0xF88D2004  STRB	R2, [SP, #4]
;usb_core.c, 472 :: 		
0x0752	0xB2AB    UXTH	R3, R5
; num end address is: 20 (R5)
0x0754	0xF8BD2004  LDRH	R2, [SP, #4]
0x0758	0xF363128A  BFI	R2, R3, #6, #5
0x075C	0xF8AD2004  STRH	R2, [SP, #4]
;usb_core.c, 473 :: 		
0x0760	0xF200020C  ADDW	R2, R0, #12
0x0764	0x6812    LDR	R2, [R2, #0]
0x0766	0xF2020310  ADDW	R3, R2, #16
0x076A	0x9A01    LDR	R2, [SP, #4]
0x076C	0x601A    STR	R2, [R3, #0]
; pdev end address is: 0 (R0)
;usb_core.c, 474 :: 		
0x076E	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo69
L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo553:
;usb_core.c, 482 :: 		
;usb_core.c, 474 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo69:
;usb_core.c, 476 :: 		
; count start address is: 4 (R1)
; status start address is: 16 (R4)
; status end address is: 16 (R4)
; pdev start address is: 0 (R0)
0x0770	0xF200020C  ADDW	R2, R0, #12
0x0774	0x6812    LDR	R2, [R2, #0]
0x0776	0x3210    ADDS	R2, #16
0x0778	0x6812    LDR	R2, [R2, #0]
0x077A	0x9201    STR	R2, [SP, #4]
;usb_core.c, 477 :: 		
0x077C	0x1C4B    ADDS	R3, R1, #1
0x077E	0x4619    MOV	R1, R3
; count end address is: 4 (R1)
0x0780	0x4A08    LDR	R2, [PC, #32]
0x0782	0x4293    CMP	R3, R2
0x0784	0xD900    BLS	L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo72
; status end address is: 16 (R4)
; pdev end address is: 0 (R0)
; count end address is: 4 (R1)
;usb_core.c, 479 :: 		
; status start address is: 16 (R4)
0x0786	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo70
;usb_core.c, 480 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo72:
;usb_core.c, 482 :: 		
; count start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0788	0xF89D3004  LDRB	R3, [SP, #4]
0x078C	0xF3C31240  UBFX	R2, R3, #5, #1
0x0790	0x2A00    CMP	R2, #0
0x0792	0xD1ED    BNE	L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo553
; pdev end address is: 0 (R0)
; count end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo70:
;usb_core.c, 484 :: 		
0x0794	0x2003    MOVS	R0, #3
0x0796	0xF7FFFD1F  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_core.c, 485 :: 		
0x079A	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 486 :: 		
L_end_USB_OTG_FlushTxFifo:
0x079C	0xF8DDE000  LDR	LR, [SP, #0]
0x07A0	0xB002    ADD	SP, SP, #8
0x07A2	0x4770    BX	LR
0x07A4	0x0D400003  	#200000
; end of __Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo
__Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo:
;usb_core.c, 494 :: 		
; pdev start address is: 0 (R0)
0x06D0	0xB082    SUB	SP, SP, #8
0x06D2	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 496 :: 		
; status start address is: 16 (R4)
0x06D6	0x2400    MOVS	R4, #0
;usb_core.c, 498 :: 		
; count start address is: 12 (R3)
0x06D8	0xF04F0300  MOV	R3, #0
;usb_core.c, 500 :: 		
0x06DC	0x2100    MOVS	R1, #0
0x06DE	0x9101    STR	R1, [SP, #4]
;usb_core.c, 501 :: 		
0x06E0	0xF89D1004  LDRB	R1, [SP, #4]
0x06E4	0xF0410110  ORR	R1, R1, #16
0x06E8	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 502 :: 		
0x06EC	0xF200010C  ADDW	R1, R0, #12
0x06F0	0x6809    LDR	R1, [R1, #0]
0x06F2	0xF2010210  ADDW	R2, R1, #16
0x06F6	0x9901    LDR	R1, [SP, #4]
0x06F8	0x6011    STR	R1, [R2, #0]
; pdev end address is: 0 (R0)
;usb_core.c, 503 :: 		
0x06FA	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo73
L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo554:
;usb_core.c, 511 :: 		
;usb_core.c, 503 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo73:
;usb_core.c, 505 :: 		
; count start address is: 12 (R3)
; status start address is: 16 (R4)
; status end address is: 16 (R4)
; pdev start address is: 0 (R0)
0x06FC	0xF200010C  ADDW	R1, R0, #12
0x0700	0x6809    LDR	R1, [R1, #0]
0x0702	0x3110    ADDS	R1, #16
0x0704	0x6809    LDR	R1, [R1, #0]
0x0706	0x9101    STR	R1, [SP, #4]
;usb_core.c, 506 :: 		
0x0708	0x1C5A    ADDS	R2, R3, #1
0x070A	0x4613    MOV	R3, R2
; count end address is: 12 (R3)
0x070C	0x4908    LDR	R1, [PC, #32]
0x070E	0x428A    CMP	R2, R1
0x0710	0xD900    BLS	L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo76
; status end address is: 16 (R4)
; pdev end address is: 0 (R0)
; count end address is: 12 (R3)
;usb_core.c, 508 :: 		
; status start address is: 16 (R4)
0x0712	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo74
;usb_core.c, 509 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo76:
;usb_core.c, 511 :: 		
; count start address is: 12 (R3)
; pdev start address is: 0 (R0)
0x0714	0xF89D2004  LDRB	R2, [SP, #4]
0x0718	0xF3C21100  UBFX	R1, R2, #4, #1
0x071C	0x2900    CMP	R1, #0
0x071E	0xD1ED    BNE	L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo554
; pdev end address is: 0 (R0)
; count end address is: 12 (R3)
L___Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo74:
;usb_core.c, 513 :: 		
0x0720	0x2003    MOVS	R0, #3
0x0722	0xF7FFFD59  BL	__Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay+0
;usb_core.c, 514 :: 		
0x0726	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 515 :: 		
L_end_USB_OTG_FlushRxFifo:
0x0728	0xF8DDE000  LDR	LR, [SP, #0]
0x072C	0xB002    ADD	SP, SP, #8
0x072E	0x4770    BX	LR
0x0730	0x0D400003  	#200000
; end of __Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo
__Lib_USB_32F10x_CL_USB_OTG_EnableDevInt:
;usb_core.c, 1373 :: 		
; pdev start address is: 0 (R0)
0x117C	0xB082    SUB	SP, SP, #8
0x117E	0xF8CDE000  STR	LR, [SP, #0]
0x1182	0x4603    MOV	R3, R0
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
;usb_core.c, 1375 :: 		
; status start address is: 16 (R4)
0x1184	0x2400    MOVS	R4, #0
;usb_core.c, 1378 :: 		
0x1186	0x2100    MOVS	R1, #0
0x1188	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1381 :: 		
0x118A	0xF203010C  ADDW	R1, R3, #12
0x118E	0x6809    LDR	R1, [R1, #0]
0x1190	0xF2010218  ADDW	R2, R1, #24
0x1194	0x2100    MOVS	R1, #0
0x1196	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1383 :: 		
0x1198	0xF203010C  ADDW	R1, R3, #12
0x119C	0x6809    LDR	R1, [R1, #0]
0x119E	0xF2010214  ADDW	R2, R1, #20
0x11A2	0xF06F4180  MVN	R1, #1073741824
0x11A6	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1385 :: 		
0x11A8	0x4618    MOV	R0, R3
0x11AA	0xF7FFF8BF  BL	__Lib_USB_32F10x_CL_USB_OTG_EnableCommonInt+0
;usb_core.c, 1387 :: 		
0x11AE	0x1CD9    ADDS	R1, R3, #3
0x11B0	0x7809    LDRB	R1, [R1, #0]
0x11B2	0xB929    CBNZ	R1, L___Lib_USB_32F10x_CL_USB_OTG_EnableDevInt92
;usb_core.c, 1389 :: 		
0x11B4	0xF89D1004  LDRB	R1, [SP, #4]
0x11B8	0xF0410110  ORR	R1, R1, #16
0x11BC	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 1390 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EnableDevInt92:
;usb_core.c, 1393 :: 		
0x11C0	0xF89D1005  LDRB	R1, [SP, #5]
0x11C4	0xF0410108  ORR	R1, R1, #8
0x11C8	0xF88D1005  STRB	R1, [SP, #5]
;usb_core.c, 1394 :: 		
0x11CC	0xF89D1005  LDRB	R1, [SP, #5]
0x11D0	0xF0410110  ORR	R1, R1, #16
0x11D4	0xF88D1005  STRB	R1, [SP, #5]
;usb_core.c, 1395 :: 		
0x11D8	0xF89D1005  LDRB	R1, [SP, #5]
0x11DC	0xF0410120  ORR	R1, R1, #32
0x11E0	0xF88D1005  STRB	R1, [SP, #5]
;usb_core.c, 1396 :: 		
0x11E4	0xF89D1006  LDRB	R1, [SP, #6]
0x11E8	0xF0410104  ORR	R1, R1, #4
0x11EC	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 1397 :: 		
0x11F0	0xF89D1006  LDRB	R1, [SP, #6]
0x11F4	0xF0410108  ORR	R1, R1, #8
0x11F8	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 1398 :: 		
0x11FC	0xF89D1004  LDRB	R1, [SP, #4]
0x1200	0xF0410108  ORR	R1, R1, #8
0x1204	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 1400 :: 		
0x1208	0xF89D1006  LDRB	R1, [SP, #6]
0x120C	0xF0410110  ORR	R1, R1, #16
0x1210	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 1401 :: 		
0x1214	0xF89D1006  LDRB	R1, [SP, #6]
0x1218	0xF0410120  ORR	R1, R1, #32
0x121C	0xF88D1006  STRB	R1, [SP, #6]
;usb_core.c, 1403 :: 		
0x1220	0xF89D1007  LDRB	R1, [SP, #7]
0x1224	0xF0410140  ORR	R1, R1, #64
0x1228	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 1404 :: 		
0x122C	0xF89D1004  LDRB	R1, [SP, #4]
0x1230	0xF0410104  ORR	R1, R1, #4
0x1234	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 1406 :: 		
0x1238	0xF203010C  ADDW	R1, R3, #12
; pdev end address is: 12 (R3)
0x123C	0x6809    LDR	R1, [R1, #0]
0x123E	0xF2010318  ADDW	R3, R1, #24
0x1242	0x681A    LDR	R2, [R3, #0]
0x1244	0x9901    LDR	R1, [SP, #4]
0x1246	0x43C9    MVN	R1, R1
0x1248	0x400A    ANDS	R2, R1
0x124A	0x9901    LDR	R1, [SP, #4]
0x124C	0xEA420101  ORR	R1, R2, R1, LSL #0
0x1250	0x6019    STR	R1, [R3, #0]
;usb_core.c, 1407 :: 		
0x1252	0xB2E0    UXTB	R0, R4
; status end address is: 16 (R4)
;usb_core.c, 1408 :: 		
L_end_USB_OTG_EnableDevInt:
0x1254	0xF8DDE000  LDR	LR, [SP, #0]
0x1258	0xB002    ADD	SP, SP, #8
0x125A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EnableDevInt
__Lib_USB_32F10x_CL_USB_OTG_EnableCommonInt:
;usb_core.c, 95 :: 		
; pdev start address is: 0 (R0)
0x032C	0xB082    SUB	SP, SP, #8
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 99 :: 		
0x032E	0x2100    MOVS	R1, #0
0x0330	0x9101    STR	R1, [SP, #4]
;usb_core.c, 102 :: 		
0x0332	0xF200010C  ADDW	R1, R0, #12
0x0336	0x6809    LDR	R1, [R1, #0]
0x0338	0x1D0A    ADDS	R2, R1, #4
0x033A	0xF04F31FF  MOV	R1, #-1
0x033E	0x6011    STR	R1, [R2, #0]
;usb_core.c, 105 :: 		
0x0340	0xF200010C  ADDW	R1, R0, #12
0x0344	0x6809    LDR	R1, [R1, #0]
0x0346	0xF2010214  ADDW	R2, R1, #20
0x034A	0xF06F4180  MVN	R1, #1073741824
0x034E	0x6011    STR	R1, [R2, #0]
;usb_core.c, 107 :: 		
0x0350	0xF89D1007  LDRB	R1, [SP, #7]
0x0354	0xF0410180  ORR	R1, R1, #128
0x0358	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 108 :: 		
0x035C	0xF89D1005  LDRB	R1, [SP, #5]
0x0360	0xF0410108  ORR	R1, R1, #8
0x0364	0xF88D1005  STRB	R1, [SP, #5]
;usb_core.c, 115 :: 		
0x0368	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x036C	0x6809    LDR	R1, [R1, #0]
0x036E	0xF2010218  ADDW	R2, R1, #24
0x0372	0x9901    LDR	R1, [SP, #4]
0x0374	0x6011    STR	R1, [R2, #0]
;usb_core.c, 116 :: 		
L_end_USB_OTG_EnableCommonInt:
0x0376	0xB002    ADD	SP, SP, #8
0x0378	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EnableCommonInt
__Lib_USB_32F10x_CL_USB_OTG_EnableGlobalInt:
;usb_core.c, 429 :: 		
; pdev start address is: 0 (R0)
0x39A4	0xB082    SUB	SP, SP, #8
0x39A6	0x4602    MOV	R2, R0
; pdev end address is: 0 (R0)
; pdev start address is: 8 (R2)
;usb_core.c, 431 :: 		
; status start address is: 0 (R0)
0x39A8	0x2000    MOVS	R0, #0
;usb_core.c, 434 :: 		
0x39AA	0x2100    MOVS	R1, #0
0x39AC	0x9101    STR	R1, [SP, #4]
;usb_core.c, 435 :: 		
0x39AE	0xF89D1004  LDRB	R1, [SP, #4]
0x39B2	0xF0410101  ORR	R1, R1, #1
0x39B6	0xF88D1004  STRB	R1, [SP, #4]
;usb_core.c, 436 :: 		
0x39BA	0xF202010C  ADDW	R1, R2, #12
; pdev end address is: 8 (R2)
0x39BE	0x6809    LDR	R1, [R1, #0]
0x39C0	0xF2010308  ADDW	R3, R1, #8
0x39C4	0x6819    LDR	R1, [R3, #0]
0x39C6	0xF00132FF  AND	R2, R1, #-1
0x39CA	0x9901    LDR	R1, [SP, #4]
0x39CC	0xEA420101  ORR	R1, R2, R1, LSL #0
0x39D0	0x6019    STR	R1, [R3, #0]
;usb_core.c, 437 :: 		
; status end address is: 0 (R0)
;usb_core.c, 438 :: 		
L_end_USB_OTG_EnableGlobalInt:
0x39D2	0xB002    ADD	SP, SP, #8
0x39D4	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EnableGlobalInt
__Lib_USB_32F10x_CL_USB_OTG_BSP_EnableInterrupt:
;usb_bsp.c, 105 :: 		
0x5220	0xB081    SUB	SP, SP, #4
;usb_bsp.c, 107 :: 		
L_end_USB_OTG_BSP_EnableInterrupt:
0x5222	0xB001    ADD	SP, SP, #4
0x5224	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_BSP_EnableInterrupt
_USB_Polling_Proc:
;__Lib_USB_32F10x_CL.c, 230 :: 		
0x6EB0	0xB083    SUB	SP, SP, #12
0x6EB2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_USB_32F10x_CL.c, 232 :: 		
;__Lib_USB_32F10x_CL.c, 234 :: 		
0x6EB6	0x4842    LDR	R0, [PC, #264]
0x6EB8	0xF7FFFAA8  BL	__Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode+0
0x6EBC	0x2800    CMP	R0, #0
0x6EBE	0xF000807A  BEQ	L_USB_Polling_Proc506
;__Lib_USB_32F10x_CL.c, 236 :: 		
0x6EC2	0x483F    LDR	R0, [PC, #252]
0x6EC4	0xF7FFFAB2  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr+0
0x6EC8	0x9002    STR	R0, [SP, #8]
;__Lib_USB_32F10x_CL.c, 237 :: 		
0x6ECA	0x9802    LDR	R0, [SP, #8]
0x6ECC	0xB900    CBNZ	R0, L_USB_Polling_Proc507
;__Lib_USB_32F10x_CL.c, 239 :: 		
0x6ECE	0xE072    B	L_end_USB_Polling_Proc
;__Lib_USB_32F10x_CL.c, 240 :: 		
L_USB_Polling_Proc507:
;__Lib_USB_32F10x_CL.c, 242 :: 		
0x6ED0	0xF89D100A  LDRB	R1, [SP, #10]
0x6ED4	0xF3C100C0  UBFX	R0, R1, #3, #1
0x6ED8	0xB110    CBZ	R0, L_USB_Polling_Proc508
;__Lib_USB_32F10x_CL.c, 244 :: 		
0x6EDA	0x4839    LDR	R0, [PC, #228]
0x6EDC	0xF7FFFAB6  BL	__Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR+0
;__Lib_USB_32F10x_CL.c, 245 :: 		
L_USB_Polling_Proc508:
;__Lib_USB_32F10x_CL.c, 247 :: 		
0x6EE0	0xF89D100A  LDRB	R1, [SP, #10]
0x6EE4	0xF3C10080  UBFX	R0, R1, #2, #1
0x6EE8	0xB110    CBZ	R0, L_USB_Polling_Proc509
;__Lib_USB_32F10x_CL.c, 249 :: 		
0x6EEA	0x4835    LDR	R0, [PC, #212]
0x6EEC	0xF7FFFD20  BL	__Lib_USB_32F10x_CL_DCD_HandleInEP_ISR+0
;__Lib_USB_32F10x_CL.c, 250 :: 		
L_USB_Polling_Proc509:
;__Lib_USB_32F10x_CL.c, 252 :: 		
0x6EF0	0xF89D1008  LDRB	R1, [SP, #8]
0x6EF4	0xF3C10040  UBFX	R0, R1, #1, #1
0x6EF8	0xB168    CBZ	R0, L_USB_Polling_Proc510
;__Lib_USB_32F10x_CL.c, 257 :: 		
0x6EFA	0x2000    MOVS	R0, #0
0x6EFC	0x9001    STR	R0, [SP, #4]
;__Lib_USB_32F10x_CL.c, 258 :: 		
0x6EFE	0xF89D0004  LDRB	R0, [SP, #4]
0x6F02	0xF0400002  ORR	R0, R0, #2
0x6F06	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_USB_32F10x_CL.c, 259 :: 		
0x6F0A	0x482E    LDR	R0, [PC, #184]
0x6F0C	0x6800    LDR	R0, [R0, #0]
0x6F0E	0xF2000114  ADDW	R1, R0, #20
0x6F12	0x9801    LDR	R0, [SP, #4]
0x6F14	0x6008    STR	R0, [R1, #0]
;__Lib_USB_32F10x_CL.c, 260 :: 		
L_USB_Polling_Proc510:
;__Lib_USB_32F10x_CL.c, 262 :: 		
0x6F16	0xF89D100B  LDRB	R1, [SP, #11]
0x6F1A	0xF3C110C0  UBFX	R0, R1, #7, #1
0x6F1E	0xB110    CBZ	R0, L_USB_Polling_Proc511
;__Lib_USB_32F10x_CL.c, 264 :: 		
0x6F20	0x4827    LDR	R0, [PC, #156]
0x6F22	0xF7FFFBFB  BL	__Lib_USB_32F10x_CL_DCD_HandleResume_ISR+0
;__Lib_USB_32F10x_CL.c, 265 :: 		
L_USB_Polling_Proc511:
;__Lib_USB_32F10x_CL.c, 267 :: 		
0x6F26	0xF89D1009  LDRB	R1, [SP, #9]
0x6F2A	0xF3C100C0  UBFX	R0, R1, #3, #1
0x6F2E	0xB110    CBZ	R0, L_USB_Polling_Proc512
;__Lib_USB_32F10x_CL.c, 269 :: 		
0x6F30	0x4823    LDR	R0, [PC, #140]
0x6F32	0xF7FFFB85  BL	__Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR+0
;__Lib_USB_32F10x_CL.c, 270 :: 		
L_USB_Polling_Proc512:
;__Lib_USB_32F10x_CL.c, 271 :: 		
0x6F36	0xF89D1008  LDRB	R1, [SP, #8]
0x6F3A	0xF3C100C0  UBFX	R0, R1, #3, #1
0x6F3E	0xB110    CBZ	R0, L_USB_Polling_Proc513
;__Lib_USB_32F10x_CL.c, 273 :: 		
0x6F40	0x481F    LDR	R0, [PC, #124]
0x6F42	0xF7FFFCC9  BL	__Lib_USB_32F10x_CL_DCD_HandleSof_ISR+0
;__Lib_USB_32F10x_CL.c, 275 :: 		
L_USB_Polling_Proc513:
;__Lib_USB_32F10x_CL.c, 277 :: 		
0x6F46	0xF89D1008  LDRB	R1, [SP, #8]
0x6F4A	0xF3C11000  UBFX	R0, R1, #4, #1
0x6F4E	0xB110    CBZ	R0, L_USB_Polling_Proc514
;__Lib_USB_32F10x_CL.c, 279 :: 		
0x6F50	0x481B    LDR	R0, [PC, #108]
0x6F52	0xF7FFFC2F  BL	__Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR+0
;__Lib_USB_32F10x_CL.c, 281 :: 		
L_USB_Polling_Proc514:
;__Lib_USB_32F10x_CL.c, 283 :: 		
0x6F56	0xF89D1009  LDRB	R1, [SP, #9]
0x6F5A	0xF3C11000  UBFX	R0, R1, #4, #1
0x6F5E	0xB110    CBZ	R0, L_USB_Polling_Proc515
;__Lib_USB_32F10x_CL.c, 285 :: 		
0x6F60	0x4817    LDR	R0, [PC, #92]
0x6F62	0xF7FEFBED  BL	__Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR+0
;__Lib_USB_32F10x_CL.c, 287 :: 		
L_USB_Polling_Proc515:
;__Lib_USB_32F10x_CL.c, 288 :: 		
0x6F66	0xF89D1009  LDRB	R1, [SP, #9]
0x6F6A	0xF3C11040  UBFX	R0, R1, #5, #1
0x6F6E	0xB110    CBZ	R0, L_USB_Polling_Proc516
;__Lib_USB_32F10x_CL.c, 290 :: 		
0x6F70	0x4813    LDR	R0, [PC, #76]
0x6F72	0xF7FEFB81  BL	__Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR+0
;__Lib_USB_32F10x_CL.c, 291 :: 		
L_USB_Polling_Proc516:
;__Lib_USB_32F10x_CL.c, 293 :: 		
0x6F76	0xF89D100A  LDRB	R1, [SP, #10]
0x6F7A	0xF3C11000  UBFX	R0, R1, #4, #1
0x6F7E	0xB110    CBZ	R0, L_USB_Polling_Proc517
;__Lib_USB_32F10x_CL.c, 295 :: 		
0x6F80	0x480F    LDR	R0, [PC, #60]
0x6F82	0xF7FEFB39  BL	__Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR+0
;__Lib_USB_32F10x_CL.c, 296 :: 		
L_USB_Polling_Proc517:
;__Lib_USB_32F10x_CL.c, 298 :: 		
0x6F86	0xF89D100A  LDRB	R1, [SP, #10]
0x6F8A	0xF3C11040  UBFX	R0, R1, #5, #1
0x6F8E	0xB110    CBZ	R0, L_USB_Polling_Proc518
;__Lib_USB_32F10x_CL.c, 300 :: 		
0x6F90	0x480B    LDR	R0, [PC, #44]
0x6F92	0xF7FEFB51  BL	__Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR+0
;__Lib_USB_32F10x_CL.c, 301 :: 		
L_USB_Polling_Proc518:
;__Lib_USB_32F10x_CL.c, 303 :: 		
0x6F96	0xF89D100B  LDRB	R1, [SP, #11]
0x6F9A	0xF3C11080  UBFX	R0, R1, #6, #1
0x6F9E	0xB110    CBZ	R0, L_USB_Polling_Proc519
;__Lib_USB_32F10x_CL.c, 305 :: 		
0x6FA0	0x4807    LDR	R0, [PC, #28]
0x6FA2	0xF7FFF831  BL	__Lib_USB_32F10x_CL_DCD_SessionRequest_ISR+0
;__Lib_USB_32F10x_CL.c, 306 :: 		
L_USB_Polling_Proc519:
;__Lib_USB_32F10x_CL.c, 308 :: 		
0x6FA6	0xF89D1008  LDRB	R1, [SP, #8]
0x6FAA	0xF3C10080  UBFX	R0, R1, #2, #1
0x6FAE	0xB110    CBZ	R0, L_USB_Polling_Proc520
;__Lib_USB_32F10x_CL.c, 310 :: 		
0x6FB0	0x4803    LDR	R0, [PC, #12]
0x6FB2	0xF7FFF90F  BL	__Lib_USB_32F10x_CL_DCD_OTG_ISR+0
;__Lib_USB_32F10x_CL.c, 311 :: 		
L_USB_Polling_Proc520:
;__Lib_USB_32F10x_CL.c, 313 :: 		
L_USB_Polling_Proc506:
;__Lib_USB_32F10x_CL.c, 314 :: 		
;__Lib_USB_32F10x_CL.c, 315 :: 		
L_end_USB_Polling_Proc:
0x6FB6	0xF8DDE000  LDR	LR, [SP, #0]
0x6FBA	0xB003    ADD	SP, SP, #12
0x6FBC	0x4770    BX	LR
0x6FBE	0xBF00    NOP
0x6FC0	0x035C2000  	__Lib_USB_32F10x_CL_USB_OTG_dev+0
0x6FC4	0x03682000  	__Lib_USB_32F10x_CL_USB_OTG_dev+12
; end of _USB_Polling_Proc
__Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode:
;usb_core.c, 565 :: 		
; pdev start address is: 0 (R0)
0x640C	0xB081    SUB	SP, SP, #4
0x640E	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 567 :: 		
; pdev end address is: 0 (R0)
0x6412	0xF7FFF8AD  BL	__Lib_USB_32F10x_CL_USB_OTG_GetMode+0
0x6416	0x2801    CMP	R0, #1
0x6418	0xF2400100  MOVW	R1, #0
0x641C	0xD000    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode680
0x641E	0x2101    MOVS	R1, #1
L___Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode680:
0x6420	0xB2C8    UXTB	R0, R1
;usb_core.c, 568 :: 		
L_end_USB_OTG_IsDeviceMode:
0x6422	0xF8DDE000  LDR	LR, [SP, #0]
0x6426	0xB001    ADD	SP, SP, #4
0x6428	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode
__Lib_USB_32F10x_CL_USB_OTG_GetMode:
;usb_core.c, 554 :: 		
; pdev start address is: 0 (R0)
0x5570	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 556 :: 		
0x5572	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x5576	0x6809    LDR	R1, [R1, #0]
0x5578	0x3114    ADDS	R1, #20
0x557A	0x6809    LDR	R1, [R1, #0]
0x557C	0xF0010101  AND	R1, R1, #1
0x5580	0x4608    MOV	R0, R1
;usb_core.c, 557 :: 		
L_end_USB_OTG_GetMode:
0x5582	0xB001    ADD	SP, SP, #4
0x5584	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_GetMode
__Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr:
;usb_core.c, 587 :: 		
; pdev start address is: 0 (R0)
0x642C	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 589 :: 		
;usb_core.c, 590 :: 		
0x642E	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x6432	0x680A    LDR	R2, [R1, #0]
0x6434	0xF2020114  ADDW	R1, R2, #20
0x6438	0x6809    LDR	R1, [R1, #0]
; v start address is: 0 (R0)
0x643A	0x4608    MOV	R0, R1
;usb_core.c, 591 :: 		
0x643C	0xF2020118  ADDW	R1, R2, #24
0x6440	0x6809    LDR	R1, [R1, #0]
0x6442	0xEA000101  AND	R1, R0, R1, LSL #0
; v end address is: 0 (R0)
;usb_core.c, 592 :: 		
0x6446	0x4608    MOV	R0, R1
;usb_core.c, 593 :: 		
L_end_USB_OTG_ReadCoreItr:
0x6448	0xB001    ADD	SP, SP, #4
0x644A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr
__Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR:
;usb_dcd_int.c, 492 :: 		
; pdev start address is: 0 (R0)
0x644C	0xB087    SUB	SP, SP, #28
0x644E	0xF8CDE000  STR	LR, [SP, #0]
0x6452	0x4603    MOV	R3, R0
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
;usb_dcd_int.c, 497 :: 		
; epnum start address is: 24 (R6)
0x6454	0xF04F0600  MOV	R6, #0
;usb_dcd_int.c, 499 :: 		
0x6458	0x2100    MOVS	R1, #0
0x645A	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 502 :: 		
0x645C	0x4618    MOV	R0, R3
0x645E	0xF7FEF9E1  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadDevAllOutEp_itr+0
; ep_intr start address is: 16 (R4)
0x6462	0x4604    MOV	R4, R0
; pdev end address is: 12 (R3)
; epnum end address is: 24 (R6)
; ep_intr end address is: 16 (R4)
0x6464	0x461D    MOV	R5, R3
;usb_dcd_int.c, 504 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR284:
; ep_intr start address is: 16 (R4)
; pdev start address is: 20 (R5)
; epnum start address is: 24 (R6)
; pdev start address is: 20 (R5)
; pdev end address is: 20 (R5)
0x6466	0x2C00    CMP	R4, #0
0x6468	0xF000809F  BEQ	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR285
; pdev end address is: 20 (R5)
;usb_dcd_int.c, 506 :: 		
; pdev start address is: 20 (R5)
0x646C	0xF0040101  AND	R1, R4, #1
0x6470	0x2900    CMP	R1, #0
0x6472	0xF0008097  BEQ	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR286
;usb_dcd_int.c, 509 :: 		
0x6476	0x9401    STR	R4, [SP, #4]
0x6478	0xB2F1    UXTB	R1, R6
0x647A	0x4628    MOV	R0, R5
0x647C	0xF7FEFA08  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadDevOutEP_itr+0
0x6480	0x9C01    LDR	R4, [SP, #4]
0x6482	0x9005    STR	R0, [SP, #20]
;usb_dcd_int.c, 512 :: 		
0x6484	0xF89D2014  LDRB	R2, [SP, #20]
0x6488	0xF3C20100  UBFX	R1, R2, #0, #1
0x648C	0x2900    CMP	R1, #0
0x648E	0xD04D    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR287
;usb_dcd_int.c, 515 :: 		
0x6490	0x2100    MOVS	R1, #0
0x6492	0x9105    STR	R1, [SP, #20]
0x6494	0xF89D1014  LDRB	R1, [SP, #20]
0x6498	0xF0410101  ORR	R1, R1, #1
0x649C	0xF88D1014  STRB	R1, [SP, #20]
0x64A0	0xF205010C  ADDW	R1, R5, #12
0x64A4	0xF2010248  ADDW	R2, R1, #72
0x64A8	0x00B1    LSLS	R1, R6, #2
0x64AA	0x1851    ADDS	R1, R2, R1
0x64AC	0x6809    LDR	R1, [R1, #0]
0x64AE	0xF2010208  ADDW	R2, R1, #8
0x64B2	0x9905    LDR	R1, [SP, #20]
0x64B4	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 516 :: 		
0x64B6	0x1CE9    ADDS	R1, R5, #3
0x64B8	0x7809    LDRB	R1, [R1, #0]
0x64BA	0x2901    CMP	R1, #1
0x64BC	0xD119    BNE	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR288
;usb_dcd_int.c, 518 :: 		
0x64BE	0xF205010C  ADDW	R1, R5, #12
0x64C2	0xF2010248  ADDW	R2, R1, #72
0x64C6	0x00B1    LSLS	R1, R6, #2
0x64C8	0x1851    ADDS	R1, R2, R1
0x64CA	0x6809    LDR	R1, [R1, #0]
0x64CC	0x3110    ADDS	R1, #16
0x64CE	0x6809    LDR	R1, [R1, #0]
0x64D0	0x9106    STR	R1, [SP, #24]
;usb_dcd_int.c, 521 :: 		
0x64D2	0xF5057188  ADD	R1, R5, #272
0x64D6	0xF5017219  ADD	R2, R1, #612
0x64DA	0x2128    MOVS	R1, #40
0x64DC	0x4371    MULS	R1, R6, R1
0x64DE	0x1851    ADDS	R1, R2, R1
0x64E0	0xF2010318  ADDW	R3, R1, #24
0x64E4	0x3108    ADDS	R1, #8
0x64E6	0x680A    LDR	R2, [R1, #0]
0x64E8	0x9906    LDR	R1, [SP, #24]
0x64EA	0xF3C10112  UBFX	R1, R1, #0, #19
0x64EE	0x1A51    SUB	R1, R2, R1
0x64F0	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 522 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR288:
;usb_dcd_int.c, 525 :: 		
0x64F2	0x4930    LDR	R1, [PC, #192]
0x64F4	0x6809    LDR	R1, [R1, #0]
0x64F6	0x6809    LDR	R1, [R1, #0]
0x64F8	0x9501    STR	R5, [SP, #4]
0x64FA	0x9602    STR	R6, [SP, #8]
0x64FC	0x9403    STR	R4, [SP, #12]
0x64FE	0x9104    STR	R1, [SP, #16]
0x6500	0xB2F1    UXTB	R1, R6
0x6502	0x4628    MOV	R0, R5
0x6504	0xF8DDC010  LDR	R12, [SP, #16]
0x6508	0x47E0    BLX	R12
0x650A	0x9C03    LDR	R4, [SP, #12]
0x650C	0x9E02    LDR	R6, [SP, #8]
0x650E	0x9D01    LDR	R5, [SP, #4]
;usb_dcd_int.c, 527 :: 		
0x6510	0x1CE9    ADDS	R1, R5, #3
0x6512	0x7809    LDRB	R1, [R1, #0]
0x6514	0x2901    CMP	R1, #1
0x6516	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR289
;usb_dcd_int.c, 529 :: 		
0x6518	0xB946    CBNZ	R6, L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR607
0x651A	0xF5057188  ADD	R1, R5, #272
0x651E	0x1C49    ADDS	R1, R1, #1
0x6520	0x7809    LDRB	R1, [R1, #0]
0x6522	0x2905    CMP	R1, #5
0x6524	0xD102    BNE	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR606
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR605:
;usb_dcd_int.c, 532 :: 		
0x6526	0x4628    MOV	R0, R5
0x6528	0xF7FBF942  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usb_dcd_int.c, 529 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR607:
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR606:
;usb_dcd_int.c, 534 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR289:
;usb_dcd_int.c, 535 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR287:
;usb_dcd_int.c, 537 :: 		
0x652C	0xF89D2014  LDRB	R2, [SP, #20]
0x6530	0xF3C20140  UBFX	R1, R2, #1, #1
0x6534	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR293
;usb_dcd_int.c, 540 :: 		
0x6536	0x2100    MOVS	R1, #0
0x6538	0x9105    STR	R1, [SP, #20]
0x653A	0xF89D1014  LDRB	R1, [SP, #20]
0x653E	0xF0410102  ORR	R1, R1, #2
0x6542	0xF88D1014  STRB	R1, [SP, #20]
0x6546	0xF205010C  ADDW	R1, R5, #12
0x654A	0xF2010248  ADDW	R2, R1, #72
0x654E	0x00B1    LSLS	R1, R6, #2
0x6550	0x1851    ADDS	R1, R2, R1
0x6552	0x6809    LDR	R1, [R1, #0]
0x6554	0xF2010208  ADDW	R2, R1, #8
0x6558	0x9905    LDR	R1, [SP, #20]
0x655A	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 541 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR293:
;usb_dcd_int.c, 543 :: 		
0x655C	0xF89D2014  LDRB	R2, [SP, #20]
0x6560	0xF3C201C0  UBFX	R1, R2, #3, #1
0x6564	0xB1F1    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR294
;usb_dcd_int.c, 548 :: 		
0x6566	0x4913    LDR	R1, [PC, #76]
0x6568	0x6809    LDR	R1, [R1, #0]
0x656A	0x3108    ADDS	R1, #8
0x656C	0x6809    LDR	R1, [R1, #0]
0x656E	0x9501    STR	R5, [SP, #4]
0x6570	0x9602    STR	R6, [SP, #8]
0x6572	0x9403    STR	R4, [SP, #12]
0x6574	0x4628    MOV	R0, R5
0x6576	0x4788    BLX	R1
0x6578	0x9C03    LDR	R4, [SP, #12]
0x657A	0x9E02    LDR	R6, [SP, #8]
0x657C	0x9D01    LDR	R5, [SP, #4]
;usb_dcd_int.c, 549 :: 		
0x657E	0x2100    MOVS	R1, #0
0x6580	0x9105    STR	R1, [SP, #20]
0x6582	0xF89D1014  LDRB	R1, [SP, #20]
0x6586	0xF0410108  ORR	R1, R1, #8
0x658A	0xF88D1014  STRB	R1, [SP, #20]
0x658E	0xF205010C  ADDW	R1, R5, #12
0x6592	0xF2010248  ADDW	R2, R1, #72
0x6596	0x00B1    LSLS	R1, R6, #2
0x6598	0x1851    ADDS	R1, R2, R1
0x659A	0x6809    LDR	R1, [R1, #0]
0x659C	0xF2010208  ADDW	R2, R1, #8
0x65A0	0x9905    LDR	R1, [SP, #20]
0x65A2	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 550 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR294:
;usb_dcd_int.c, 551 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR286:
;usb_dcd_int.c, 552 :: 		
0x65A4	0x1C76    ADDS	R6, R6, #1
;usb_dcd_int.c, 553 :: 		
0x65A6	0x0864    LSRS	R4, R4, #1
;usb_dcd_int.c, 554 :: 		
; pdev end address is: 20 (R5)
; epnum end address is: 24 (R6)
; ep_intr end address is: 16 (R4)
0x65A8	0xE75D    B	L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR284
L___Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR285:
;usb_dcd_int.c, 555 :: 		
0x65AA	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 556 :: 		
L_end_DCD_HandleOutEP_ISR:
0x65AC	0xF8DDE000  LDR	LR, [SP, #0]
0x65B0	0xB007    ADD	SP, SP, #28
0x65B2	0x4770    BX	LR
0x65B4	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR
__Lib_USB_32F10x_CL_USBD_DataOutStage:
;usbd_core.c, 212 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x5480	0xB082    SUB	SP, SP, #8
0x5482	0xF8CDE000  STR	LR, [SP, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usbd_core.c, 216 :: 		
0x5486	0x2900    CMP	R1, #0
0x5488	0xD157    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage219
; epnum end address is: 4 (R1)
;usbd_core.c, 218 :: 		
0x548A	0xF5007388  ADD	R3, R0, #272
0x548E	0xF5037219  ADD	R2, R3, #612
; ep start address is: 48 (R12)
0x5492	0x4694    MOV	R12, R2
;usbd_core.c, 219 :: 		
0x5494	0x1C5A    ADDS	R2, R3, #1
0x5496	0x7812    LDRB	R2, [R2, #0]
0x5498	0x2A03    CMP	R2, #3
0x549A	0xD14D    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage220
;usbd_core.c, 221 :: 		
0x549C	0xF10C021C  ADD	R2, R12, #28
0x54A0	0x6813    LDR	R3, [R2, #0]
0x54A2	0xF10C0208  ADD	R2, R12, #8
0x54A6	0x6812    LDR	R2, [R2, #0]
0x54A8	0x4293    CMP	R3, R2
0x54AA	0xD92B    BLS	L___Lib_USB_32F10x_CL_USBD_DataOutStage221
;usbd_core.c, 223 :: 		
0x54AC	0xF10C041C  ADD	R4, R12, #28
0x54B0	0xF10C0208  ADD	R2, R12, #8
0x54B4	0x6813    LDR	R3, [R2, #0]
0x54B6	0x6822    LDR	R2, [R4, #0]
0x54B8	0x1AD2    SUB	R2, R2, R3
0x54BA	0x6022    STR	R2, [R4, #0]
;usbd_core.c, 225 :: 		
0x54BC	0x1CC2    ADDS	R2, R0, #3
0x54BE	0x7812    LDRB	R2, [R2, #0]
0x54C0	0x2A01    CMP	R2, #1
0x54C2	0xD107    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage222
;usbd_core.c, 228 :: 		
0x54C4	0xF10C040C  ADD	R4, R12, #12
0x54C8	0xF10C0208  ADD	R2, R12, #8
0x54CC	0x6813    LDR	R3, [R2, #0]
0x54CE	0x6822    LDR	R2, [R4, #0]
0x54D0	0x18D2    ADDS	R2, R2, R3
0x54D2	0x6022    STR	R2, [R4, #0]
;usbd_core.c, 229 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage222:
;usbd_core.c, 232 :: 		
0x54D4	0xF10C021C  ADD	R2, R12, #28
0x54D8	0x6813    LDR	R3, [R2, #0]
0x54DA	0xF10C0208  ADD	R2, R12, #8
0x54DE	0x6812    LDR	R2, [R2, #0]
0x54E0	0x4293    CMP	R3, R2
0x54E2	0xD203    BCS	L___Lib_USB_32F10x_CL_USBD_DataOutStage223
0x54E4	0xF10C021C  ADD	R2, R12, #28
0x54E8	0x6811    LDR	R1, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 start address is: 4 (R1)
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 end address is: 4 (R1)
0x54EA	0xE002    B	L___Lib_USB_32F10x_CL_USBD_DataOutStage224
L___Lib_USB_32F10x_CL_USBD_DataOutStage223:
0x54EC	0xF10C0208  ADD	R2, R12, #8
0x54F0	0x6811    LDR	R1, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 start address is: 4 (R1)
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_DataOutStage224:
;usbd_core.c, 231 :: 		
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 start address is: 4 (R1)
0x54F2	0xF10C020C  ADD	R2, R12, #12
; ep end address is: 48 (R12)
0x54F6	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 232 :: 		
;usbd_core.c, 231 :: 		
0x54F8	0x9201    STR	R2, [SP, #4]
; ?FLOC____Lib_USB_32F10x_CL_USBD_DataOutStage?T3839 end address is: 4 (R1)
;usbd_core.c, 230 :: 		
;usbd_core.c, 232 :: 		
0x54FA	0xB28A    UXTH	R2, R1
;usbd_core.c, 230 :: 		
;usbd_core.c, 231 :: 		
0x54FC	0x9901    LDR	R1, [SP, #4]
; pdev end address is: 0 (R0)
;usbd_core.c, 232 :: 		
0x54FE	0xF7FDFA29  BL	__Lib_USB_32F10x_CL_USBD_CtlContinueRx+0
;usbd_core.c, 233 :: 		
0x5502	0xE019    B	L___Lib_USB_32F10x_CL_USBD_DataOutStage225
L___Lib_USB_32F10x_CL_USBD_DataOutStage221:
;usbd_core.c, 236 :: 		
; pdev start address is: 0 (R0)
0x5504	0xF5007288  ADD	R2, R0, #272
0x5508	0xF20242D4  ADDW	R2, R2, #1236
0x550C	0x6812    LDR	R2, [R2, #0]
0x550E	0x3210    ADDS	R2, #16
0x5510	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 237 :: 		
0x5512	0xB17A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_DataOutStage592
0x5514	0xF5007288  ADD	R2, R0, #272
0x5518	0x1C92    ADDS	R2, R2, #2
0x551A	0x7812    LDRB	R2, [R2, #0]
0x551C	0x2A03    CMP	R2, #3
0x551E	0xD109    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage591
L___Lib_USB_32F10x_CL_USBD_DataOutStage590:
;usbd_core.c, 239 :: 		
0x5520	0xF5007288  ADD	R2, R0, #272
0x5524	0xF20242D4  ADDW	R2, R2, #1236
0x5528	0x6812    LDR	R2, [R2, #0]
0x552A	0x3210    ADDS	R2, #16
0x552C	0x6812    LDR	R2, [R2, #0]
0x552E	0x9001    STR	R0, [SP, #4]
0x5530	0x4790    BLX	R2
0x5532	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 237 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage592:
L___Lib_USB_32F10x_CL_USBD_DataOutStage591:
;usbd_core.c, 241 :: 		
; pdev end address is: 0 (R0)
0x5534	0xF7FDFA1E  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_core.c, 242 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage225:
;usbd_core.c, 243 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage220:
;usbd_core.c, 244 :: 		
0x5538	0xE015    B	L___Lib_USB_32F10x_CL_USBD_DataOutStage229
L___Lib_USB_32F10x_CL_USBD_DataOutStage219:
;usbd_core.c, 245 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x553A	0xF5007288  ADD	R2, R0, #272
0x553E	0xF20242D4  ADDW	R2, R2, #1236
0x5542	0x6812    LDR	R2, [R2, #0]
0x5544	0x3218    ADDS	R2, #24
0x5546	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 246 :: 		
0x5548	0xB16A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_DataOutStage594
0x554A	0xF5007288  ADD	R2, R0, #272
0x554E	0x1C92    ADDS	R2, R2, #2
0x5550	0x7812    LDRB	R2, [R2, #0]
0x5552	0x2A03    CMP	R2, #3
0x5554	0xD107    BNE	L___Lib_USB_32F10x_CL_USBD_DataOutStage593
L___Lib_USB_32F10x_CL_USBD_DataOutStage589:
;usbd_core.c, 248 :: 		
0x5556	0xF5007288  ADD	R2, R0, #272
0x555A	0xF20242D4  ADDW	R2, R2, #1236
0x555E	0x6812    LDR	R2, [R2, #0]
0x5560	0x3218    ADDS	R2, #24
0x5562	0x6812    LDR	R2, [R2, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x5564	0x4790    BLX	R2
;usbd_core.c, 246 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage594:
L___Lib_USB_32F10x_CL_USBD_DataOutStage593:
;usbd_core.c, 249 :: 		
L___Lib_USB_32F10x_CL_USBD_DataOutStage229:
;usbd_core.c, 250 :: 		
0x5566	0x2000    MOVS	R0, #0
;usbd_core.c, 251 :: 		
L_end_USBD_DataOutStage:
0x5568	0xF8DDE000  LDR	LR, [SP, #0]
0x556C	0xB002    ADD	SP, SP, #8
0x556E	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DataOutStage
__Lib_USB_32F10x_CL_USBD_HID_Init:
;usbd_hid_core.c, 303 :: 		
; pdev start address is: 0 (R0)
0x22A4	0xB081    SUB	SP, SP, #4
0x22A6	0xF8CDE000  STR	LR, [SP, #0]
0x22AA	0x4683    MOV	R11, R0
; pdev end address is: 0 (R0)
; pdev start address is: 44 (R11)
;usbd_hid_core.c, 306 :: 		
0x22AC	0x4A0C    LDR	R2, [PC, #48]
0x22AE	0x6812    LDR	R2, [R2, #0]
0x22B0	0x2340    MOVS	R3, #64
0x22B2	0x2101    MOVS	R1, #1
0x22B4	0x4658    MOV	R0, R11
0x22B6	0xF7FFF84B  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
;usbd_hid_core.c, 312 :: 		
0x22BA	0x4A0A    LDR	R2, [PC, #40]
0x22BC	0x8812    LDRH	R2, [R2, #0]
;usbd_hid_core.c, 313 :: 		
0x22BE	0x2303    MOVS	R3, #3
;usbd_hid_core.c, 312 :: 		
;usbd_hid_core.c, 311 :: 		
0x22C0	0x2181    MOVS	R1, #129
;usbd_hid_core.c, 310 :: 		
0x22C2	0x4658    MOV	R0, R11
;usbd_hid_core.c, 313 :: 		
0x22C4	0xF7FFF8C0  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_hid_core.c, 318 :: 		
0x22C8	0x4A06    LDR	R2, [PC, #24]
0x22CA	0x8812    LDRH	R2, [R2, #0]
;usbd_hid_core.c, 319 :: 		
0x22CC	0x2303    MOVS	R3, #3
;usbd_hid_core.c, 318 :: 		
;usbd_hid_core.c, 317 :: 		
0x22CE	0x2101    MOVS	R1, #1
;usbd_hid_core.c, 316 :: 		
0x22D0	0x4658    MOV	R0, R11
; pdev end address is: 44 (R11)
;usbd_hid_core.c, 319 :: 		
0x22D2	0xF7FFF8B9  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_hid_core.c, 321 :: 		
0x22D6	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 322 :: 		
L_end_USBD_HID_Init:
0x22D8	0xF8DDE000  LDR	LR, [SP, #0]
0x22DC	0xB001    ADD	SP, SP, #4
0x22DE	0x4770    BX	LR
0x22E0	0x00AC2000  	__Lib_USB_32F10x_CL_USB_Read_Buffer+0
0x22E4	0x00AA2000  	__Lib_USB_32F10x_CL_wMaxPacketSize+0
; end of __Lib_USB_32F10x_CL_USBD_HID_Init
__Lib_USB_32F10x_CL_DCD_EP_PrepareRx:
;usb_dcd.c, 224 :: 		
; buf_len start address is: 12 (R3)
; pbuf start address is: 8 (R2)
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1350	0xB081    SUB	SP, SP, #4
0x1352	0xF8CDE000  STR	LR, [SP, #0]
0x1356	0x4681    MOV	R9, R0
; buf_len end address is: 12 (R3)
; pbuf end address is: 8 (R2)
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 36 (R9)
; ep_addr start address is: 4 (R1)
; pbuf start address is: 8 (R2)
; buf_len start address is: 12 (R3)
;usb_dcd.c, 228 :: 		
0x1358	0xF5097488  ADD	R4, R9, #272
0x135C	0xF5047619  ADD	R6, R4, #612
0x1360	0xF001057F  AND	R5, R1, #127
0x1364	0xB2ED    UXTB	R5, R5
0x1366	0x2428    MOVS	R4, #40
0x1368	0x436C    MULS	R4, R5, R4
0x136A	0x1934    ADDS	R4, R6, R4
; ep start address is: 40 (R10)
0x136C	0x46A2    MOV	R10, R4
;usb_dcd.c, 231 :: 		
0x136E	0x340C    ADDS	R4, #12
0x1370	0x6022    STR	R2, [R4, #0]
;usb_dcd.c, 232 :: 		
0x1372	0xF10A0414  ADD	R4, R10, #20
0x1376	0x6023    STR	R3, [R4, #0]
; buf_len end address is: 12 (R3)
;usb_dcd.c, 233 :: 		
0x1378	0xF10A0518  ADD	R5, R10, #24
0x137C	0x2400    MOVS	R4, #0
0x137E	0x602C    STR	R4, [R5, #0]
;usb_dcd.c, 234 :: 		
0x1380	0xF10A0501  ADD	R5, R10, #1
0x1384	0x2400    MOVS	R4, #0
0x1386	0x702C    STRB	R4, [R5, #0]
;usb_dcd.c, 235 :: 		
0x1388	0xF001047F  AND	R4, R1, #127
; ep_addr end address is: 4 (R1)
0x138C	0xF88A4000  STRB	R4, [R10, #0]
;usb_dcd.c, 237 :: 		
0x1390	0xF1090403  ADD	R4, R9, #3
0x1394	0x7824    LDRB	R4, [R4, #0]
0x1396	0x2C01    CMP	R4, #1
0x1398	0xD102    BNE	L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx198
;usb_dcd.c, 239 :: 		
0x139A	0xF10A0410  ADD	R4, R10, #16
0x139E	0x6022    STR	R2, [R4, #0]
; pbuf end address is: 8 (R2)
;usb_dcd.c, 240 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx198:
;usb_dcd.c, 242 :: 		
0x13A0	0xF89A4000  LDRB	R4, [R10, #0]
0x13A4	0xB924    CBNZ	R4, L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx199
;usb_dcd.c, 244 :: 		
0x13A6	0x4651    MOV	R1, R10
; ep end address is: 40 (R10)
0x13A8	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x13AA	0xF7FFF9FD  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer+0
;usb_dcd.c, 245 :: 		
0x13AE	0xE003    B	L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx200
L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx199:
;usb_dcd.c, 248 :: 		
; ep start address is: 40 (R10)
; pdev start address is: 36 (R9)
0x13B0	0x4651    MOV	R1, R10
; ep end address is: 40 (R10)
0x13B2	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x13B4	0xF7FFFC18  BL	__Lib_USB_32F10x_CL_USB_OTG_EPStartXfer+0
;usb_dcd.c, 249 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_PrepareRx200:
;usb_dcd.c, 250 :: 		
0x13B8	0x2000    MOVS	R0, #0
;usb_dcd.c, 251 :: 		
L_end_DCD_EP_PrepareRx:
0x13BA	0xF8DDE000  LDR	LR, [SP, #0]
0x13BE	0xB001    ADD	SP, SP, #4
0x13C0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_PrepareRx
__Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer:
;usb_core.c, 1708 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x07A8	0xB084    SUB	SP, SP, #16
0x07AA	0x460C    MOV	R4, R1
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; ep start address is: 16 (R4)
;usb_core.c, 1710 :: 		
; status start address is: 4 (R1)
0x07AC	0x2100    MOVS	R1, #0
;usb_core.c, 1714 :: 		
; fifoemptymsk start address is: 20 (R5)
0x07AE	0xF04F0500  MOV	R5, #0
;usb_core.c, 1716 :: 		
0x07B2	0x2200    MOVS	R2, #0
0x07B4	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1717 :: 		
0x07B6	0x2200    MOVS	R2, #0
0x07B8	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1719 :: 		
0x07BA	0x1C62    ADDS	R2, R4, #1
0x07BC	0x7812    LDRB	R2, [R2, #0]
0x07BE	0x2A01    CMP	R2, #1
0x07C0	0xF0408082  BNE	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer129
;usb_core.c, 1721 :: 		
0x07C4	0xF200020C  ADDW	R2, R0, #12
0x07C8	0x320C    ADDS	R2, #12
0x07CA	0x6813    LDR	R3, [R2, #0]
; in_regs start address is: 24 (R6)
0x07CC	0x461E    MOV	R6, R3
;usb_core.c, 1722 :: 		
0x07CE	0x681A    LDR	R2, [R3, #0]
0x07D0	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1723 :: 		
0x07D2	0xF2030210  ADDW	R2, R3, #16
0x07D6	0x6812    LDR	R2, [R2, #0]
0x07D8	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1725 :: 		
0x07DA	0xF2040214  ADDW	R2, R4, #20
0x07DE	0x6812    LDR	R2, [R2, #0]
0x07E0	0xB962    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer130
;usb_core.c, 1727 :: 		
0x07E2	0x2300    MOVS	R3, #0
0x07E4	0xF89D2008  LDRB	R2, [SP, #8]
0x07E8	0xF3630206  BFI	R2, R3, #0, #7
0x07EC	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1728 :: 		
0x07F0	0x2301    MOVS	R3, #1
0x07F2	0x9A02    LDR	R2, [SP, #8]
0x07F4	0xF36342D4  BFI	R2, R3, #19, #2
0x07F8	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1730 :: 		
0x07FA	0xE027    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer131
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer130:
;usb_core.c, 1733 :: 		
0x07FC	0xF2040214  ADDW	R2, R4, #20
0x0800	0x6813    LDR	R3, [R2, #0]
0x0802	0xF2040208  ADDW	R2, R4, #8
0x0806	0x6812    LDR	R2, [R2, #0]
0x0808	0x4293    CMP	R3, R2
0x080A	0xD910    BLS	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer132
;usb_core.c, 1735 :: 		
0x080C	0xF2040314  ADDW	R3, R4, #20
0x0810	0xF2040208  ADDW	R2, R4, #8
0x0814	0x6812    LDR	R2, [R2, #0]
0x0816	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1736 :: 		
0x0818	0xF2040208  ADDW	R2, R4, #8
0x081C	0x6812    LDR	R2, [R2, #0]
0x081E	0xB2D3    UXTB	R3, R2
0x0820	0xF89D2008  LDRB	R2, [SP, #8]
0x0824	0xF3630206  BFI	R2, R3, #0, #7
0x0828	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1737 :: 		
0x082C	0xE009    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer133
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer132:
;usb_core.c, 1740 :: 		
0x082E	0xF2040214  ADDW	R2, R4, #20
0x0832	0x6812    LDR	R2, [R2, #0]
0x0834	0xB2D3    UXTB	R3, R2
0x0836	0xF89D2008  LDRB	R2, [SP, #8]
0x083A	0xF3630206  BFI	R2, R3, #0, #7
0x083E	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1741 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer133:
;usb_core.c, 1742 :: 		
0x0842	0x2301    MOVS	R3, #1
0x0844	0x9A02    LDR	R2, [SP, #8]
0x0846	0xF36342D4  BFI	R2, R3, #19, #2
0x084A	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1743 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer131:
;usb_core.c, 1744 :: 		
0x084C	0xF2060310  ADDW	R3, R6, #16
0x0850	0x9A02    LDR	R2, [SP, #8]
0x0852	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1746 :: 		
0x0854	0x1CC2    ADDS	R2, R0, #3
0x0856	0x7812    LDRB	R2, [R2, #0]
0x0858	0x2A01    CMP	R2, #1
0x085A	0xD10D    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer134
;usb_core.c, 1748 :: 		
0x085C	0xF200020C  ADDW	R2, R0, #12
0x0860	0xF202030C  ADDW	R3, R2, #12
0x0864	0x7822    LDRB	R2, [R4, #0]
0x0866	0x0092    LSLS	R2, R2, #2
0x0868	0x189A    ADDS	R2, R3, R2
0x086A	0x6812    LDR	R2, [R2, #0]
0x086C	0xF2020314  ADDW	R3, R2, #20
0x0870	0xF2040210  ADDW	R2, R4, #16
0x0874	0x6812    LDR	R2, [R2, #0]
0x0876	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1749 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer134:
;usb_core.c, 1752 :: 		
0x0878	0xF89D2007  LDRB	R2, [SP, #7]
0x087C	0xF0420204  ORR	R2, R2, #4
0x0880	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1753 :: 		
0x0884	0xF89D2007  LDRB	R2, [SP, #7]
0x0888	0xF0420280  ORR	R2, R2, #128
0x088C	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1754 :: 		
0x0890	0x9A01    LDR	R2, [SP, #4]
0x0892	0x6032    STR	R2, [R6, #0]
; in_regs end address is: 24 (R6)
;usb_core.c, 1758 :: 		
0x0894	0x1CC2    ADDS	R2, R0, #3
0x0896	0x7812    LDRB	R2, [R2, #0]
0x0898	0xB9AA    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer135
;usb_core.c, 1761 :: 		
0x089A	0xF2040214  ADDW	R2, R4, #20
0x089E	0x6812    LDR	R2, [R2, #0]
0x08A0	0x2A00    CMP	R2, #0
0x08A2	0xD910    BLS	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer136
;usb_core.c, 1764 :: 		
0x08A4	0x7823    LDRB	R3, [R4, #0]
; ep end address is: 16 (R4)
0x08A6	0x2201    MOVS	R2, #1
0x08A8	0x409A    LSLS	R2, R3
0x08AA	0xB292    UXTH	R2, R2
0x08AC	0xEA450402  ORR	R4, R5, R2, LSL #0
; fifoemptymsk end address is: 20 (R5)
;usb_core.c, 1765 :: 		
0x08B0	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x08B4	0x1D12    ADDS	R2, R2, #4
0x08B6	0x6812    LDR	R2, [R2, #0]
0x08B8	0xF2020334  ADDW	R3, R2, #52
0x08BC	0x681A    LDR	R2, [R3, #0]
0x08BE	0xF00232FF  AND	R2, R2, #-1
0x08C2	0x4322    ORRS	R2, R4
0x08C4	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1767 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer136:
;usb_core.c, 1768 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer135:
;usb_core.c, 1769 :: 		
0x08C6	0xE06D    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer137
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer129:
;usb_core.c, 1773 :: 		
; ep start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x08C8	0xF200020C  ADDW	R2, R0, #12
0x08CC	0xF2020348  ADDW	R3, R2, #72
0x08D0	0x7822    LDRB	R2, [R4, #0]
0x08D2	0x0092    LSLS	R2, R2, #2
0x08D4	0x189A    ADDS	R2, R3, R2
0x08D6	0x6812    LDR	R2, [R2, #0]
0x08D8	0x6812    LDR	R2, [R2, #0]
0x08DA	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1774 :: 		
0x08DC	0x7822    LDRB	R2, [R4, #0]
0x08DE	0x0092    LSLS	R2, R2, #2
0x08E0	0x189A    ADDS	R2, R3, R2
0x08E2	0x6812    LDR	R2, [R2, #0]
0x08E4	0x3210    ADDS	R2, #16
0x08E6	0x6812    LDR	R2, [R2, #0]
0x08E8	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1778 :: 		
0x08EA	0xF2040214  ADDW	R2, R4, #20
0x08EE	0x6812    LDR	R2, [R2, #0]
0x08F0	0xB97A    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer138
;usb_core.c, 1780 :: 		
0x08F2	0xF2040208  ADDW	R2, R4, #8
0x08F6	0x6812    LDR	R2, [R2, #0]
0x08F8	0xB2D3    UXTB	R3, R2
0x08FA	0xF89D2008  LDRB	R2, [SP, #8]
0x08FE	0xF3630206  BFI	R2, R3, #0, #7
0x0902	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1781 :: 		
0x0906	0x2301    MOVS	R3, #1
0x0908	0x9A02    LDR	R2, [SP, #8]
0x090A	0xF36342D4  BFI	R2, R3, #19, #2
0x090E	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1782 :: 		
0x0910	0xE014    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer139
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer138:
;usb_core.c, 1785 :: 		
0x0912	0xF2040314  ADDW	R3, R4, #20
0x0916	0xF2040208  ADDW	R2, R4, #8
0x091A	0x6812    LDR	R2, [R2, #0]
0x091C	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1786 :: 		
0x091E	0xF2040208  ADDW	R2, R4, #8
0x0922	0x6812    LDR	R2, [R2, #0]
0x0924	0xB2D3    UXTB	R3, R2
0x0926	0xF89D2008  LDRB	R2, [SP, #8]
0x092A	0xF3630206  BFI	R2, R3, #0, #7
0x092E	0xF88D2008  STRB	R2, [SP, #8]
;usb_core.c, 1787 :: 		
0x0932	0x2301    MOVS	R3, #1
0x0934	0x9A02    LDR	R2, [SP, #8]
0x0936	0xF36342D4  BFI	R2, R3, #19, #2
0x093A	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1788 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer139:
;usb_core.c, 1789 :: 		
0x093C	0xF200020C  ADDW	R2, R0, #12
0x0940	0xF2020348  ADDW	R3, R2, #72
0x0944	0x7822    LDRB	R2, [R4, #0]
0x0946	0x0092    LSLS	R2, R2, #2
0x0948	0x189A    ADDS	R2, R3, R2
0x094A	0x6812    LDR	R2, [R2, #0]
0x094C	0xF2020310  ADDW	R3, R2, #16
0x0950	0x9A02    LDR	R2, [SP, #8]
0x0952	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1790 :: 		
0x0954	0x1CC2    ADDS	R2, R0, #3
0x0956	0x7812    LDRB	R2, [R2, #0]
0x0958	0x2A01    CMP	R2, #1
0x095A	0xD10D    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer140
;usb_core.c, 1792 :: 		
0x095C	0xF200020C  ADDW	R2, R0, #12
0x0960	0xF2020348  ADDW	R3, R2, #72
0x0964	0x7822    LDRB	R2, [R4, #0]
0x0966	0x0092    LSLS	R2, R2, #2
0x0968	0x189A    ADDS	R2, R3, R2
0x096A	0x6812    LDR	R2, [R2, #0]
0x096C	0xF2020314  ADDW	R3, R2, #20
0x0970	0xF2040210  ADDW	R2, R4, #16
0x0974	0x6812    LDR	R2, [R2, #0]
0x0976	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1793 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer140:
;usb_core.c, 1795 :: 		
0x0978	0xF89D2007  LDRB	R2, [SP, #7]
0x097C	0xF0420204  ORR	R2, R2, #4
0x0980	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1796 :: 		
0x0984	0xF89D2007  LDRB	R2, [SP, #7]
0x0988	0xF0420280  ORR	R2, R2, #128
0x098C	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1797 :: 		
0x0990	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x0994	0xF2020348  ADDW	R3, R2, #72
0x0998	0x7822    LDRB	R2, [R4, #0]
; ep end address is: 16 (R4)
0x099A	0x0092    LSLS	R2, R2, #2
0x099C	0x189A    ADDS	R2, R3, R2
0x099E	0x6813    LDR	R3, [R2, #0]
0x09A0	0x9A01    LDR	R2, [SP, #4]
0x09A2	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1799 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer137:
;usb_core.c, 1800 :: 		
0x09A4	0xB2C8    UXTB	R0, R1
; status end address is: 4 (R1)
;usb_core.c, 1801 :: 		
L_end_USB_OTG_EP0StartXfer:
0x09A6	0xB004    ADD	SP, SP, #16
0x09A8	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer
__Lib_USB_32F10x_CL_USB_OTG_EPStartXfer:
;usb_core.c, 1576 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0BE8	0xB084    SUB	SP, SP, #16
0x0BEA	0xF8CDE000  STR	LR, [SP, #0]
0x0BEE	0x4606    MOV	R6, R0
0x0BF0	0x460F    MOV	R7, R1
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 24 (R6)
; ep start address is: 28 (R7)
;usb_core.c, 1578 :: 		
; status start address is: 32 (R8)
0x0BF2	0xF2400800  MOVW	R8, #0
;usb_core.c, 1582 :: 		
;usb_core.c, 1584 :: 		
0x0BF6	0x2200    MOVS	R2, #0
0x0BF8	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1585 :: 		
0x0BFA	0x2200    MOVS	R2, #0
0x0BFC	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1587 :: 		
0x0BFE	0x1C7A    ADDS	R2, R7, #1
0x0C00	0x7812    LDRB	R2, [R2, #0]
0x0C02	0x2A01    CMP	R2, #1
0x0C04	0xF04080BE  BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer110
;usb_core.c, 1589 :: 		
0x0C08	0xF206020C  ADDW	R2, R6, #12
0x0C0C	0xF202030C  ADDW	R3, R2, #12
0x0C10	0x783A    LDRB	R2, [R7, #0]
0x0C12	0x0092    LSLS	R2, R2, #2
0x0C14	0x189A    ADDS	R2, R3, R2
0x0C16	0x6812    LDR	R2, [R2, #0]
0x0C18	0x6812    LDR	R2, [R2, #0]
0x0C1A	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1590 :: 		
0x0C1C	0x783A    LDRB	R2, [R7, #0]
0x0C1E	0x0092    LSLS	R2, R2, #2
0x0C20	0x189A    ADDS	R2, R3, R2
0x0C22	0x6812    LDR	R2, [R2, #0]
0x0C24	0x3210    ADDS	R2, #16
0x0C26	0x6812    LDR	R2, [R2, #0]
0x0C28	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1592 :: 		
0x0C2A	0xF2070214  ADDW	R2, R7, #20
0x0C2E	0x6812    LDR	R2, [R2, #0]
0x0C30	0xB952    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer111
;usb_core.c, 1594 :: 		
0x0C32	0x2300    MOVS	R3, #0
0x0C34	0x9A02    LDR	R2, [SP, #8]
0x0C36	0xF3630212  BFI	R2, R3, #0, #19
0x0C3A	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1595 :: 		
0x0C3C	0x2301    MOVS	R3, #1
0x0C3E	0x9A02    LDR	R2, [SP, #8]
0x0C40	0xF36342DC  BFI	R2, R3, #19, #10
0x0C44	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1596 :: 		
0x0C46	0xE01D    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer112
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer111:
;usb_core.c, 1604 :: 		
0x0C48	0xF2070414  ADDW	R4, R7, #20
0x0C4C	0x6822    LDR	R2, [R4, #0]
0x0C4E	0x4613    MOV	R3, R2
0x0C50	0x9A02    LDR	R2, [SP, #8]
0x0C52	0xF3630212  BFI	R2, R3, #0, #19
0x0C56	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1605 :: 		
0x0C58	0x6822    LDR	R2, [R4, #0]
0x0C5A	0x1E54    SUBS	R4, R2, #1
0x0C5C	0xF2070208  ADDW	R2, R7, #8
0x0C60	0x6813    LDR	R3, [R2, #0]
0x0C62	0x18E2    ADDS	R2, R4, R3
0x0C64	0xFBB2F2F3  UDIV	R2, R2, R3
0x0C68	0x4613    MOV	R3, R2
0x0C6A	0x9A02    LDR	R2, [SP, #8]
0x0C6C	0xF36342DC  BFI	R2, R3, #19, #10
0x0C70	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1607 :: 		
0x0C72	0x1CFA    ADDS	R2, R7, #3
0x0C74	0x7812    LDRB	R2, [R2, #0]
0x0C76	0x2A01    CMP	R2, #1
0x0C78	0xD104    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer113
;usb_core.c, 1609 :: 		
0x0C7A	0x2301    MOVS	R3, #1
0x0C7C	0x9A02    LDR	R2, [SP, #8]
0x0C7E	0xF363725E  BFI	R2, R3, #29, #2
0x0C82	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1610 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer113:
;usb_core.c, 1611 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer112:
;usb_core.c, 1612 :: 		
0x0C84	0xF206020C  ADDW	R2, R6, #12
0x0C88	0xF202030C  ADDW	R3, R2, #12
0x0C8C	0x783A    LDRB	R2, [R7, #0]
0x0C8E	0x0092    LSLS	R2, R2, #2
0x0C90	0x189A    ADDS	R2, R3, R2
0x0C92	0x6812    LDR	R2, [R2, #0]
0x0C94	0xF2020310  ADDW	R3, R2, #16
0x0C98	0x9A02    LDR	R2, [SP, #8]
0x0C9A	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1614 :: 		
0x0C9C	0x1CF2    ADDS	R2, R6, #3
0x0C9E	0x7812    LDRB	R2, [R2, #0]
0x0CA0	0x2A01    CMP	R2, #1
0x0CA2	0xD10E    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer114
;usb_core.c, 1616 :: 		
0x0CA4	0xF206020C  ADDW	R2, R6, #12
0x0CA8	0xF202030C  ADDW	R3, R2, #12
0x0CAC	0x783A    LDRB	R2, [R7, #0]
0x0CAE	0x0092    LSLS	R2, R2, #2
0x0CB0	0x189A    ADDS	R2, R3, R2
0x0CB2	0x6812    LDR	R2, [R2, #0]
0x0CB4	0xF2020314  ADDW	R3, R2, #20
0x0CB8	0xF2070210  ADDW	R2, R7, #16
0x0CBC	0x6812    LDR	R2, [R2, #0]
0x0CBE	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1617 :: 		
0x0CC0	0xE018    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer115
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer114:
;usb_core.c, 1620 :: 		
0x0CC2	0x1CFA    ADDS	R2, R7, #3
0x0CC4	0x7812    LDRB	R2, [R2, #0]
0x0CC6	0x2A01    CMP	R2, #1
0x0CC8	0xD014    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer116
;usb_core.c, 1623 :: 		
0x0CCA	0xF2070214  ADDW	R2, R7, #20
0x0CCE	0x6812    LDR	R2, [R2, #0]
0x0CD0	0x2A00    CMP	R2, #0
0x0CD2	0xD90F    BLS	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer117
;usb_core.c, 1625 :: 		
0x0CD4	0x783B    LDRB	R3, [R7, #0]
0x0CD6	0x2201    MOVS	R2, #1
0x0CD8	0x409A    LSLS	R2, R3
0x0CDA	0xB292    UXTH	R2, R2
; fifoemptymsk start address is: 0 (R0)
0x0CDC	0xB290    UXTH	R0, R2
;usb_core.c, 1626 :: 		
0x0CDE	0xF206020C  ADDW	R2, R6, #12
0x0CE2	0x1D12    ADDS	R2, R2, #4
0x0CE4	0x6812    LDR	R2, [R2, #0]
0x0CE6	0xF2020334  ADDW	R3, R2, #52
0x0CEA	0x681A    LDR	R2, [R3, #0]
0x0CEC	0xF00232FF  AND	R2, R2, #-1
0x0CF0	0x4302    ORRS	R2, R0
; fifoemptymsk end address is: 0 (R0)
0x0CF2	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1627 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer117:
;usb_core.c, 1628 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer116:
;usb_core.c, 1629 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer115:
;usb_core.c, 1632 :: 		
0x0CF4	0x1CFA    ADDS	R2, R7, #3
0x0CF6	0x7812    LDRB	R2, [R2, #0]
0x0CF8	0x2A01    CMP	R2, #1
0x0CFA	0xD119    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer118
;usb_core.c, 1634 :: 		
0x0CFC	0xF206020C  ADDW	R2, R6, #12
0x0D00	0x1D12    ADDS	R2, R2, #4
0x0D02	0x6812    LDR	R2, [R2, #0]
0x0D04	0x3208    ADDS	R2, #8
0x0D06	0x6812    LDR	R2, [R2, #0]
0x0D08	0x9203    STR	R2, [SP, #12]
;usb_core.c, 1636 :: 		
0x0D0A	0x9A03    LDR	R2, [SP, #12]
0x0D0C	0xF3C2220D  UBFX	R2, R2, #8, #14
0x0D10	0xF0020201  AND	R2, R2, #1
0x0D14	0xB932    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer119
;usb_core.c, 1638 :: 		
0x0D16	0xF89D2007  LDRB	R2, [SP, #7]
0x0D1A	0xF0420220  ORR	R2, R2, #32
0x0D1E	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1639 :: 		
0x0D22	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer120
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer119:
;usb_core.c, 1642 :: 		
0x0D24	0xF89D2007  LDRB	R2, [SP, #7]
0x0D28	0xF0420210  ORR	R2, R2, #16
0x0D2C	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1643 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer120:
;usb_core.c, 1644 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer118:
;usb_core.c, 1647 :: 		
0x0D30	0xF89D2007  LDRB	R2, [SP, #7]
0x0D34	0xF0420204  ORR	R2, R2, #4
0x0D38	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1648 :: 		
0x0D3C	0xF89D2007  LDRB	R2, [SP, #7]
0x0D40	0xF0420280  ORR	R2, R2, #128
0x0D44	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1649 :: 		
0x0D48	0xF206020C  ADDW	R2, R6, #12
0x0D4C	0xF202030C  ADDW	R3, R2, #12
0x0D50	0x783A    LDRB	R2, [R7, #0]
0x0D52	0x0092    LSLS	R2, R2, #2
0x0D54	0x189A    ADDS	R2, R3, R2
0x0D56	0x6813    LDR	R3, [R2, #0]
0x0D58	0x9A01    LDR	R2, [SP, #4]
0x0D5A	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1651 :: 		
0x0D5C	0x1CFA    ADDS	R2, R7, #3
0x0D5E	0x7812    LDRB	R2, [R2, #0]
0x0D60	0x2A01    CMP	R2, #1
0x0D62	0xD10E    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer121
;usb_core.c, 1653 :: 		
0x0D64	0xF2070214  ADDW	R2, R7, #20
0x0D68	0x6812    LDR	R2, [R2, #0]
0x0D6A	0xB294    UXTH	R4, R2
0x0D6C	0x783A    LDRB	R2, [R7, #0]
0x0D6E	0xB2D3    UXTB	R3, R2
0x0D70	0xF207020C  ADDW	R2, R7, #12
; ep end address is: 28 (R7)
0x0D74	0x6812    LDR	R2, [R2, #0]
0x0D76	0x4611    MOV	R1, R2
0x0D78	0xB2DA    UXTB	R2, R3
0x0D7A	0xB2A3    UXTH	R3, R4
0x0D7C	0x4630    MOV	R0, R6
; pdev end address is: 24 (R6)
0x0D7E	0xF7FFFA41  BL	__Lib_USB_32F10x_CL_USB_OTG_WritePacket+0
;usb_core.c, 1654 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer121:
;usb_core.c, 1655 :: 		
0x0D82	0xE084    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer122
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer110:
;usb_core.c, 1659 :: 		
; ep start address is: 28 (R7)
; pdev start address is: 24 (R6)
0x0D84	0xF206020C  ADDW	R2, R6, #12
0x0D88	0xF2020348  ADDW	R3, R2, #72
0x0D8C	0x783A    LDRB	R2, [R7, #0]
0x0D8E	0x0092    LSLS	R2, R2, #2
0x0D90	0x189A    ADDS	R2, R3, R2
0x0D92	0x6812    LDR	R2, [R2, #0]
0x0D94	0x6812    LDR	R2, [R2, #0]
0x0D96	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1660 :: 		
0x0D98	0x783A    LDRB	R2, [R7, #0]
0x0D9A	0x0092    LSLS	R2, R2, #2
0x0D9C	0x189A    ADDS	R2, R3, R2
0x0D9E	0x6812    LDR	R2, [R2, #0]
0x0DA0	0x3210    ADDS	R2, #16
0x0DA2	0x6812    LDR	R2, [R2, #0]
0x0DA4	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1665 :: 		
0x0DA6	0xF2070214  ADDW	R2, R7, #20
0x0DAA	0x6812    LDR	R2, [R2, #0]
0x0DAC	0xB96A    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer123
;usb_core.c, 1667 :: 		
0x0DAE	0xF2070208  ADDW	R2, R7, #8
0x0DB2	0x6812    LDR	R2, [R2, #0]
0x0DB4	0x4613    MOV	R3, R2
0x0DB6	0x9A02    LDR	R2, [SP, #8]
0x0DB8	0xF3630212  BFI	R2, R3, #0, #19
0x0DBC	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1668 :: 		
0x0DBE	0x2301    MOVS	R3, #1
0x0DC0	0x9A02    LDR	R2, [SP, #8]
0x0DC2	0xF36342DC  BFI	R2, R3, #19, #10
0x0DC6	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1669 :: 		
0x0DC8	0xE019    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer124
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer123:
;usb_core.c, 1672 :: 		
0x0DCA	0xF2070214  ADDW	R2, R7, #20
0x0DCE	0x6815    LDR	R5, [R2, #0]
0x0DD0	0xF2070408  ADDW	R4, R7, #8
0x0DD4	0x6823    LDR	R3, [R4, #0]
0x0DD6	0x1E5A    SUBS	R2, R3, #1
0x0DD8	0x18AA    ADDS	R2, R5, R2
0x0DDA	0xFBB2F2F3  UDIV	R2, R2, R3
0x0DDE	0x4613    MOV	R3, R2
0x0DE0	0x9A02    LDR	R2, [SP, #8]
0x0DE2	0xF36342DC  BFI	R2, R3, #19, #10
0x0DE6	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1673 :: 		
0x0DE8	0x9A02    LDR	R2, [SP, #8]
0x0DEA	0xF3C242C9  UBFX	R2, R2, #19, #10
0x0DEE	0x4613    MOV	R3, R2
0x0DF0	0x6822    LDR	R2, [R4, #0]
0x0DF2	0x435A    MULS	R2, R3, R2
0x0DF4	0x4613    MOV	R3, R2
0x0DF6	0x9A02    LDR	R2, [SP, #8]
0x0DF8	0xF3630212  BFI	R2, R3, #0, #19
0x0DFC	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1674 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer124:
;usb_core.c, 1675 :: 		
0x0DFE	0xF206020C  ADDW	R2, R6, #12
0x0E02	0xF2020348  ADDW	R3, R2, #72
0x0E06	0x783A    LDRB	R2, [R7, #0]
0x0E08	0x0092    LSLS	R2, R2, #2
0x0E0A	0x189A    ADDS	R2, R3, R2
0x0E0C	0x6812    LDR	R2, [R2, #0]
0x0E0E	0xF2020310  ADDW	R3, R2, #16
0x0E12	0x9A02    LDR	R2, [SP, #8]
0x0E14	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1677 :: 		
0x0E16	0x1CF2    ADDS	R2, R6, #3
0x0E18	0x7812    LDRB	R2, [R2, #0]
0x0E1A	0x2A01    CMP	R2, #1
0x0E1C	0xD10D    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer125
;usb_core.c, 1679 :: 		
0x0E1E	0xF206020C  ADDW	R2, R6, #12
0x0E22	0xF2020348  ADDW	R3, R2, #72
0x0E26	0x783A    LDRB	R2, [R7, #0]
0x0E28	0x0092    LSLS	R2, R2, #2
0x0E2A	0x189A    ADDS	R2, R3, R2
0x0E2C	0x6812    LDR	R2, [R2, #0]
0x0E2E	0xF2020314  ADDW	R3, R2, #20
0x0E32	0xF2070210  ADDW	R2, R7, #16
0x0E36	0x6812    LDR	R2, [R2, #0]
0x0E38	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1680 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer125:
;usb_core.c, 1682 :: 		
0x0E3A	0x1CFA    ADDS	R2, R7, #3
0x0E3C	0x7812    LDRB	R2, [R2, #0]
0x0E3E	0x2A01    CMP	R2, #1
0x0E40	0xD10F    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer126
;usb_core.c, 1684 :: 		
0x0E42	0x1D7A    ADDS	R2, R7, #5
0x0E44	0x7812    LDRB	R2, [R2, #0]
0x0E46	0xB132    CBZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer127
;usb_core.c, 1686 :: 		
0x0E48	0xF89D2007  LDRB	R2, [SP, #7]
0x0E4C	0xF0420220  ORR	R2, R2, #32
0x0E50	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1687 :: 		
0x0E54	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer128
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer127:
;usb_core.c, 1690 :: 		
0x0E56	0xF89D2007  LDRB	R2, [SP, #7]
0x0E5A	0xF0420210  ORR	R2, R2, #16
0x0E5E	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1691 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer128:
;usb_core.c, 1692 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer126:
;usb_core.c, 1694 :: 		
0x0E62	0xF89D2007  LDRB	R2, [SP, #7]
0x0E66	0xF0420204  ORR	R2, R2, #4
0x0E6A	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1695 :: 		
0x0E6E	0xF89D2007  LDRB	R2, [SP, #7]
0x0E72	0xF0420280  ORR	R2, R2, #128
0x0E76	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1696 :: 		
0x0E7A	0xF206020C  ADDW	R2, R6, #12
; pdev end address is: 24 (R6)
0x0E7E	0xF2020348  ADDW	R3, R2, #72
0x0E82	0x783A    LDRB	R2, [R7, #0]
; ep end address is: 28 (R7)
0x0E84	0x0092    LSLS	R2, R2, #2
0x0E86	0x189A    ADDS	R2, R3, R2
0x0E88	0x6813    LDR	R3, [R2, #0]
0x0E8A	0x9A01    LDR	R2, [SP, #4]
0x0E8C	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1697 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPStartXfer122:
;usb_core.c, 1698 :: 		
0x0E8E	0xFA5FF088  UXTB	R0, R8
; status end address is: 32 (R8)
;usb_core.c, 1699 :: 		
L_end_USB_OTG_EPStartXfer:
0x0E92	0xF8DDE000  LDR	LR, [SP, #0]
0x0E96	0xB004    ADD	SP, SP, #16
0x0E98	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPStartXfer
__Lib_USB_32F10x_CL_USB_OTG_WritePacket:
;usb_core.c, 171 :: 		
; len start address is: 12 (R3)
; ch_ep_num start address is: 8 (R2)
; src start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0204	0xB081    SUB	SP, SP, #4
0x0206	0xF8AD3000  STRH	R3, [SP, #0]
0x020A	0x4605    MOV	R5, R0
0x020C	0xB2D3    UXTB	R3, R2
0x020E	0xF8BD2000  LDRH	R2, [SP, #0]
; len end address is: 12 (R3)
; ch_ep_num end address is: 8 (R2)
; src end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; src start address is: 4 (R1)
; ch_ep_num start address is: 12 (R3)
; len start address is: 8 (R2)
;usb_core.c, 173 :: 		
; status start address is: 0 (R0)
0x0212	0x2000    MOVS	R0, #0
;usb_core.c, 174 :: 		
0x0214	0x1CEC    ADDS	R4, R5, #3
0x0216	0x7824    LDRB	R4, [R4, #0]
0x0218	0xB9B4    CBNZ	R4, L___Lib_USB_32F10x_CL_USB_OTG_WritePacket551
;usb_core.c, 176 :: 		
;usb_core.c, 179 :: 		
0x021A	0x1CD2    ADDS	R2, R2, #3
; len end address is: 8 (R2)
0x021C	0x0892    LSRS	R2, R2, #2
; count32b start address is: 8 (R2)
0x021E	0xB292    UXTH	R2, R2
;usb_core.c, 180 :: 		
0x0220	0xF205040C  ADDW	R4, R5, #12
; pdev end address is: 20 (R5)
0x0224	0xF20405C4  ADDW	R5, R4, #196
0x0228	0x009C    LSLS	R4, R3, #2
; ch_ep_num end address is: 12 (R3)
0x022A	0x192C    ADDS	R4, R5, R4
0x022C	0x6824    LDR	R4, [R4, #0]
; fifo start address is: 12 (R3)
0x022E	0x4623    MOV	R3, R4
;usb_core.c, 181 :: 		
; i start address is: 20 (R5)
0x0230	0x2500    MOVS	R5, #0
; src end address is: 4 (R1)
; fifo end address is: 12 (R3)
; count32b end address is: 8 (R2)
; i end address is: 20 (R5)
; status end address is: 0 (R0)
0x0232	0x9300    STR	R3, [SP, #0]
0x0234	0x460B    MOV	R3, R1
0x0236	0x9900    LDR	R1, [SP, #0]
L___Lib_USB_32F10x_CL_USB_OTG_WritePacket45:
; i start address is: 20 (R5)
; fifo start address is: 4 (R1)
; fifo start address is: 4 (R1)
; fifo end address is: 4 (R1)
; count32b start address is: 8 (R2)
; status start address is: 0 (R0)
; src start address is: 12 (R3)
0x0238	0x4295    CMP	R5, R2
0x023A	0xD204    BCS	L___Lib_USB_32F10x_CL_USB_OTG_WritePacket46
; fifo end address is: 4 (R1)
;usb_core.c, 183 :: 		
; fifo start address is: 4 (R1)
0x023C	0x681C    LDR	R4, [R3, #0]
0x023E	0x600C    STR	R4, [R1, #0]
;usb_core.c, 181 :: 		
0x0240	0x1C6D    ADDS	R5, R5, #1
0x0242	0x1D1B    ADDS	R3, R3, #4
;usb_core.c, 184 :: 		
; fifo end address is: 4 (R1)
; count32b end address is: 8 (R2)
; i end address is: 20 (R5)
; src end address is: 12 (R3)
0x0244	0xE7F8    B	L___Lib_USB_32F10x_CL_USB_OTG_WritePacket45
L___Lib_USB_32F10x_CL_USB_OTG_WritePacket46:
;usb_core.c, 185 :: 		
0x0246	0xE7FF    B	L___Lib_USB_32F10x_CL_USB_OTG_WritePacket44
; status end address is: 0 (R0)
L___Lib_USB_32F10x_CL_USB_OTG_WritePacket551:
;usb_core.c, 174 :: 		
;usb_core.c, 185 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_WritePacket44:
;usb_core.c, 186 :: 		
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;usb_core.c, 187 :: 		
L_end_USB_OTG_WritePacket:
0x0248	0xB001    ADD	SP, SP, #4
0x024A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_WritePacket
__Lib_USB_32F10x_CL_DCD_EP_Open:
;usb_dcd.c, 158 :: 		
; ep_type start address is: 12 (R3)
; ep_mps start address is: 8 (R2)
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1448	0xB081    SUB	SP, SP, #4
0x144A	0xF8CDE000  STR	LR, [SP, #0]
0x144E	0x4607    MOV	R7, R0
; ep_type end address is: 12 (R3)
; ep_mps end address is: 8 (R2)
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 28 (R7)
; ep_addr start address is: 4 (R1)
; ep_mps start address is: 8 (R2)
; ep_type start address is: 12 (R3)
;usb_dcd.c, 162 :: 		
0x1450	0xF0010480  AND	R4, R1, #128
0x1454	0xB2E4    UXTB	R4, R4
0x1456	0x2C80    CMP	R4, #128
0x1458	0xD10A    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Open192
;usb_dcd.c, 164 :: 		
0x145A	0xF5077488  ADD	R4, R7, #272
0x145E	0xF204060C  ADDW	R6, R4, #12
0x1462	0xF001057F  AND	R5, R1, #127
0x1466	0xB2ED    UXTB	R5, R5
0x1468	0x2428    MOVS	R4, #40
0x146A	0x436C    MULS	R4, R5, R4
0x146C	0x1936    ADDS	R6, R6, R4
; ep start address is: 24 (R6)
;usb_dcd.c, 165 :: 		
; ep end address is: 24 (R6)
0x146E	0xE009    B	L___Lib_USB_32F10x_CL_DCD_EP_Open193
L___Lib_USB_32F10x_CL_DCD_EP_Open192:
;usb_dcd.c, 168 :: 		
0x1470	0xF5077488  ADD	R4, R7, #272
0x1474	0xF5047619  ADD	R6, R4, #612
0x1478	0xF001057F  AND	R5, R1, #127
0x147C	0xB2ED    UXTB	R5, R5
0x147E	0x2428    MOVS	R4, #40
0x1480	0x436C    MULS	R4, R5, R4
0x1482	0x1936    ADDS	R6, R6, R4
; ep start address is: 24 (R6)
; ep end address is: 24 (R6)
;usb_dcd.c, 169 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Open193:
;usb_dcd.c, 170 :: 		
; ep start address is: 24 (R6)
0x1484	0xF001047F  AND	R4, R1, #127
0x1488	0x7034    STRB	R4, [R6, #0]
;usb_dcd.c, 172 :: 		
0x148A	0x1C75    ADDS	R5, R6, #1
0x148C	0xF0010480  AND	R4, R1, #128
0x1490	0xB2E4    UXTB	R4, R4
; ep_addr end address is: 4 (R1)
0x1492	0x2C00    CMP	R4, #0
0x1494	0xF2400400  MOVW	R4, #0
0x1498	0xD000    BEQ	L___Lib_USB_32F10x_CL_DCD_EP_Open707
0x149A	0x2401    MOVS	R4, #1
L___Lib_USB_32F10x_CL_DCD_EP_Open707:
0x149C	0x702C    STRB	R4, [R5, #0]
;usb_dcd.c, 173 :: 		
0x149E	0xF2060408  ADDW	R4, R6, #8
0x14A2	0x6022    STR	R2, [R4, #0]
; ep_mps end address is: 8 (R2)
;usb_dcd.c, 174 :: 		
0x14A4	0x1CF4    ADDS	R4, R6, #3
0x14A6	0x7023    STRB	R3, [R4, #0]
;usb_dcd.c, 175 :: 		
0x14A8	0x1C74    ADDS	R4, R6, #1
0x14AA	0x7824    LDRB	R4, [R4, #0]
0x14AC	0xB114    CBZ	R4, L___Lib_USB_32F10x_CL_DCD_EP_Open194
;usb_dcd.c, 178 :: 		
0x14AE	0x1DB5    ADDS	R5, R6, #6
0x14B0	0x7834    LDRB	R4, [R6, #0]
0x14B2	0x802C    STRH	R4, [R5, #0]
;usb_dcd.c, 179 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Open194:
;usb_dcd.c, 181 :: 		
0x14B4	0x2B02    CMP	R3, #2
0x14B6	0xD102    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Open195
; ep_type end address is: 12 (R3)
;usb_dcd.c, 183 :: 		
0x14B8	0x1D35    ADDS	R5, R6, #4
0x14BA	0x2400    MOVS	R4, #0
0x14BC	0x702C    STRB	R4, [R5, #0]
;usb_dcd.c, 184 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Open195:
;usb_dcd.c, 185 :: 		
0x14BE	0x4631    MOV	R1, R6
; ep end address is: 24 (R6)
0x14C0	0x4638    MOV	R0, R7
; pdev end address is: 28 (R7)
0x14C2	0xF7FFFB07  BL	__Lib_USB_32F10x_CL_USB_OTG_EPActivate+0
;usb_dcd.c, 186 :: 		
0x14C6	0x2000    MOVS	R0, #0
;usb_dcd.c, 187 :: 		
L_end_DCD_EP_Open:
0x14C8	0xF8DDE000  LDR	LR, [SP, #0]
0x14CC	0xB001    ADD	SP, SP, #4
0x14CE	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Open
__Lib_USB_32F10x_CL_USB_OTG_EPActivate:
;usb_core.c, 1483 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0AD4	0xB083    SUB	SP, SP, #12
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; ep start address is: 4 (R1)
;usb_core.c, 1485 :: 		
; status start address is: 20 (R5)
0x0AD6	0x2500    MOVS	R5, #0
;usb_core.c, 1491 :: 		
0x0AD8	0x2200    MOVS	R2, #0
0x0ADA	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1492 :: 		
0x0ADC	0x2200    MOVS	R2, #0
0x0ADE	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1494 :: 		
0x0AE0	0x1C4A    ADDS	R2, R1, #1
0x0AE2	0x7812    LDRB	R2, [R2, #0]
0x0AE4	0x2A01    CMP	R2, #1
0x0AE6	0xD111    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPActivate105
;usb_core.c, 1496 :: 		
0x0AE8	0xF200020C  ADDW	R2, R0, #12
0x0AEC	0xF202040C  ADDW	R4, R2, #12
0x0AF0	0x780B    LDRB	R3, [R1, #0]
0x0AF2	0x009A    LSLS	R2, R3, #2
0x0AF4	0x18A2    ADDS	R2, R4, R2
0x0AF6	0x6814    LDR	R4, [R2, #0]
; addr start address is: 16 (R4)
;usb_core.c, 1497 :: 		
0x0AF8	0x2201    MOVS	R2, #1
0x0AFA	0x409A    LSLS	R2, R3
0x0AFC	0xB293    UXTH	R3, R2
0x0AFE	0xF8BD2008  LDRH	R2, [SP, #8]
0x0B02	0xF363020F  BFI	R2, R3, #0, #16
0x0B06	0xF8AD2008  STRH	R2, [SP, #8]
;usb_core.c, 1498 :: 		
; addr end address is: 16 (R4)
0x0B0A	0xE00F    B	L___Lib_USB_32F10x_CL_USB_OTG_EPActivate106
L___Lib_USB_32F10x_CL_USB_OTG_EPActivate105:
;usb_core.c, 1501 :: 		
0x0B0C	0xF200020C  ADDW	R2, R0, #12
0x0B10	0xF2020448  ADDW	R4, R2, #72
0x0B14	0x780B    LDRB	R3, [R1, #0]
0x0B16	0x009A    LSLS	R2, R3, #2
0x0B18	0x18A2    ADDS	R2, R4, R2
0x0B1A	0x6814    LDR	R4, [R2, #0]
; addr start address is: 16 (R4)
;usb_core.c, 1502 :: 		
0x0B1C	0x2201    MOVS	R2, #1
0x0B1E	0x409A    LSLS	R2, R3
0x0B20	0xB292    UXTH	R2, R2
0x0B22	0xB293    UXTH	R3, R2
0x0B24	0x9A02    LDR	R2, [SP, #8]
0x0B26	0xF363421F  BFI	R2, R3, #16, #16
0x0B2A	0x9202    STR	R2, [SP, #8]
; addr end address is: 16 (R4)
;usb_core.c, 1503 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPActivate106:
;usb_core.c, 1506 :: 		
; addr start address is: 16 (R4)
0x0B2C	0x6822    LDR	R2, [R4, #0]
0x0B2E	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1507 :: 		
0x0B30	0xF89D3005  LDRB	R3, [SP, #5]
0x0B34	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0B38	0xBB2A    CBNZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPActivate107
;usb_core.c, 1509 :: 		
0x0B3A	0xF2010208  ADDW	R2, R1, #8
0x0B3E	0x6812    LDR	R2, [R2, #0]
0x0B40	0xB293    UXTH	R3, R2
0x0B42	0xF8BD2004  LDRH	R2, [SP, #4]
0x0B46	0xF363020A  BFI	R2, R3, #0, #11
0x0B4A	0xF8AD2004  STRH	R2, [SP, #4]
;usb_core.c, 1510 :: 		
0x0B4E	0x1CCA    ADDS	R2, R1, #3
0x0B50	0x7812    LDRB	R2, [R2, #0]
0x0B52	0xB2D3    UXTB	R3, R2
0x0B54	0x9A01    LDR	R2, [SP, #4]
0x0B56	0xF3634293  BFI	R2, R3, #18, #2
0x0B5A	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1511 :: 		
0x0B5C	0x1D8A    ADDS	R2, R1, #6
; ep end address is: 4 (R1)
0x0B5E	0x8812    LDRH	R2, [R2, #0]
0x0B60	0xB293    UXTH	R3, R2
0x0B62	0x9A01    LDR	R2, [SP, #4]
0x0B64	0xF3635299  BFI	R2, R3, #22, #4
0x0B68	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1512 :: 		
0x0B6A	0xF89D2007  LDRB	R2, [SP, #7]
0x0B6E	0xF0420210  ORR	R2, R2, #16
0x0B72	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1513 :: 		
0x0B76	0xF89D2005  LDRB	R2, [SP, #5]
0x0B7A	0xF0420280  ORR	R2, R2, #128
0x0B7E	0xF88D2005  STRB	R2, [SP, #5]
;usb_core.c, 1514 :: 		
0x0B82	0x9A01    LDR	R2, [SP, #4]
0x0B84	0x6022    STR	R2, [R4, #0]
; addr end address is: 16 (R4)
;usb_core.c, 1515 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPActivate107:
;usb_core.c, 1524 :: 		
0x0B86	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x0B8A	0x1D12    ADDS	R2, R2, #4
0x0B8C	0x6812    LDR	R2, [R2, #0]
0x0B8E	0xF202041C  ADDW	R4, R2, #28
0x0B92	0x6822    LDR	R2, [R4, #0]
0x0B94	0xF00233FF  AND	R3, R2, #-1
0x0B98	0x9A02    LDR	R2, [SP, #8]
0x0B9A	0xEA430202  ORR	R2, R3, R2, LSL #0
0x0B9E	0x6022    STR	R2, [R4, #0]
;usb_core.c, 1525 :: 		
0x0BA0	0xB2E8    UXTB	R0, R5
; status end address is: 20 (R5)
;usb_core.c, 1526 :: 		
L_end_USB_OTG_EPActivate:
0x0BA2	0xB003    ADD	SP, SP, #12
0x0BA4	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPActivate
__Lib_USB_32F10x_CL_USBD_HID_DeInit:
;usbd_hid_core.c, 332 :: 		
; pdev start address is: 0 (R0)
0x21DC	0xB081    SUB	SP, SP, #4
0x21DE	0xF8CDE000  STR	LR, [SP, #0]
0x21E2	0x4680    MOV	R8, R0
; pdev end address is: 0 (R0)
; pdev start address is: 32 (R8)
;usbd_hid_core.c, 335 :: 		
0x21E4	0x2181    MOVS	R1, #129
0x21E6	0x4640    MOV	R0, R8
0x21E8	0xF7FEFF5E  BL	__Lib_USB_32F10x_CL_DCD_EP_Close+0
;usbd_hid_core.c, 336 :: 		
0x21EC	0x2101    MOVS	R1, #1
0x21EE	0x4640    MOV	R0, R8
; pdev end address is: 32 (R8)
0x21F0	0xF7FEFF5A  BL	__Lib_USB_32F10x_CL_DCD_EP_Close+0
;usbd_hid_core.c, 339 :: 		
0x21F4	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 340 :: 		
L_end_USBD_HID_DeInit:
0x21F6	0xF8DDE000  LDR	LR, [SP, #0]
0x21FA	0xB001    ADD	SP, SP, #4
0x21FC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_HID_DeInit
__Lib_USB_32F10x_CL_DCD_EP_Close:
;usb_dcd.c, 194 :: 		
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x10A8	0xB081    SUB	SP, SP, #4
0x10AA	0xF8CDE000  STR	LR, [SP, #0]
0x10AE	0x4606    MOV	R6, R0
0x10B0	0xB2CF    UXTB	R7, R1
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 24 (R6)
; ep_addr start address is: 28 (R7)
;usb_dcd.c, 198 :: 		
0x10B2	0xF0070280  AND	R2, R7, #128
0x10B6	0xB2D2    UXTB	R2, R2
0x10B8	0x2A80    CMP	R2, #128
0x10BA	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Close196
;usb_dcd.c, 200 :: 		
0x10BC	0xF5067088  ADD	R0, R6, #272
0x10C0	0x300C    ADDS	R0, #12
0x10C2	0xF007037F  AND	R3, R7, #127
0x10C6	0xB2DB    UXTB	R3, R3
0x10C8	0x2228    MOVS	R2, #40
0x10CA	0x435A    MULS	R2, R3, R2
0x10CC	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
;usb_dcd.c, 201 :: 		
; ep end address is: 0 (R0)
0x10CE	0xE009    B	L___Lib_USB_32F10x_CL_DCD_EP_Close197
L___Lib_USB_32F10x_CL_DCD_EP_Close196:
;usb_dcd.c, 204 :: 		
0x10D0	0xF5067088  ADD	R0, R6, #272
0x10D4	0xF5007019  ADD	R0, R0, #612
0x10D8	0xF007037F  AND	R3, R7, #127
0x10DC	0xB2DB    UXTB	R3, R3
0x10DE	0x2228    MOVS	R2, #40
0x10E0	0x435A    MULS	R2, R3, R2
0x10E2	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
;usb_dcd.c, 205 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Close197:
;usb_dcd.c, 206 :: 		
; ep start address is: 0 (R0)
0x10E4	0xF007027F  AND	R2, R7, #127
0x10E8	0x7002    STRB	R2, [R0, #0]
;usb_dcd.c, 207 :: 		
0x10EA	0x1C43    ADDS	R3, R0, #1
0x10EC	0xF0070280  AND	R2, R7, #128
0x10F0	0xB2D2    UXTB	R2, R2
; ep_addr end address is: 28 (R7)
0x10F2	0x2A00    CMP	R2, #0
0x10F4	0xF2400200  MOVW	R2, #0
0x10F8	0xD000    BEQ	L___Lib_USB_32F10x_CL_DCD_EP_Close709
0x10FA	0x2201    MOVS	R2, #1
L___Lib_USB_32F10x_CL_DCD_EP_Close709:
0x10FC	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 208 :: 		
0x10FE	0x4601    MOV	R1, R0
; ep end address is: 0 (R0)
0x1100	0x4630    MOV	R0, R6
; pdev end address is: 24 (R6)
0x1102	0xF7FFFC9F  BL	__Lib_USB_32F10x_CL_USB_OTG_EPDeactivate+0
;usb_dcd.c, 209 :: 		
0x1106	0x2000    MOVS	R0, #0
;usb_dcd.c, 210 :: 		
L_end_DCD_EP_Close:
0x1108	0xF8DDE000  LDR	LR, [SP, #0]
0x110C	0xB001    ADD	SP, SP, #4
0x110E	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Close
__Lib_USB_32F10x_CL_USB_OTG_EPDeactivate:
;usb_core.c, 1534 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0A44	0xB083    SUB	SP, SP, #12
0x0A46	0x460D    MOV	R5, R1
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; ep start address is: 20 (R5)
;usb_core.c, 1536 :: 		
; status start address is: 4 (R1)
0x0A48	0x2100    MOVS	R1, #0
;usb_core.c, 1541 :: 		
0x0A4A	0x2200    MOVS	R2, #0
0x0A4C	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1542 :: 		
0x0A4E	0x2200    MOVS	R2, #0
0x0A50	0x9202    STR	R2, [SP, #8]
;usb_core.c, 1544 :: 		
0x0A52	0x1C6A    ADDS	R2, R5, #1
0x0A54	0x7812    LDRB	R2, [R2, #0]
0x0A56	0x2A01    CMP	R2, #1
0x0A58	0xD112    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPDeactivate108
;usb_core.c, 1546 :: 		
0x0A5A	0xF200020C  ADDW	R2, R0, #12
0x0A5E	0xF202040C  ADDW	R4, R2, #12
0x0A62	0x782B    LDRB	R3, [R5, #0]
; ep end address is: 20 (R5)
0x0A64	0x009A    LSLS	R2, R3, #2
0x0A66	0x18A2    ADDS	R2, R4, R2
0x0A68	0x6814    LDR	R4, [R2, #0]
; addr start address is: 16 (R4)
;usb_core.c, 1547 :: 		
0x0A6A	0x2201    MOVS	R2, #1
0x0A6C	0x409A    LSLS	R2, R3
0x0A6E	0xB293    UXTH	R3, R2
0x0A70	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A74	0xF363020F  BFI	R2, R3, #0, #16
0x0A78	0xF8AD2008  STRH	R2, [SP, #8]
;usb_core.c, 1548 :: 		
0x0A7C	0x4623    MOV	R3, R4
; addr end address is: 16 (R4)
0x0A7E	0xE011    B	L___Lib_USB_32F10x_CL_USB_OTG_EPDeactivate109
L___Lib_USB_32F10x_CL_USB_OTG_EPDeactivate108:
;usb_core.c, 1551 :: 		
; ep start address is: 20 (R5)
0x0A80	0xF200020C  ADDW	R2, R0, #12
0x0A84	0xF2020448  ADDW	R4, R2, #72
0x0A88	0x782B    LDRB	R3, [R5, #0]
; ep end address is: 20 (R5)
0x0A8A	0x009A    LSLS	R2, R3, #2
0x0A8C	0x18A2    ADDS	R2, R4, R2
0x0A8E	0x6812    LDR	R2, [R2, #0]
; addr start address is: 16 (R4)
0x0A90	0x4614    MOV	R4, R2
;usb_core.c, 1552 :: 		
0x0A92	0x2201    MOVS	R2, #1
0x0A94	0x409A    LSLS	R2, R3
0x0A96	0xB292    UXTH	R2, R2
0x0A98	0xB293    UXTH	R3, R2
0x0A9A	0x9A02    LDR	R2, [SP, #8]
0x0A9C	0xF363421F  BFI	R2, R3, #16, #16
0x0AA0	0x9202    STR	R2, [SP, #8]
; addr end address is: 16 (R4)
0x0AA2	0x4623    MOV	R3, R4
;usb_core.c, 1553 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPDeactivate109:
;usb_core.c, 1554 :: 		
; addr start address is: 12 (R3)
0x0AA4	0xF89D2005  LDRB	R2, [SP, #5]
0x0AA8	0xF36F12C7  BFC	R2, #7, #1
0x0AAC	0xF88D2005  STRB	R2, [SP, #5]
;usb_core.c, 1555 :: 		
0x0AB0	0x9A01    LDR	R2, [SP, #4]
0x0AB2	0x601A    STR	R2, [R3, #0]
; addr end address is: 12 (R3)
;usb_core.c, 1565 :: 		
0x0AB4	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x0AB8	0x1D12    ADDS	R2, R2, #4
0x0ABA	0x6812    LDR	R2, [R2, #0]
0x0ABC	0xF202041C  ADDW	R4, R2, #28
0x0AC0	0x6823    LDR	R3, [R4, #0]
0x0AC2	0x9A02    LDR	R2, [SP, #8]
0x0AC4	0x43D2    MVN	R2, R2
0x0AC6	0xEA030202  AND	R2, R3, R2, LSL #0
0x0ACA	0x6022    STR	R2, [R4, #0]
;usb_core.c, 1566 :: 		
0x0ACC	0xB2C8    UXTB	R0, R1
; status end address is: 4 (R1)
;usb_core.c, 1567 :: 		
L_end_USB_OTG_EPDeactivate:
0x0ACE	0xB003    ADD	SP, SP, #12
0x0AD0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPDeactivate
__Lib_USB_32F10x_CL_USBD_HID_DataIn:
;usbd_hid_core.c, 472 :: 		
; pdev start address is: 0 (R0)
0x2AE8	0xB081    SUB	SP, SP, #4
0x2AEA	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_hid_core.c, 477 :: 		
0x2AEE	0x2181    MOVS	R1, #129
; pdev end address is: 0 (R0)
0x2AF0	0xF7FEFCEE  BL	__Lib_USB_32F10x_CL_DCD_EP_Flush+0
;usbd_hid_core.c, 478 :: 		
0x2AF4	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 479 :: 		
L_end_USBD_HID_DataIn:
0x2AF6	0xF8DDE000  LDR	LR, [SP, #0]
0x2AFA	0xB001    ADD	SP, SP, #4
0x2AFC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_HID_DataIn
__Lib_USB_32F10x_CL_DCD_EP_Flush:
;usb_dcd.c, 350 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x14D0	0xB081    SUB	SP, SP, #4
0x14D2	0xF8CDE000  STR	LR, [SP, #0]
0x14D6	0x4605    MOV	R5, R0
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; epnum start address is: 4 (R1)
;usb_dcd.c, 353 :: 		
0x14D8	0xF0010280  AND	R2, R1, #128
0x14DC	0xB2D2    UXTB	R2, R2
0x14DE	0x2A80    CMP	R2, #128
0x14E0	0xD107    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Flush207
;usb_dcd.c, 355 :: 		
0x14E2	0xF001027F  AND	R2, R1, #127
0x14E6	0xB2D2    UXTB	R2, R2
; epnum end address is: 4 (R1)
0x14E8	0xB2D1    UXTB	R1, R2
0x14EA	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x14EC	0xF7FFF922  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo+0
;usb_dcd.c, 356 :: 		
0x14F0	0xE002    B	L___Lib_USB_32F10x_CL_DCD_EP_Flush208
L___Lib_USB_32F10x_CL_DCD_EP_Flush207:
;usb_dcd.c, 359 :: 		
; pdev start address is: 20 (R5)
0x14F2	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x14F4	0xF7FFF8EC  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo+0
;usb_dcd.c, 360 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Flush208:
;usb_dcd.c, 362 :: 		
0x14F8	0x2000    MOVS	R0, #0
;usb_dcd.c, 363 :: 		
L_end_DCD_EP_Flush:
0x14FA	0xF8DDE000  LDR	LR, [SP, #0]
0x14FE	0xB001    ADD	SP, SP, #4
0x1500	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Flush
__Lib_USB_32F10x_CL_USBD_GEN_Init:
;usbd_gen_core.c, 64 :: 		
; pdev start address is: 0 (R0)
0x2B40	0xB081    SUB	SP, SP, #4
0x2B42	0xF8CDE000  STR	LR, [SP, #0]
0x2B46	0x4683    MOV	R11, R0
; pdev end address is: 0 (R0)
; pdev start address is: 44 (R11)
;usbd_gen_core.c, 67 :: 		
0x2B48	0x4A0C    LDR	R2, [PC, #48]
0x2B4A	0x6812    LDR	R2, [R2, #0]
0x2B4C	0x2340    MOVS	R3, #64
0x2B4E	0x2101    MOVS	R1, #1
0x2B50	0x4658    MOV	R0, R11
0x2B52	0xF7FEFBFD  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
;usbd_gen_core.c, 73 :: 		
0x2B56	0x4A0A    LDR	R2, [PC, #40]
0x2B58	0x8812    LDRH	R2, [R2, #0]
;usbd_gen_core.c, 74 :: 		
0x2B5A	0x2303    MOVS	R3, _USB_TRANSFER_TYPE
;usbd_gen_core.c, 73 :: 		
;usbd_gen_core.c, 72 :: 		
0x2B5C	0x2181    MOVS	R1, #129
;usbd_gen_core.c, 71 :: 		
0x2B5E	0x4658    MOV	R0, R11
;usbd_gen_core.c, 74 :: 		
0x2B60	0xF7FEFC72  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_gen_core.c, 79 :: 		
0x2B64	0x4A06    LDR	R2, [PC, #24]
0x2B66	0x8812    LDRH	R2, [R2, #0]
;usbd_gen_core.c, 80 :: 		
0x2B68	0x2303    MOVS	R3, _USB_TRANSFER_TYPE
;usbd_gen_core.c, 79 :: 		
;usbd_gen_core.c, 78 :: 		
0x2B6A	0x2101    MOVS	R1, #1
;usbd_gen_core.c, 77 :: 		
0x2B6C	0x4658    MOV	R0, R11
; pdev end address is: 44 (R11)
;usbd_gen_core.c, 80 :: 		
0x2B6E	0xF7FEFC6B  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_gen_core.c, 82 :: 		
0x2B72	0x2000    MOVS	R0, #0
;usbd_gen_core.c, 83 :: 		
L_end_USBD_GEN_Init:
0x2B74	0xF8DDE000  LDR	LR, [SP, #0]
0x2B78	0xB001    ADD	SP, SP, #4
0x2B7A	0x4770    BX	LR
0x2B7C	0x00AC2000  	__Lib_USB_32F10x_CL_USB_Read_Buffer+0
0x2B80	0x00AA2000  	__Lib_USB_32F10x_CL_wMaxPacketSize+0
; end of __Lib_USB_32F10x_CL_USBD_GEN_Init
__Lib_USB_32F10x_CL_USBD_GEN_DeInit:
;usbd_gen_core.c, 93 :: 		
; pdev start address is: 0 (R0)
0x2B1C	0xB081    SUB	SP, SP, #4
0x2B1E	0xF8CDE000  STR	LR, [SP, #0]
0x2B22	0x4680    MOV	R8, R0
; pdev end address is: 0 (R0)
; pdev start address is: 32 (R8)
;usbd_gen_core.c, 96 :: 		
0x2B24	0x2181    MOVS	R1, #129
0x2B26	0x4640    MOV	R0, R8
0x2B28	0xF7FEFABE  BL	__Lib_USB_32F10x_CL_DCD_EP_Close+0
;usbd_gen_core.c, 97 :: 		
0x2B2C	0x2101    MOVS	R1, #1
0x2B2E	0x4640    MOV	R0, R8
; pdev end address is: 32 (R8)
0x2B30	0xF7FEFABA  BL	__Lib_USB_32F10x_CL_DCD_EP_Close+0
;usbd_gen_core.c, 100 :: 		
0x2B34	0x2000    MOVS	R0, #0
;usbd_gen_core.c, 101 :: 		
L_end_USBD_GEN_DeInit:
0x2B36	0xF8DDE000  LDR	LR, [SP, #0]
0x2B3A	0xB001    ADD	SP, SP, #4
0x2B3C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_GEN_DeInit
__Lib_USB_32F10x_CL_USBD_GEN_DataIn:
;usbd_gen_core.c, 216 :: 		
; pdev start address is: 0 (R0)
0x293C	0xB081    SUB	SP, SP, #4
0x293E	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_gen_core.c, 221 :: 		
0x2942	0x2181    MOVS	R1, #129
; pdev end address is: 0 (R0)
0x2944	0xF7FEFDC4  BL	__Lib_USB_32F10x_CL_DCD_EP_Flush+0
;usbd_gen_core.c, 222 :: 		
0x2948	0x2000    MOVS	R0, #0
;usbd_gen_core.c, 223 :: 		
L_end_USBD_GEN_DataIn:
0x294A	0xF8DDE000  LDR	LR, [SP, #0]
0x294E	0xB001    ADD	SP, SP, #4
0x2950	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_GEN_DataIn
__Lib_USB_32F10x_CL_USBD_CtlContinueRx:
;usbd_ioreq.c, 167 :: 		
; len start address is: 8 (R2)
; pbuf start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2954	0xB081    SUB	SP, SP, #4
0x2956	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 8 (R2)
; pbuf end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; pbuf start address is: 4 (R1)
; len start address is: 8 (R2)
;usbd_ioreq.c, 169 :: 		
; ret start address is: 44 (R11)
0x295A	0xF2400B00  MOVW	R11, #0
;usbd_ioreq.c, 174 :: 		
0x295E	0xB293    UXTH	R3, R2
; len end address is: 8 (R2)
;usbd_ioreq.c, 173 :: 		
0x2960	0x460A    MOV	R2, R1
; pbuf end address is: 4 (R1)
;usbd_ioreq.c, 172 :: 		
0x2962	0x2100    MOVS	R1, #0
;usbd_ioreq.c, 171 :: 		
; pdev end address is: 0 (R0)
;usbd_ioreq.c, 174 :: 		
0x2964	0xF7FEFCF4  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
;usbd_ioreq.c, 175 :: 		
0x2968	0xFA5FF08B  UXTB	R0, R11
; ret end address is: 44 (R11)
;usbd_ioreq.c, 176 :: 		
L_end_USBD_CtlContinueRx:
0x296C	0xF8DDE000  LDR	LR, [SP, #0]
0x2970	0xB001    ADD	SP, SP, #4
0x2972	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlContinueRx
__Lib_USB_32F10x_CL_USBD_CtlSendStatus:
;usbd_ioreq.c, 183 :: 		
; pdev start address is: 0 (R0)
0x2974	0xB081    SUB	SP, SP, #4
0x2976	0xF8CDE000  STR	LR, [SP, #0]
0x297A	0x4683    MOV	R11, R0
; pdev end address is: 0 (R0)
; pdev start address is: 44 (R11)
;usbd_ioreq.c, 185 :: 		
; ret start address is: 48 (R12)
0x297C	0xF2400C00  MOVW	R12, #0
;usbd_ioreq.c, 186 :: 		
0x2980	0xF50B7188  ADD	R1, R11, #272
0x2984	0x1C4A    ADDS	R2, R1, #1
0x2986	0x2104    MOVS	R1, #4
0x2988	0x7011    STRB	R1, [R2, #0]
;usbd_ioreq.c, 190 :: 		
0x298A	0x2300    MOVS	R3, #0
;usbd_ioreq.c, 189 :: 		
0x298C	0x2200    MOVS	R2, #0
;usbd_ioreq.c, 188 :: 		
0x298E	0x2100    MOVS	R1, #0
;usbd_ioreq.c, 187 :: 		
0x2990	0x4658    MOV	R0, R11
;usbd_ioreq.c, 190 :: 		
0x2992	0xF7FEFED9  BL	__Lib_USB_32F10x_CL_DCD_EP_Tx+0
;usbd_ioreq.c, 192 :: 		
0x2996	0x4658    MOV	R0, R11
; pdev end address is: 44 (R11)
0x2998	0xF7FEFF0A  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usbd_ioreq.c, 194 :: 		
0x299C	0xFA5FF08C  UXTB	R0, R12
; ret end address is: 48 (R12)
;usbd_ioreq.c, 195 :: 		
L_end_USBD_CtlSendStatus:
0x29A0	0xF8DDE000  LDR	LR, [SP, #0]
0x29A4	0xB001    ADD	SP, SP, #4
0x29A6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlSendStatus
__Lib_USB_32F10x_CL_DCD_EP_Tx:
;usb_dcd.c, 264 :: 		
; buf_len start address is: 12 (R3)
; pbuf start address is: 8 (R2)
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1748	0xB081    SUB	SP, SP, #4
0x174A	0xF8CDE000  STR	LR, [SP, #0]
0x174E	0x4681    MOV	R9, R0
; buf_len end address is: 12 (R3)
; pbuf end address is: 8 (R2)
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 36 (R9)
; ep_addr start address is: 4 (R1)
; pbuf start address is: 8 (R2)
; buf_len start address is: 12 (R3)
;usb_dcd.c, 268 :: 		
0x1750	0xF5097488  ADD	R4, R9, #272
0x1754	0xF204060C  ADDW	R6, R4, #12
0x1758	0xF001057F  AND	R5, R1, #127
0x175C	0xB2ED    UXTB	R5, R5
0x175E	0x2428    MOVS	R4, #40
0x1760	0x436C    MULS	R4, R5, R4
0x1762	0x1934    ADDS	R4, R6, R4
; ep start address is: 40 (R10)
0x1764	0x46A2    MOV	R10, R4
;usb_dcd.c, 271 :: 		
0x1766	0x1C65    ADDS	R5, R4, #1
0x1768	0x2401    MOVS	R4, #1
0x176A	0x702C    STRB	R4, [R5, #0]
;usb_dcd.c, 272 :: 		
0x176C	0xF001047F  AND	R4, R1, #127
; ep_addr end address is: 4 (R1)
0x1770	0xF88A4000  STRB	R4, [R10, #0]
;usb_dcd.c, 273 :: 		
0x1774	0xF10A040C  ADD	R4, R10, #12
0x1778	0x6022    STR	R2, [R4, #0]
;usb_dcd.c, 274 :: 		
0x177A	0xF10A0410  ADD	R4, R10, #16
0x177E	0x6022    STR	R2, [R4, #0]
; pbuf end address is: 8 (R2)
;usb_dcd.c, 275 :: 		
0x1780	0xF10A0518  ADD	R5, R10, #24
0x1784	0x2400    MOVS	R4, #0
0x1786	0x602C    STR	R4, [R5, #0]
;usb_dcd.c, 276 :: 		
0x1788	0xF10A0414  ADD	R4, R10, #20
0x178C	0x6023    STR	R3, [R4, #0]
; buf_len end address is: 12 (R3)
;usb_dcd.c, 278 :: 		
0x178E	0xF89A4000  LDRB	R4, [R10, #0]
0x1792	0xB924    CBNZ	R4, L___Lib_USB_32F10x_CL_DCD_EP_Tx201
;usb_dcd.c, 280 :: 		
0x1794	0x4651    MOV	R1, R10
; ep end address is: 40 (R10)
0x1796	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x1798	0xF7FFF806  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer+0
;usb_dcd.c, 281 :: 		
0x179C	0xE003    B	L___Lib_USB_32F10x_CL_DCD_EP_Tx202
L___Lib_USB_32F10x_CL_DCD_EP_Tx201:
;usb_dcd.c, 284 :: 		
; ep start address is: 40 (R10)
; pdev start address is: 36 (R9)
0x179E	0x4651    MOV	R1, R10
; ep end address is: 40 (R10)
0x17A0	0x4648    MOV	R0, R9
; pdev end address is: 36 (R9)
0x17A2	0xF7FFFA21  BL	__Lib_USB_32F10x_CL_USB_OTG_EPStartXfer+0
;usb_dcd.c, 285 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Tx202:
;usb_dcd.c, 286 :: 		
0x17A6	0x2000    MOVS	R0, #0
;usb_dcd.c, 287 :: 		
L_end_DCD_EP_Tx:
0x17A8	0xF8DDE000  LDR	LR, [SP, #0]
0x17AC	0xB001    ADD	SP, SP, #4
0x17AE	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Tx
__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart:
;usb_core.c, 1920 :: 		
; pdev start address is: 0 (R0)
0x17B0	0xB084    SUB	SP, SP, #16
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 1923 :: 		
0x17B2	0x2100    MOVS	R1, #0
0x17B4	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1924 :: 		
0x17B6	0x2203    MOVS	R2, #3
0x17B8	0x9902    LDR	R1, [SP, #8]
0x17BA	0xF362719F  BFI	R1, R2, #30, #2
0x17BE	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1925 :: 		
0x17C0	0x2201    MOVS	R2, #1
0x17C2	0x9902    LDR	R1, [SP, #8]
0x17C4	0xF36241D4  BFI	R1, R2, #19, #2
0x17C8	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1926 :: 		
0x17CA	0x2218    MOVS	R2, #24
0x17CC	0xF89D1008  LDRB	R1, [SP, #8]
0x17D0	0xF3620106  BFI	R1, R2, #0, #7
0x17D4	0xF88D1008  STRB	R1, [SP, #8]
;usb_core.c, 1927 :: 		
0x17D8	0xF200010C  ADDW	R1, R0, #12
0x17DC	0x3148    ADDS	R1, #72
0x17DE	0x6809    LDR	R1, [R1, #0]
0x17E0	0xF2010210  ADDW	R2, R1, #16
0x17E4	0x9902    LDR	R1, [SP, #8]
0x17E6	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1929 :: 		
0x17E8	0x1CC1    ADDS	R1, R0, #3
0x17EA	0x7809    LDRB	R1, [R1, #0]
0x17EC	0x2901    CMP	R1, #1
0x17EE	0xD11F    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart149
;usb_core.c, 1932 :: 		
0x17F0	0x2100    MOVS	R1, #0
0x17F2	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1933 :: 		
0x17F4	0xF200010C  ADDW	R1, R0, #12
0x17F8	0x3148    ADDS	R1, #72
0x17FA	0x6809    LDR	R1, [R1, #0]
0x17FC	0xF2010214  ADDW	R2, R1, #20
0x1800	0xF5007188  ADD	R1, R0, #272
0x1804	0xF20141BC  ADDW	R1, R1, #1212
0x1808	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1937 :: 		
0x180A	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x180E	0xF2010248  ADDW	R2, R1, #72
0x1812	0x6811    LDR	R1, [R2, #0]
0x1814	0x6809    LDR	R1, [R1, #0]
0x1816	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1938 :: 		
0x1818	0xF89D1007  LDRB	R1, [SP, #7]
0x181C	0xF0410180  ORR	R1, R1, #128
0x1820	0xF88D1007  STRB	R1, [SP, #7]
;usb_core.c, 1939 :: 		
0x1824	0xF04F2180  MOV	R1, #-2147450880
0x1828	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1940 :: 		
0x182A	0x6812    LDR	R2, [R2, #0]
0x182C	0x9901    LDR	R1, [SP, #4]
0x182E	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1941 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart149:
;usb_core.c, 1942 :: 		
L_end_USB_OTG_EP0_OutStart:
0x1830	0xB004    ADD	SP, SP, #16
0x1832	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart
__Lib_USB_32F10x_CL_USBD_DataInStage:
;usbd_core.c, 260 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x5330	0xB082    SUB	SP, SP, #8
0x5332	0xF8CDE000  STR	LR, [SP, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usbd_core.c, 264 :: 		
0x5336	0x2900    CMP	R1, #0
0x5338	0xF0408086  BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage233
; epnum end address is: 4 (R1)
;usbd_core.c, 266 :: 		
0x533C	0xF5007388  ADD	R3, R0, #272
0x5340	0xF203020C  ADDW	R2, R3, #12
; ep start address is: 48 (R12)
0x5344	0x4694    MOV	R12, R2
;usbd_core.c, 267 :: 		
0x5346	0x1C5A    ADDS	R2, R3, #1
0x5348	0x7812    LDRB	R2, [R2, #0]
0x534A	0x2A02    CMP	R2, #2
0x534C	0xF040806C  BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage234
;usbd_core.c, 269 :: 		
0x5350	0xF10C021C  ADD	R2, R12, #28
0x5354	0x6813    LDR	R3, [R2, #0]
0x5356	0xF10C0208  ADD	R2, R12, #8
0x535A	0x6812    LDR	R2, [R2, #0]
0x535C	0x4293    CMP	R3, R2
0x535E	0xD921    BLS	L___Lib_USB_32F10x_CL_USBD_DataInStage235
;usbd_core.c, 271 :: 		
0x5360	0xF10C041C  ADD	R4, R12, #28
0x5364	0xF10C0208  ADD	R2, R12, #8
0x5368	0x6813    LDR	R3, [R2, #0]
0x536A	0x6822    LDR	R2, [R4, #0]
0x536C	0x1AD2    SUB	R2, R2, R3
0x536E	0x6022    STR	R2, [R4, #0]
;usbd_core.c, 272 :: 		
0x5370	0x1CC2    ADDS	R2, R0, #3
0x5372	0x7812    LDRB	R2, [R2, #0]
0x5374	0x2A01    CMP	R2, #1
0x5376	0xD107    BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage236
;usbd_core.c, 275 :: 		
0x5378	0xF10C040C  ADD	R4, R12, #12
0x537C	0xF10C0208  ADD	R2, R12, #8
0x5380	0x6813    LDR	R3, [R2, #0]
0x5382	0x6822    LDR	R2, [R4, #0]
0x5384	0x18D2    ADDS	R2, R2, R3
0x5386	0x6022    STR	R2, [R4, #0]
;usbd_core.c, 276 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage236:
;usbd_core.c, 279 :: 		
0x5388	0xF10C021C  ADD	R2, R12, #28
0x538C	0x6812    LDR	R2, [R2, #0]
0x538E	0xB293    UXTH	R3, R2
;usbd_core.c, 278 :: 		
0x5390	0xF10C020C  ADD	R2, R12, #12
; ep end address is: 48 (R12)
0x5394	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 279 :: 		
0x5396	0x9001    STR	R0, [SP, #4]
;usbd_core.c, 278 :: 		
0x5398	0x4611    MOV	R1, R2
;usbd_core.c, 279 :: 		
0x539A	0xB29A    UXTH	R2, R3
;usbd_core.c, 277 :: 		
;usbd_core.c, 279 :: 		
0x539C	0xF7FDFABE  BL	__Lib_USB_32F10x_CL_USBD_CtlContinueSendData+0
0x53A0	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 280 :: 		
0x53A2	0xE041    B	L___Lib_USB_32F10x_CL_USBD_DataInStage237
L___Lib_USB_32F10x_CL_USBD_DataInStage235:
;usbd_core.c, 283 :: 		
; ep start address is: 48 (R12)
0x53A4	0xF10C0220  ADD	R2, R12, #32
0x53A8	0x6814    LDR	R4, [R2, #0]
0x53AA	0xF10C0208  ADD	R2, R12, #8
0x53AE	0x6813    LDR	R3, [R2, #0]
0x53B0	0xFBB4F2F3  UDIV	R2, R4, R3
0x53B4	0xFB034212  MLS	R2, R3, R2, R4
;usbd_core.c, 284 :: 		
0x53B8	0xB9D2    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_DataInStage600
0x53BA	0xF10C0220  ADD	R2, R12, #32
0x53BE	0x6813    LDR	R3, [R2, #0]
0x53C0	0xF10C0208  ADD	R2, R12, #8
0x53C4	0x6812    LDR	R2, [R2, #0]
0x53C6	0x4293    CMP	R3, R2
0x53C8	0xD312    BCC	L___Lib_USB_32F10x_CL_USBD_DataInStage599
;usbd_core.c, 285 :: 		
0x53CA	0xF10C0220  ADD	R2, R12, #32
0x53CE	0x6813    LDR	R3, [R2, #0]
0x53D0	0xF10C0224  ADD	R2, R12, #36
0x53D4	0x6812    LDR	R2, [R2, #0]
0x53D6	0x4293    CMP	R3, R2
0x53D8	0xD20A    BCS	L___Lib_USB_32F10x_CL_USBD_DataInStage598
L___Lib_USB_32F10x_CL_USBD_DataInStage597:
;usbd_core.c, 288 :: 		
0x53DA	0x9001    STR	R0, [SP, #4]
0x53DC	0x2200    MOVS	R2, #0
0x53DE	0x2100    MOVS	R1, #0
0x53E0	0xF7FDFA9C  BL	__Lib_USB_32F10x_CL_USBD_CtlContinueSendData+0
0x53E4	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 289 :: 		
0x53E6	0xF10C0324  ADD	R3, R12, #36
; ep end address is: 48 (R12)
0x53EA	0x2200    MOVS	R2, #0
0x53EC	0x601A    STR	R2, [R3, #0]
;usbd_core.c, 290 :: 		
0x53EE	0xE01B    B	L___Lib_USB_32F10x_CL_USBD_DataInStage241
;usbd_core.c, 284 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage600:
L___Lib_USB_32F10x_CL_USBD_DataInStage599:
;usbd_core.c, 285 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage598:
;usbd_core.c, 293 :: 		
0x53F0	0xF5007288  ADD	R2, R0, #272
0x53F4	0xF20242D4  ADDW	R2, R2, #1236
0x53F8	0x6812    LDR	R2, [R2, #0]
0x53FA	0x320C    ADDS	R2, #12
0x53FC	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 294 :: 		
0x53FE	0xB17A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_DataInStage602
0x5400	0xF5007288  ADD	R2, R0, #272
0x5404	0x1C92    ADDS	R2, R2, #2
0x5406	0x7812    LDRB	R2, [R2, #0]
0x5408	0x2A03    CMP	R2, #3
0x540A	0xD109    BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage601
L___Lib_USB_32F10x_CL_USBD_DataInStage596:
;usbd_core.c, 296 :: 		
0x540C	0xF5007288  ADD	R2, R0, #272
0x5410	0xF20242D4  ADDW	R2, R2, #1236
0x5414	0x6812    LDR	R2, [R2, #0]
0x5416	0x320C    ADDS	R2, #12
0x5418	0x6812    LDR	R2, [R2, #0]
0x541A	0x9001    STR	R0, [SP, #4]
0x541C	0x4790    BLX	R2
0x541E	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 294 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage602:
L___Lib_USB_32F10x_CL_USBD_DataInStage601:
;usbd_core.c, 298 :: 		
0x5420	0x9001    STR	R0, [SP, #4]
0x5422	0xF7FDFAC1  BL	__Lib_USB_32F10x_CL_USBD_CtlReceiveStatus+0
0x5426	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 299 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage241:
;usbd_core.c, 300 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage237:
;usbd_core.c, 301 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage234:
;usbd_core.c, 302 :: 		
0x5428	0xF5007288  ADD	R2, R0, #272
0x542C	0x1D92    ADDS	R2, R2, #6
0x542E	0x7812    LDRB	R2, [R2, #0]
0x5430	0x2A01    CMP	R2, #1
0x5432	0xD108    BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage245
;usbd_core.c, 304 :: 		
0x5434	0x9001    STR	R0, [SP, #4]
0x5436	0xF7FDFB63  BL	__Lib_USB_32F10x_CL_USBD_RunTestMode+0
0x543A	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 305 :: 		
0x543C	0xF5007288  ADD	R2, R0, #272
; pdev end address is: 0 (R0)
0x5440	0x1D93    ADDS	R3, R2, #6
0x5442	0x2200    MOVS	R2, #0
0x5444	0x701A    STRB	R2, [R3, #0]
;usbd_core.c, 306 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage245:
;usbd_core.c, 307 :: 		
0x5446	0xE015    B	L___Lib_USB_32F10x_CL_USBD_DataInStage246
L___Lib_USB_32F10x_CL_USBD_DataInStage233:
;usbd_core.c, 308 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x5448	0xF5007288  ADD	R2, R0, #272
0x544C	0xF20242D4  ADDW	R2, R2, #1236
0x5450	0x6812    LDR	R2, [R2, #0]
0x5452	0x3214    ADDS	R2, #20
0x5454	0x6812    LDR	R2, [R2, #0]
;usbd_core.c, 309 :: 		
0x5456	0xB16A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_DataInStage604
0x5458	0xF5007288  ADD	R2, R0, #272
0x545C	0x1C92    ADDS	R2, R2, #2
0x545E	0x7812    LDRB	R2, [R2, #0]
0x5460	0x2A03    CMP	R2, #3
0x5462	0xD107    BNE	L___Lib_USB_32F10x_CL_USBD_DataInStage603
L___Lib_USB_32F10x_CL_USBD_DataInStage595:
;usbd_core.c, 311 :: 		
0x5464	0xF5007288  ADD	R2, R0, #272
0x5468	0xF20242D4  ADDW	R2, R2, #1236
0x546C	0x6812    LDR	R2, [R2, #0]
0x546E	0x3214    ADDS	R2, #20
0x5470	0x6812    LDR	R2, [R2, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x5472	0x4790    BLX	R2
;usbd_core.c, 309 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage604:
L___Lib_USB_32F10x_CL_USBD_DataInStage603:
;usbd_core.c, 312 :: 		
L___Lib_USB_32F10x_CL_USBD_DataInStage246:
;usbd_core.c, 313 :: 		
0x5474	0x2000    MOVS	R0, #0
;usbd_core.c, 314 :: 		
L_end_USBD_DataInStage:
0x5476	0xF8DDE000  LDR	LR, [SP, #0]
0x547A	0xB002    ADD	SP, SP, #8
0x547C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DataInStage
__Lib_USB_32F10x_CL_USBD_CtlContinueSendData:
;usbd_ioreq.c, 120 :: 		
; len start address is: 8 (R2)
; pbuf start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x291C	0xB081    SUB	SP, SP, #4
0x291E	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 8 (R2)
; pbuf end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; pbuf start address is: 4 (R1)
; len start address is: 8 (R2)
;usbd_ioreq.c, 122 :: 		
; ret start address is: 44 (R11)
0x2922	0xF2400B00  MOVW	R11, #0
;usbd_ioreq.c, 124 :: 		
0x2926	0xB293    UXTH	R3, R2
; len end address is: 8 (R2)
0x2928	0x460A    MOV	R2, R1
; pbuf end address is: 4 (R1)
0x292A	0x2100    MOVS	R1, #0
; pdev end address is: 0 (R0)
0x292C	0xF7FEFF0C  BL	__Lib_USB_32F10x_CL_DCD_EP_Tx+0
;usbd_ioreq.c, 127 :: 		
0x2930	0xFA5FF08B  UXTB	R0, R11
; ret end address is: 44 (R11)
;usbd_ioreq.c, 128 :: 		
L_end_USBD_CtlContinueSendData:
0x2934	0xF8DDE000  LDR	LR, [SP, #0]
0x2938	0xB001    ADD	SP, SP, #4
0x293A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlContinueSendData
__Lib_USB_32F10x_CL_USBD_CtlReceiveStatus:
;usbd_ioreq.c, 203 :: 		
; pdev start address is: 0 (R0)
0x29A8	0xB081    SUB	SP, SP, #4
0x29AA	0xF8CDE000  STR	LR, [SP, #0]
0x29AE	0x4683    MOV	R11, R0
; pdev end address is: 0 (R0)
; pdev start address is: 44 (R11)
;usbd_ioreq.c, 205 :: 		
; ret start address is: 48 (R12)
0x29B0	0xF2400C00  MOVW	R12, #0
;usbd_ioreq.c, 206 :: 		
0x29B4	0xF50B7188  ADD	R1, R11, #272
0x29B8	0x1C4A    ADDS	R2, R1, #1
0x29BA	0x2105    MOVS	R1, #5
0x29BC	0x7011    STRB	R1, [R2, #0]
;usbd_ioreq.c, 210 :: 		
0x29BE	0x2300    MOVS	R3, #0
;usbd_ioreq.c, 209 :: 		
0x29C0	0x2200    MOVS	R2, #0
;usbd_ioreq.c, 208 :: 		
0x29C2	0x2100    MOVS	R1, #0
;usbd_ioreq.c, 207 :: 		
0x29C4	0x4658    MOV	R0, R11
;usbd_ioreq.c, 210 :: 		
0x29C6	0xF7FEFCC3  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
;usbd_ioreq.c, 212 :: 		
0x29CA	0x4658    MOV	R0, R11
; pdev end address is: 44 (R11)
0x29CC	0xF7FEFEF0  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usbd_ioreq.c, 214 :: 		
0x29D0	0xFA5FF08C  UXTB	R0, R12
; ret end address is: 48 (R12)
;usbd_ioreq.c, 215 :: 		
L_end_USBD_CtlReceiveStatus:
0x29D4	0xF8DDE000  LDR	LR, [SP, #0]
0x29D8	0xB001    ADD	SP, SP, #4
0x29DA	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlReceiveStatus
__Lib_USB_32F10x_CL_USBD_RunTestMode:
;usbd_core.c, 325 :: 		
; pdev start address is: 0 (R0)
0x2B00	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 327 :: 		
0x2B02	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x2B06	0x1D09    ADDS	R1, R1, #4
0x2B08	0x6809    LDR	R1, [R1, #0]
0x2B0A	0x1D0A    ADDS	R2, R1, #4
0x2B0C	0x4902    LDR	R1, [PC, #8]
0x2B0E	0x6809    LDR	R1, [R1, #0]
0x2B10	0x6011    STR	R1, [R2, #0]
;usbd_core.c, 328 :: 		
0x2B12	0x2000    MOVS	R0, #0
;usbd_core.c, 329 :: 		
L_end_USBD_RunTestMode:
0x2B14	0xB001    ADD	SP, SP, #4
0x2B16	0x4770    BX	LR
0x2B18	0x03582000  	__Lib_USB_32F10x_CL_SET_TEST_MODE+0
; end of __Lib_USB_32F10x_CL_USBD_RunTestMode
__Lib_USB_32F10x_CL_USBD_SetupStage:
;usbd_core.c, 178 :: 		
; pdev start address is: 0 (R0)
0x5590	0xB085    SUB	SP, SP, #20
0x5592	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 182 :: 		
0x5596	0xA902    ADD	R1, SP, #8
0x5598	0x9001    STR	R0, [SP, #4]
0x559A	0xF7FDFA1F  BL	__Lib_USB_32F10x_CL_USBD_ParseSetupRequest+0
0x559E	0x9801    LDR	R0, [SP, #4]
;usbd_core.c, 184 :: 		
0x55A0	0xF89D1008  LDRB	R1, [SP, #8]
0x55A4	0xF001011F  AND	R1, R1, #31
0x55A8	0xF88D1010  STRB	R1, [SP, #16]
0x55AC	0xE012    B	L___Lib_USB_32F10x_CL_USBD_SetupStage213
;usbd_core.c, 186 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage215:
;usbd_core.c, 187 :: 		
0x55AE	0xA902    ADD	R1, SP, #8
; pdev end address is: 0 (R0)
0x55B0	0xF7FDFA5C  BL	__Lib_USB_32F10x_CL_USBD_StdDevReq+0
;usbd_core.c, 188 :: 		
0x55B4	0xE017    B	L___Lib_USB_32F10x_CL_USBD_SetupStage214
;usbd_core.c, 190 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage216:
;usbd_core.c, 191 :: 		
; pdev start address is: 0 (R0)
0x55B6	0xA902    ADD	R1, SP, #8
; pdev end address is: 0 (R0)
0x55B8	0xF7FDFAE4  BL	__Lib_USB_32F10x_CL_USBD_StdItfReq+0
;usbd_core.c, 192 :: 		
0x55BC	0xE013    B	L___Lib_USB_32F10x_CL_USBD_SetupStage214
;usbd_core.c, 194 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage217:
;usbd_core.c, 195 :: 		
; pdev start address is: 0 (R0)
0x55BE	0xA902    ADD	R1, SP, #8
; pdev end address is: 0 (R0)
0x55C0	0xF7FDFB1A  BL	__Lib_USB_32F10x_CL_USBD_StdEPReq+0
;usbd_core.c, 196 :: 		
0x55C4	0xE00F    B	L___Lib_USB_32F10x_CL_USBD_SetupStage214
;usbd_core.c, 198 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage218:
;usbd_core.c, 199 :: 		
; pdev start address is: 0 (R0)
0x55C6	0xF89D1008  LDRB	R1, [SP, #8]
0x55CA	0xF0010180  AND	R1, R1, #128
; pdev end address is: 0 (R0)
0x55CE	0xF7FAFE3D  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_core.c, 200 :: 		
0x55D2	0xE008    B	L___Lib_USB_32F10x_CL_USBD_SetupStage214
;usbd_core.c, 201 :: 		
L___Lib_USB_32F10x_CL_USBD_SetupStage213:
; pdev start address is: 0 (R0)
0x55D4	0xF89D1010  LDRB	R1, [SP, #16]
0x55D8	0x2900    CMP	R1, #0
0x55DA	0xD0E8    BEQ	L___Lib_USB_32F10x_CL_USBD_SetupStage215
0x55DC	0x2901    CMP	R1, #1
0x55DE	0xD0EA    BEQ	L___Lib_USB_32F10x_CL_USBD_SetupStage216
0x55E0	0x2902    CMP	R1, #2
0x55E2	0xD0EC    BEQ	L___Lib_USB_32F10x_CL_USBD_SetupStage217
0x55E4	0xE7EF    B	L___Lib_USB_32F10x_CL_USBD_SetupStage218
; pdev end address is: 0 (R0)
L___Lib_USB_32F10x_CL_USBD_SetupStage214:
;usbd_core.c, 202 :: 		
0x55E6	0x2000    MOVS	R0, #0
;usbd_core.c, 203 :: 		
L_end_USBD_SetupStage:
0x55E8	0xF8DDE000  LDR	LR, [SP, #0]
0x55EC	0xB005    ADD	SP, SP, #20
0x55EE	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_SetupStage
__Lib_USB_32F10x_CL_USBD_ParseSetupRequest:
;usbd_req.c, 790 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x29DC	0xB081    SUB	SP, SP, #4
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 792 :: 		
0x29DE	0xF5007288  ADD	R2, R0, #272
0x29E2	0xF20242BC  ADDW	R2, R2, #1212
0x29E6	0x7812    LDRB	R2, [R2, #0]
0x29E8	0x700A    STRB	R2, [R1, #0]
;usbd_req.c, 793 :: 		
0x29EA	0x1C4B    ADDS	R3, R1, #1
0x29EC	0xF5007288  ADD	R2, R0, #272
0x29F0	0xF20242BC  ADDW	R2, R2, #1212
0x29F4	0x1C52    ADDS	R2, R2, #1
0x29F6	0x7812    LDRB	R2, [R2, #0]
0x29F8	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 794 :: 		
0x29FA	0x1C8D    ADDS	R5, R1, #2
0x29FC	0xF5007288  ADD	R2, R0, #272
0x2A00	0xF20242BC  ADDW	R2, R2, #1212
0x2A04	0x1C94    ADDS	R4, R2, #2
0x2A06	0x7822    LDRB	R2, [R4, #0]
0x2A08	0xB2D3    UXTB	R3, R2
0x2A0A	0x1C62    ADDS	R2, R4, #1
0x2A0C	0x7812    LDRB	R2, [R2, #0]
0x2A0E	0x0212    LSLS	R2, R2, #8
0x2A10	0xB292    UXTH	R2, R2
0x2A12	0x189A    ADDS	R2, R3, R2
0x2A14	0x802A    STRH	R2, [R5, #0]
;usbd_req.c, 795 :: 		
0x2A16	0x1D0D    ADDS	R5, R1, #4
0x2A18	0xF5007288  ADD	R2, R0, #272
0x2A1C	0xF20242BC  ADDW	R2, R2, #1212
0x2A20	0x1D14    ADDS	R4, R2, #4
0x2A22	0x7822    LDRB	R2, [R4, #0]
0x2A24	0xB2D3    UXTB	R3, R2
0x2A26	0x1C62    ADDS	R2, R4, #1
0x2A28	0x7812    LDRB	R2, [R2, #0]
0x2A2A	0x0212    LSLS	R2, R2, #8
0x2A2C	0xB292    UXTH	R2, R2
0x2A2E	0x189A    ADDS	R2, R3, R2
0x2A30	0x802A    STRH	R2, [R5, #0]
;usbd_req.c, 796 :: 		
0x2A32	0x1D8D    ADDS	R5, R1, #6
0x2A34	0xF5007288  ADD	R2, R0, #272
0x2A38	0xF20242BC  ADDW	R2, R2, #1212
0x2A3C	0x1D94    ADDS	R4, R2, #6
0x2A3E	0x7822    LDRB	R2, [R4, #0]
0x2A40	0xB2D3    UXTB	R3, R2
0x2A42	0x1C62    ADDS	R2, R4, #1
0x2A44	0x7812    LDRB	R2, [R2, #0]
0x2A46	0x0212    LSLS	R2, R2, #8
0x2A48	0xB292    UXTH	R2, R2
0x2A4A	0x189A    ADDS	R2, R3, R2
0x2A4C	0x802A    STRH	R2, [R5, #0]
;usbd_req.c, 798 :: 		
0x2A4E	0xF5007288  ADD	R2, R0, #272
0x2A52	0x320C    ADDS	R2, #12
0x2A54	0xF2020324  ADDW	R3, R2, #36
0x2A58	0x1D8A    ADDS	R2, R1, #6
; req end address is: 4 (R1)
0x2A5A	0x8812    LDRH	R2, [R2, #0]
0x2A5C	0x601A    STR	R2, [R3, #0]
;usbd_req.c, 799 :: 		
0x2A5E	0xF5007288  ADD	R2, R0, #272
; pdev end address is: 0 (R0)
0x2A62	0x1C53    ADDS	R3, R2, #1
0x2A64	0x2201    MOVS	R2, #1
0x2A66	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 800 :: 		
L_end_USBD_ParseSetupRequest:
0x2A68	0xB001    ADD	SP, SP, #4
0x2A6A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_ParseSetupRequest
__Lib_USB_32F10x_CL_USBD_StdDevReq:
;usbd_req.c, 148 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2A6C	0xB084    SUB	SP, SP, #16
0x2A6E	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 150 :: 		
0x2A72	0x2200    MOVS	R2, #0
0x2A74	0xF88D2004  STRB	R2, [SP, #4]
;usbd_req.c, 152 :: 		
0x2A78	0x1C4A    ADDS	R2, R1, #1
0x2A7A	0x9203    STR	R2, [SP, #12]
0x2A7C	0xE017    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq348
;usbd_req.c, 154 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq350:
;usbd_req.c, 156 :: 		
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2A7E	0xF7FEFD41  BL	__Lib_USB_32F10x_CL_USBD_GetDescriptor+0
;usbd_req.c, 157 :: 		
0x2A82	0xE02B    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 159 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq351:
;usbd_req.c, 160 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2A84	0xF7FEFC9E  BL	__Lib_USB_32F10x_CL_USBD_SetAddress+0
;usbd_req.c, 161 :: 		
0x2A88	0xE028    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 163 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq352:
;usbd_req.c, 164 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2A8A	0xF7FEFBE7  BL	__Lib_USB_32F10x_CL_USBD_SetConfig+0
;usbd_req.c, 165 :: 		
0x2A8E	0xE025    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 167 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq353:
;usbd_req.c, 168 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2A90	0xF7FEFB3E  BL	__Lib_USB_32F10x_CL_USBD_GetConfig+0
;usbd_req.c, 169 :: 		
0x2A94	0xE022    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 171 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq354:
;usbd_req.c, 172 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2A96	0xF7FEFE1B  BL	__Lib_USB_32F10x_CL_USBD_GetStatus+0
;usbd_req.c, 173 :: 		
0x2A9A	0xE01F    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 176 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq355:
;usbd_req.c, 177 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2A9C	0xF7FEFA88  BL	__Lib_USB_32F10x_CL_USBD_SetFeature+0
;usbd_req.c, 178 :: 		
0x2AA0	0xE01C    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 180 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq356:
;usbd_req.c, 181 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2AA2	0xF7FEFA17  BL	__Lib_USB_32F10x_CL_USBD_ClrFeature+0
;usbd_req.c, 182 :: 		
0x2AA6	0xE019    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 184 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq357:
;usbd_req.c, 185 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2AA8	0xF7FEF87E  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 186 :: 		
0x2AAC	0xE016    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq349
;usbd_req.c, 187 :: 		
L___Lib_USB_32F10x_CL_USBD_StdDevReq348:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2AAE	0x9B03    LDR	R3, [SP, #12]
0x2AB0	0x781A    LDRB	R2, [R3, #0]
0x2AB2	0x2A06    CMP	R2, #6
0x2AB4	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq350
0x2AB6	0x781A    LDRB	R2, [R3, #0]
0x2AB8	0x2A05    CMP	R2, #5
0x2ABA	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq351
0x2ABC	0x781A    LDRB	R2, [R3, #0]
0x2ABE	0x2A09    CMP	R2, #9
0x2AC0	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq352
0x2AC2	0x781A    LDRB	R2, [R3, #0]
0x2AC4	0x2A08    CMP	R2, #8
0x2AC6	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq353
0x2AC8	0x781A    LDRB	R2, [R3, #0]
0x2ACA	0x2A00    CMP	R2, #0
0x2ACC	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq354
0x2ACE	0x781A    LDRB	R2, [R3, #0]
0x2AD0	0x2A03    CMP	R2, #3
0x2AD2	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq355
0x2AD4	0x781A    LDRB	R2, [R3, #0]
0x2AD6	0x2A01    CMP	R2, #1
0x2AD8	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USBD_StdDevReq356
0x2ADA	0xE7E5    B	L___Lib_USB_32F10x_CL_USBD_StdDevReq357
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_StdDevReq349:
;usbd_req.c, 189 :: 		
0x2ADC	0xF89D0004  LDRB	R0, [SP, #4]
;usbd_req.c, 190 :: 		
L_end_USBD_StdDevReq:
0x2AE0	0xF8DDE000  LDR	LR, [SP, #0]
0x2AE4	0xB004    ADD	SP, SP, #16
0x2AE6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_StdDevReq
__Lib_USB_32F10x_CL_USBD_GetDescriptor:
;usbd_req.c, 367 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1504	0xB085    SUB	SP, SP, #20
0x1506	0xF8CDE000  STR	LR, [SP, #0]
0x150A	0x460D    MOV	R5, R1
0x150C	0x4601    MOV	R1, R0
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 4 (R1)
; req start address is: 20 (R5)
;usbd_req.c, 373 :: 		
0x150E	0x1CAA    ADDS	R2, R5, #2
0x1510	0x8812    LDRH	R2, [R2, #0]
0x1512	0x0A12    LSRS	R2, R2, #8
0x1514	0xF8AD2010  STRH	R2, [SP, #16]
0x1518	0xE05D    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor412
;usbd_req.c, 375 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor414:
;usbd_req.c, 376 :: 		
0x151A	0xF5017288  ADD	R2, R1, #272
0x151E	0xF20242DC  ADDW	R2, R2, #1244
0x1522	0x6812    LDR	R2, [R2, #0]
0x1524	0x6814    LDR	R4, [R2, #0]
0x1526	0xAB03    ADD	R3, SP, #12
0x1528	0x1C8A    ADDS	R2, R1, #2
0x152A	0x7812    LDRB	R2, [R2, #0]
0x152C	0x9501    STR	R5, [SP, #4]
0x152E	0x9102    STR	R1, [SP, #8]
0x1530	0x4619    MOV	R1, R3
0x1532	0xB2D0    UXTB	R0, R2
0x1534	0x47A0    BLX	R4
0x1536	0x9902    LDR	R1, [SP, #8]
0x1538	0x9D01    LDR	R5, [SP, #4]
; pbuf start address is: 0 (R0)
;usbd_req.c, 377 :: 		
0x153A	0x1DAA    ADDS	R2, R5, #6
0x153C	0x8812    LDRH	R2, [R2, #0]
0x153E	0x2A40    CMP	R2, #64
0x1540	0xD006    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor561
0x1542	0xF5017288  ADD	R2, R1, #272
0x1546	0x1C92    ADDS	R2, R2, #2
0x1548	0x7812    LDRB	R2, [R2, #0]
0x154A	0x2A01    CMP	R2, #1
0x154C	0xD000    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor560
0x154E	0xE002    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor417
L___Lib_USB_32F10x_CL_USBD_GetDescriptor561:
L___Lib_USB_32F10x_CL_USBD_GetDescriptor560:
;usbd_req.c, 379 :: 		
0x1550	0x2208    MOVS	R2, #8
0x1552	0xF8AD200C  STRH	R2, [SP, #12]
;usbd_req.c, 380 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor417:
;usbd_req.c, 381 :: 		
; pbuf end address is: 0 (R0)
0x1556	0xE04B    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor413
;usbd_req.c, 383 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor418:
;usbd_req.c, 384 :: 		
0x1558	0xF5017288  ADD	R2, R1, #272
0x155C	0xF20242D4  ADDW	R2, R2, #1236
0x1560	0x6812    LDR	R2, [R2, #0]
0x1562	0x3228    ADDS	R2, #40
0x1564	0x6814    LDR	R4, [R2, #0]
0x1566	0xAB03    ADD	R3, SP, #12
0x1568	0x1C8A    ADDS	R2, R1, #2
0x156A	0x7812    LDRB	R2, [R2, #0]
0x156C	0x9501    STR	R5, [SP, #4]
0x156E	0x9102    STR	R1, [SP, #8]
0x1570	0x4619    MOV	R1, R3
0x1572	0xB2D0    UXTB	R0, R2
0x1574	0x47A0    BLX	R4
0x1576	0x9902    LDR	R1, [SP, #8]
0x1578	0x9D01    LDR	R5, [SP, #4]
; pbuf start address is: 12 (R3)
0x157A	0x4603    MOV	R3, R0
;usbd_req.c, 393 :: 		
0x157C	0xF5017288  ADD	R2, R1, #272
0x1580	0xF502629C  ADD	R2, R2, #1248
0x1584	0x6010    STR	R0, [R2, #0]
;usbd_req.c, 394 :: 		
0x1586	0x4618    MOV	R0, R3
; pbuf end address is: 12 (R3)
0x1588	0xE032    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor413
;usbd_req.c, 396 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor419:
;usbd_req.c, 397 :: 		
0x158A	0x1CAA    ADDS	R2, R5, #2
0x158C	0x8814    LDRH	R4, [R2, #0]
; dscIndx start address is: 0 (R0)
0x158E	0xB2E0    UXTB	R0, R4
;usbd_req.c, 398 :: 		
0x1590	0x4A26    LDR	R2, [PC, #152]
0x1592	0x7813    LDRB	R3, [R2, #0]
0x1594	0xB2E2    UXTB	R2, R4
0x1596	0x429A    CMP	R2, R3
0x1598	0xD808    BHI	L___Lib_USB_32F10x_CL_USBD_GetDescriptor420
;usbd_req.c, 399 :: 		
0x159A	0x0083    LSLS	R3, R0, #2
; dscIndx end address is: 0 (R0)
0x159C	0x4A24    LDR	R2, [PC, #144]
0x159E	0x18D2    ADDS	R2, R2, R3
0x15A0	0x6812    LDR	R2, [R2, #0]
; pbuf start address is: 0 (R0)
0x15A2	0x4610    MOV	R0, R2
;usbd_req.c, 400 :: 		
0x15A4	0x7812    LDRB	R2, [R2, #0]
0x15A6	0xF8AD200C  STRH	R2, [SP, #12]
;usbd_req.c, 401 :: 		
0x15AA	0xE004    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor421
; pbuf end address is: 0 (R0)
L___Lib_USB_32F10x_CL_USBD_GetDescriptor420:
;usbd_req.c, 402 :: 		
0x15AC	0x4608    MOV	R0, R1
; req end address is: 20 (R5)
0x15AE	0x4629    MOV	R1, R5
; pdev end address is: 4 (R1)
0x15B0	0xF7FFFAFA  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 403 :: 		
0x15B4	0xE036    B	L_end_USBD_GetDescriptor
;usbd_req.c, 404 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor421:
;usbd_req.c, 405 :: 		
; pbuf start address is: 0 (R0)
; req start address is: 20 (R5)
; pdev start address is: 4 (R1)
; pbuf end address is: 0 (R0)
0x15B6	0xE01B    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor413
;usbd_req.c, 443 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor422:
;usbd_req.c, 464 :: 		
0x15B8	0x4608    MOV	R0, R1
; req end address is: 20 (R5)
0x15BA	0x4629    MOV	R1, R5
; pdev end address is: 4 (R1)
0x15BC	0xF7FFFAF4  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 465 :: 		
0x15C0	0xE030    B	L_end_USBD_GetDescriptor
;usbd_req.c, 468 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor423:
;usbd_req.c, 483 :: 		
; req start address is: 20 (R5)
; pdev start address is: 4 (R1)
0x15C2	0x4608    MOV	R0, R1
; req end address is: 20 (R5)
0x15C4	0x4629    MOV	R1, R5
; pdev end address is: 4 (R1)
0x15C6	0xF7FFFAEF  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 484 :: 		
0x15CA	0xE02B    B	L_end_USBD_GetDescriptor
;usbd_req.c, 488 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor424:
;usbd_req.c, 489 :: 		
; req start address is: 20 (R5)
; pdev start address is: 4 (R1)
0x15CC	0x4608    MOV	R0, R1
; req end address is: 20 (R5)
0x15CE	0x4629    MOV	R1, R5
; pdev end address is: 4 (R1)
0x15D0	0xF7FFFAEA  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 490 :: 		
0x15D4	0xE026    B	L_end_USBD_GetDescriptor
;usbd_req.c, 491 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor412:
; req start address is: 20 (R5)
; pdev start address is: 4 (R1)
0x15D6	0xF8BD2010  LDRH	R2, [SP, #16]
0x15DA	0x2A01    CMP	R2, #1
0x15DC	0xD09D    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor414
0x15DE	0x2A02    CMP	R2, #2
0x15E0	0xD0BA    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor418
0x15E2	0x2A03    CMP	R2, #3
0x15E4	0xD0D1    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor419
0x15E6	0x2A06    CMP	R2, #6
0x15E8	0xD0E6    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor422
0x15EA	0x2A07    CMP	R2, #7
0x15EC	0xD0E9    BEQ	L___Lib_USB_32F10x_CL_USBD_GetDescriptor423
0x15EE	0xE7ED    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor424
L___Lib_USB_32F10x_CL_USBD_GetDescriptor413:
;usbd_req.c, 493 :: 		
; pbuf start address is: 0 (R0)
0x15F0	0xF8BD200C  LDRH	R2, [SP, #12]
0x15F4	0xB1B2    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_GetDescriptor563
0x15F6	0x1DAA    ADDS	R2, R5, #6
0x15F8	0x8812    LDRH	R2, [R2, #0]
0x15FA	0xB19A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_GetDescriptor562
L___Lib_USB_32F10x_CL_USBD_GetDescriptor558:
;usbd_req.c, 496 :: 		
0x15FC	0x1DAA    ADDS	R2, R5, #6
0x15FE	0x8813    LDRH	R3, [R2, #0]
0x1600	0xF8BD200C  LDRH	R2, [SP, #12]
0x1604	0x429A    CMP	R2, R3
0x1606	0xD202    BCS	L___Lib_USB_32F10x_CL_USBD_GetDescriptor428
; req end address is: 20 (R5)
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 start address is: 8 (R2)
0x1608	0xF8BD200C  LDRH	R2, [SP, #12]
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 end address is: 8 (R2)
0x160C	0xE003    B	L___Lib_USB_32F10x_CL_USBD_GetDescriptor429
L___Lib_USB_32F10x_CL_USBD_GetDescriptor428:
; req start address is: 20 (R5)
0x160E	0x1DAA    ADDS	R2, R5, #6
; req end address is: 20 (R5)
0x1610	0x8812    LDRH	R2, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 start address is: 12 (R3)
0x1612	0xB293    UXTH	R3, R2
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 end address is: 12 (R3)
0x1614	0xB29A    UXTH	R2, R3
L___Lib_USB_32F10x_CL_USBD_GetDescriptor429:
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 start address is: 8 (R2)
0x1616	0xF8AD200C  STRH	R2, [SP, #12]
;usbd_req.c, 500 :: 		
;usbd_req.c, 498 :: 		
0x161A	0x9101    STR	R1, [SP, #4]
; ?FLOC____Lib_USB_32F10x_CL_USBD_GetDescriptor?T6115 end address is: 8 (R2)
;usbd_req.c, 500 :: 		
;usbd_req.c, 499 :: 		
0x161C	0x4601    MOV	R1, R0
; pbuf end address is: 0 (R0)
;usbd_req.c, 498 :: 		
0x161E	0x9801    LDR	R0, [SP, #4]
; pdev end address is: 4 (R1)
;usbd_req.c, 500 :: 		
0x1620	0xF7FEFEAC  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 493 :: 		
L___Lib_USB_32F10x_CL_USBD_GetDescriptor563:
L___Lib_USB_32F10x_CL_USBD_GetDescriptor562:
;usbd_req.c, 503 :: 		
L_end_USBD_GetDescriptor:
0x1624	0xF8DDE000  LDR	LR, [SP, #0]
0x1628	0xB005    ADD	SP, SP, #20
0x162A	0x4770    BX	LR
0x162C	0x03472000  	__Lib_USB_32F10x_CL_maxDescriptorIndex+0
0x1630	0x02E82000  	_USB_string_dsc_ptr+0
; end of __Lib_USB_32F10x_CL_USBD_GetDescriptor
__Lib_USB_32F10x_CL_USBD_USR_DeviceDescriptor:
;usbd_desc.c, 191 :: 		
; length start address is: 4 (R1)
0x0A08	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 194 :: 		
0x0A0A	0x4A03    LDR	R2, [PC, #12]
; ptr start address is: 0 (R0)
0x0A0C	0x4610    MOV	R0, R2
;usbd_desc.c, 195 :: 		
0x0A0E	0x7812    LDRB	R2, [R2, #0]
0x0A10	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 196 :: 		
; ptr end address is: 0 (R0)
;usbd_desc.c, 200 :: 		
L_end_USBD_USR_DeviceDescriptor:
0x0A12	0xB001    ADD	SP, SP, #4
0x0A14	0x4770    BX	LR
0x0A16	0xBF00    NOP
0x0A18	0x7EEE0000  	_device_dsc+0
; end of __Lib_USB_32F10x_CL_USBD_USR_DeviceDescriptor
__Lib_USB_32F10x_CL_USBD_USR_LangIDStrDescriptor:
;usbd_desc.c, 209 :: 		
; length start address is: 4 (R1)
0x09F4	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 214 :: 		
0x09F6	0x4A03    LDR	R2, [PC, #12]
; cptr start address is: 0 (R0)
0x09F8	0x6810    LDR	R0, [R2, #0]
;usbd_desc.c, 215 :: 		
0x09FA	0x7802    LDRB	R2, [R0, #0]
0x09FC	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 216 :: 		
; cptr end address is: 0 (R0)
;usbd_desc.c, 217 :: 		
L_end_USBD_USR_LangIDStrDescriptor:
0x09FE	0xB001    ADD	SP, SP, #4
0x0A00	0x4770    BX	LR
0x0A02	0xBF00    NOP
0x0A04	0x02E82000  	_USB_string_dsc_ptr+0
; end of __Lib_USB_32F10x_CL_USBD_USR_LangIDStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_ManufacturerStrDescriptor:
;usbd_desc.c, 251 :: 		
; length start address is: 4 (R1)
0x0A30	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 254 :: 		
0x0A32	0x4A03    LDR	R2, [PC, #12]
; cptr start address is: 0 (R0)
0x0A34	0x6810    LDR	R0, [R2, #0]
;usbd_desc.c, 255 :: 		
0x0A36	0x7802    LDRB	R2, [R0, #0]
0x0A38	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 256 :: 		
; cptr end address is: 0 (R0)
;usbd_desc.c, 259 :: 		
L_end_USBD_USR_ManufacturerStrDescriptor:
0x0A3A	0xB001    ADD	SP, SP, #4
0x0A3C	0x4770    BX	LR
0x0A3E	0xBF00    NOP
0x0A40	0x02EC2000  	_USB_string_dsc_ptr+4
; end of __Lib_USB_32F10x_CL_USBD_USR_ManufacturerStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_ProductStrDescriptor:
;usbd_desc.c, 227 :: 		
; length start address is: 4 (R1)
0x0A1C	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 230 :: 		
0x0A1E	0x4A03    LDR	R2, [PC, #12]
; cptr start address is: 0 (R0)
0x0A20	0x6810    LDR	R0, [R2, #0]
;usbd_desc.c, 231 :: 		
0x0A22	0x7802    LDRB	R2, [R0, #0]
0x0A24	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 232 :: 		
; cptr end address is: 0 (R0)
;usbd_desc.c, 242 :: 		
L_end_USBD_USR_ProductStrDescriptor:
0x0A26	0xB001    ADD	SP, SP, #4
0x0A28	0x4770    BX	LR
0x0A2A	0xBF00    NOP
0x0A2C	0x02F02000  	_USB_string_dsc_ptr+8
; end of __Lib_USB_32F10x_CL_USBD_USR_ProductStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_SerialStrDescriptor:
;usbd_desc.c, 269 :: 		
; length start address is: 4 (R1)
0x09BC	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 271 :: 		
0x09BE	0x2201    MOVS	R2, #1
0x09C0	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 272 :: 		
0x09C2	0x4801    LDR	R0, [PC, #4]
;usbd_desc.c, 282 :: 		
L_end_USBD_USR_SerialStrDescriptor:
0x09C4	0xB001    ADD	SP, SP, #4
0x09C6	0x4770    BX	LR
0x09C8	0x01D60000  	__Lib_USB_32F10x_CL_emptyStr+0
; end of __Lib_USB_32F10x_CL_USBD_USR_SerialStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_ConfigStrDescriptor:
;usbd_desc.c, 291 :: 		
; length start address is: 4 (R1)
0x09AC	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 293 :: 		
0x09AE	0x2201    MOVS	R2, #1
0x09B0	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 294 :: 		
0x09B2	0x4801    LDR	R0, [PC, #4]
;usbd_desc.c, 304 :: 		
L_end_USBD_USR_ConfigStrDescriptor:
0x09B4	0xB001    ADD	SP, SP, #4
0x09B6	0x4770    BX	LR
0x09B8	0x01D60000  	__Lib_USB_32F10x_CL_emptyStr+0
; end of __Lib_USB_32F10x_CL_USBD_USR_ConfigStrDescriptor
__Lib_USB_32F10x_CL_USBD_USR_InterfaceStrDescriptor:
;usbd_desc.c, 314 :: 		
; length start address is: 4 (R1)
0x09E4	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_desc.c, 316 :: 		
0x09E6	0x2201    MOVS	R2, #1
0x09E8	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_desc.c, 317 :: 		
0x09EA	0x4801    LDR	R0, [PC, #4]
;usbd_desc.c, 327 :: 		
L_end_USBD_USR_InterfaceStrDescriptor:
0x09EC	0xB001    ADD	SP, SP, #4
0x09EE	0x4770    BX	LR
0x09F0	0x01D60000  	__Lib_USB_32F10x_CL_emptyStr+0
; end of __Lib_USB_32F10x_CL_USBD_USR_InterfaceStrDescriptor
__Lib_USB_32F10x_CL_USBD_HID_GetCfgDesc:
;usbd_hid_core.c, 456 :: 		
; length start address is: 4 (R1)
0x09CC	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_hid_core.c, 458 :: 		
0x09CE	0x4A03    LDR	R2, [PC, #12]
0x09D0	0x8812    LDRH	R2, [R2, #0]
0x09D2	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_hid_core.c, 459 :: 		
0x09D4	0x4A02    LDR	R2, [PC, #8]
0x09D6	0x6810    LDR	R0, [R2, #0]
;usbd_hid_core.c, 462 :: 		
L_end_USBD_HID_GetCfgDesc:
0x09D8	0xB001    ADD	SP, SP, #4
0x09DA	0x4770    BX	LR
0x09DC	0x00562000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size+0
0x09E0	0x00902000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
; end of __Lib_USB_32F10x_CL_USBD_HID_GetCfgDesc
__Lib_USB_32F10x_CL_USBD_GEN_GetCfgDesc:
;usbd_gen_core.c, 200 :: 		
; length start address is: 4 (R1)
0x0BD0	0xB081    SUB	SP, SP, #4
; length end address is: 4 (R1)
; length start address is: 4 (R1)
;usbd_gen_core.c, 202 :: 		
0x0BD2	0x4A03    LDR	R2, [PC, #12]
0x0BD4	0x8812    LDRH	R2, [R2, #0]
0x0BD6	0x800A    STRH	R2, [R1, #0]
; length end address is: 4 (R1)
;usbd_gen_core.c, 203 :: 		
0x0BD8	0x4A02    LDR	R2, [PC, #8]
0x0BDA	0x6810    LDR	R0, [R2, #0]
;usbd_gen_core.c, 206 :: 		
L_end_USBD_GEN_GetCfgDesc:
0x0BDC	0xB001    ADD	SP, SP, #4
0x0BDE	0x4770    BX	LR
0x0BE0	0x00562000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size+0
0x0BE4	0x00902000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
; end of __Lib_USB_32F10x_CL_USBD_GEN_GetCfgDesc
__Lib_USB_32F10x_CL_USBD_CtlError:
;usbd_req.c, 811 :: 		
; pdev start address is: 0 (R0)
0x0BA8	0xB081    SUB	SP, SP, #4
0x0BAA	0xF8CDE000  STR	LR, [SP, #0]
0x0BAE	0x4607    MOV	R7, R0
; pdev end address is: 0 (R0)
; pdev start address is: 28 (R7)
;usbd_req.c, 814 :: 		
0x0BB0	0x2180    MOVS	R1, #128
0x0BB2	0x4638    MOV	R0, R7
0x0BB4	0xF7FFFB4A  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 815 :: 		
0x0BB8	0x2100    MOVS	R1, #0
0x0BBA	0x4638    MOV	R0, R7
0x0BBC	0xF7FFFB46  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 816 :: 		
0x0BC0	0x4638    MOV	R0, R7
; pdev end address is: 28 (R7)
0x0BC2	0xF000FDF5  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usbd_req.c, 817 :: 		
L_end_USBD_CtlError:
0x0BC6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BCA	0xB001    ADD	SP, SP, #4
0x0BCC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlError
__Lib_USB_32F10x_CL_DCD_EP_Stall:
;usb_dcd.c, 296 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x024C	0xB081    SUB	SP, SP, #4
0x024E	0xF8CDE000  STR	LR, [SP, #0]
0x0252	0x4605    MOV	R5, R0
0x0254	0xB2CE    UXTB	R6, R1
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; epnum start address is: 24 (R6)
;usb_dcd.c, 299 :: 		
0x0256	0xF0060280  AND	R2, R6, #128
0x025A	0xB2D2    UXTB	R2, R2
0x025C	0x2A80    CMP	R2, #128
0x025E	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Stall203
;usb_dcd.c, 301 :: 		
0x0260	0xF5057088  ADD	R0, R5, #272
0x0264	0x300C    ADDS	R0, #12
0x0266	0xF006037F  AND	R3, R6, #127
0x026A	0xB2DB    UXTB	R3, R3
0x026C	0x2228    MOVS	R2, #40
0x026E	0x435A    MULS	R2, R3, R2
0x0270	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
;usb_dcd.c, 302 :: 		
; ep end address is: 0 (R0)
0x0272	0xE006    B	L___Lib_USB_32F10x_CL_DCD_EP_Stall204
L___Lib_USB_32F10x_CL_DCD_EP_Stall203:
;usb_dcd.c, 305 :: 		
0x0274	0xF5057088  ADD	R0, R5, #272
0x0278	0xF5007019  ADD	R0, R0, #612
0x027C	0x2228    MOVS	R2, #40
0x027E	0x4372    MULS	R2, R6, R2
0x0280	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
;usb_dcd.c, 306 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_Stall204:
;usb_dcd.c, 308 :: 		
; ep start address is: 0 (R0)
0x0282	0x1C83    ADDS	R3, R0, #2
0x0284	0x2201    MOVS	R2, #1
0x0286	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 309 :: 		
0x0288	0xF006027F  AND	R2, R6, #127
0x028C	0x7002    STRB	R2, [R0, #0]
;usb_dcd.c, 310 :: 		
0x028E	0x1C43    ADDS	R3, R0, #1
0x0290	0xF0060280  AND	R2, R6, #128
0x0294	0xB2D2    UXTB	R2, R2
; epnum end address is: 24 (R6)
0x0296	0x2A80    CMP	R2, #128
0x0298	0xF2400200  MOVW	R2, #0
0x029C	0xD100    BNE	L___Lib_USB_32F10x_CL_DCD_EP_Stall713
0x029E	0x2201    MOVS	R2, #1
L___Lib_USB_32F10x_CL_DCD_EP_Stall713:
0x02A0	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 312 :: 		
0x02A2	0x4601    MOV	R1, R0
; ep end address is: 0 (R0)
0x02A4	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x02A6	0xF7FFFF53  BL	__Lib_USB_32F10x_CL_USB_OTG_EPSetStall+0
;usb_dcd.c, 313 :: 		
0x02AA	0x2000    MOVS	R0, #0
;usb_dcd.c, 314 :: 		
L_end_DCD_EP_Stall:
0x02AC	0xF8DDE000  LDR	LR, [SP, #0]
0x02B0	0xB001    ADD	SP, SP, #4
0x02B2	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_Stall
__Lib_USB_32F10x_CL_USB_OTG_EPSetStall:
;usb_core.c, 1809 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0150	0xB082    SUB	SP, SP, #8
0x0152	0x4603    MOV	R3, R0
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
; ep start address is: 4 (R1)
;usb_core.c, 1811 :: 		
; status start address is: 0 (R0)
0x0154	0x2000    MOVS	R0, #0
;usb_core.c, 1815 :: 		
0x0156	0x2200    MOVS	R2, #0
0x0158	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1816 :: 		
0x015A	0x1C4A    ADDS	R2, R1, #1
0x015C	0x7812    LDRB	R2, [R2, #0]
0x015E	0x2A01    CMP	R2, #1
0x0160	0xD11E    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall141
;usb_core.c, 1818 :: 		
0x0162	0xF203020C  ADDW	R2, R3, #12
; pdev end address is: 12 (R3)
0x0166	0xF202030C  ADDW	R3, R2, #12
0x016A	0x780A    LDRB	R2, [R1, #0]
; ep end address is: 4 (R1)
0x016C	0x0092    LSLS	R2, R2, #2
0x016E	0x189A    ADDS	R2, R3, R2
0x0170	0x6812    LDR	R2, [R2, #0]
; depctl_addr start address is: 4 (R1)
0x0172	0x4611    MOV	R1, R2
;usb_core.c, 1819 :: 		
0x0174	0x6812    LDR	R2, [R2, #0]
0x0176	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1821 :: 		
0x0178	0xF89D3007  LDRB	R3, [SP, #7]
0x017C	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0180	0xB12A    CBZ	R2, L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall142
;usb_core.c, 1823 :: 		
0x0182	0xF89D2007  LDRB	R2, [SP, #7]
0x0186	0xF0420240  ORR	R2, R2, #64
0x018A	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1824 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall142:
;usb_core.c, 1825 :: 		
0x018E	0xF89D2006  LDRB	R2, [SP, #6]
0x0192	0xF0420220  ORR	R2, R2, #32
0x0196	0xF88D2006  STRB	R2, [SP, #6]
;usb_core.c, 1826 :: 		
0x019A	0x9A01    LDR	R2, [SP, #4]
0x019C	0x600A    STR	R2, [R1, #0]
; depctl_addr end address is: 4 (R1)
;usb_core.c, 1827 :: 		
0x019E	0xE011    B	L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall143
L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall141:
;usb_core.c, 1830 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 12 (R3)
0x01A0	0xF203020C  ADDW	R2, R3, #12
; pdev end address is: 12 (R3)
0x01A4	0xF2020348  ADDW	R3, R2, #72
0x01A8	0x780A    LDRB	R2, [R1, #0]
; ep end address is: 4 (R1)
0x01AA	0x0092    LSLS	R2, R2, #2
0x01AC	0x189A    ADDS	R2, R3, R2
0x01AE	0x6813    LDR	R3, [R2, #0]
;usb_core.c, 1831 :: 		
0x01B0	0x681A    LDR	R2, [R3, #0]
0x01B2	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1833 :: 		
0x01B4	0xF89D2006  LDRB	R2, [SP, #6]
0x01B8	0xF0420220  ORR	R2, R2, #32
0x01BC	0xF88D2006  STRB	R2, [SP, #6]
;usb_core.c, 1834 :: 		
0x01C0	0x9A01    LDR	R2, [SP, #4]
0x01C2	0x601A    STR	R2, [R3, #0]
;usb_core.c, 1835 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPSetStall143:
;usb_core.c, 1836 :: 		
; status end address is: 0 (R0)
;usb_core.c, 1837 :: 		
L_end_USB_OTG_EPSetStall:
0x01C4	0xB002    ADD	SP, SP, #8
0x01C6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPSetStall
__Lib_USB_32F10x_CL_USBD_CtlSendData:
;usbd_ioreq.c, 97 :: 		
; len start address is: 8 (R2)
; pbuf start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x037C	0xB081    SUB	SP, SP, #4
0x037E	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 8 (R2)
; pbuf end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; pbuf start address is: 4 (R1)
; len start address is: 8 (R2)
;usbd_ioreq.c, 99 :: 		
; ret start address is: 44 (R11)
0x0382	0xF2400B00  MOVW	R11, #0
;usbd_ioreq.c, 101 :: 		
0x0386	0xF5007388  ADD	R3, R0, #272
0x038A	0x330C    ADDS	R3, #12
0x038C	0x3320    ADDS	R3, #32
0x038E	0x601A    STR	R2, [R3, #0]
;usbd_ioreq.c, 102 :: 		
0x0390	0xF5007388  ADD	R3, R0, #272
0x0394	0x330C    ADDS	R3, #12
0x0396	0x331C    ADDS	R3, #28
0x0398	0x601A    STR	R2, [R3, #0]
;usbd_ioreq.c, 103 :: 		
0x039A	0xF5007388  ADD	R3, R0, #272
0x039E	0x1C5C    ADDS	R4, R3, #1
0x03A0	0x2302    MOVS	R3, #2
0x03A2	0x7023    STRB	R3, [R4, #0]
;usbd_ioreq.c, 105 :: 		
0x03A4	0xB293    UXTH	R3, R2
; len end address is: 8 (R2)
0x03A6	0x460A    MOV	R2, R1
; pbuf end address is: 4 (R1)
0x03A8	0x2100    MOVS	R1, #0
; pdev end address is: 0 (R0)
0x03AA	0xF001F9CD  BL	__Lib_USB_32F10x_CL_DCD_EP_Tx+0
;usbd_ioreq.c, 107 :: 		
0x03AE	0xFA5FF08B  UXTB	R0, R11
; ret end address is: 44 (R11)
;usbd_ioreq.c, 108 :: 		
L_end_USBD_CtlSendData:
0x03B2	0xF8DDE000  LDR	LR, [SP, #0]
0x03B6	0xB001    ADD	SP, SP, #4
0x03B8	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_CtlSendData
__Lib_USB_32F10x_CL_USBD_SetAddress:
;usbd_req.c, 513 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x13C4	0xB083    SUB	SP, SP, #12
0x13C6	0xF8CDE000  STR	LR, [SP, #0]
0x13CA	0x4688    MOV	R8, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 32 (R8)
;usbd_req.c, 517 :: 		
0x13CC	0xF1080204  ADD	R2, R8, #4
0x13D0	0x8812    LDRH	R2, [R2, #0]
0x13D2	0xBB8A    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_SetAddress566
0x13D4	0xF1080206  ADD	R2, R8, #6
0x13D8	0x8812    LDRH	R2, [R2, #0]
0x13DA	0xBB6A    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_SetAddress565
L___Lib_USB_32F10x_CL_USBD_SetAddress564:
;usbd_req.c, 519 :: 		
0x13DC	0xF1080202  ADD	R2, R8, #2
0x13E0	0x8812    LDRH	R2, [R2, #0]
0x13E2	0xB2D2    UXTB	R2, R2
0x13E4	0xF002027F  AND	R2, R2, #127
; dev_addr start address is: 4 (R1)
0x13E8	0xB2D1    UXTB	R1, R2
;usbd_req.c, 521 :: 		
0x13EA	0xF5007288  ADD	R2, R0, #272
0x13EE	0x1C92    ADDS	R2, R2, #2
0x13F0	0x7812    LDRB	R2, [R2, #0]
0x13F2	0x2A03    CMP	R2, #3
0x13F4	0xD103    BNE	L___Lib_USB_32F10x_CL_USBD_SetAddress433
; dev_addr end address is: 4 (R1)
;usbd_req.c, 523 :: 		
0x13F6	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
; pdev end address is: 0 (R0)
0x13F8	0xF7FFFBD6  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 524 :: 		
0x13FC	0xE01B    B	L___Lib_USB_32F10x_CL_USBD_SetAddress434
L___Lib_USB_32F10x_CL_USBD_SetAddress433:
;usbd_req.c, 527 :: 		
; dev_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x13FE	0xF5007288  ADD	R2, R0, #272
0x1402	0x1D12    ADDS	R2, R2, #4
0x1404	0x7011    STRB	R1, [R2, #0]
;usbd_req.c, 528 :: 		
0x1406	0xF88D1004  STRB	R1, [SP, #4]
0x140A	0x9002    STR	R0, [SP, #8]
0x140C	0xF7FFF822  BL	__Lib_USB_32F10x_CL_DCD_EP_SetAddress+0
0x1410	0x9802    LDR	R0, [SP, #8]
;usbd_req.c, 529 :: 		
0x1412	0x9002    STR	R0, [SP, #8]
0x1414	0xF001FAAE  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
0x1418	0x9802    LDR	R0, [SP, #8]
0x141A	0xF89D1004  LDRB	R1, [SP, #4]
;usbd_req.c, 531 :: 		
0x141E	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_SetAddress435
; dev_addr end address is: 4 (R1)
;usbd_req.c, 533 :: 		
0x1420	0xF5007288  ADD	R2, R0, #272
; pdev end address is: 0 (R0)
0x1424	0x1C93    ADDS	R3, R2, #2
0x1426	0x2202    MOVS	R2, #2
0x1428	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 534 :: 		
0x142A	0xE004    B	L___Lib_USB_32F10x_CL_USBD_SetAddress436
L___Lib_USB_32F10x_CL_USBD_SetAddress435:
;usbd_req.c, 537 :: 		
; pdev start address is: 0 (R0)
0x142C	0xF5007288  ADD	R2, R0, #272
; pdev end address is: 0 (R0)
0x1430	0x1C93    ADDS	R3, R2, #2
0x1432	0x2201    MOVS	R2, #1
0x1434	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 538 :: 		
L___Lib_USB_32F10x_CL_USBD_SetAddress436:
;usbd_req.c, 539 :: 		
L___Lib_USB_32F10x_CL_USBD_SetAddress434:
;usbd_req.c, 540 :: 		
0x1436	0xE002    B	L___Lib_USB_32F10x_CL_USBD_SetAddress437
;usbd_req.c, 517 :: 		
L___Lib_USB_32F10x_CL_USBD_SetAddress566:
; req start address is: 32 (R8)
; pdev start address is: 0 (R0)
L___Lib_USB_32F10x_CL_USBD_SetAddress565:
;usbd_req.c, 543 :: 		
0x1438	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
; pdev end address is: 0 (R0)
0x143A	0xF7FFFBB5  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 544 :: 		
L___Lib_USB_32F10x_CL_USBD_SetAddress437:
;usbd_req.c, 545 :: 		
L_end_USBD_SetAddress:
0x143E	0xF8DDE000  LDR	LR, [SP, #0]
0x1442	0xB003    ADD	SP, SP, #12
0x1444	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_SetAddress
__Lib_USB_32F10x_CL_DCD_EP_SetAddress:
;usb_dcd.c, 372 :: 		
; address start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0454	0xB082    SUB	SP, SP, #8
; address end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; address start address is: 4 (R1)
;usb_dcd.c, 375 :: 		
0x0456	0x2200    MOVS	R2, #0
0x0458	0x9201    STR	R2, [SP, #4]
;usb_dcd.c, 376 :: 		
0x045A	0xB2CB    UXTB	R3, R1
; address end address is: 4 (R1)
0x045C	0xF8BD2004  LDRH	R2, [SP, #4]
0x0460	0xF363120A  BFI	R2, R3, #4, #7
0x0464	0xF8AD2004  STRH	R2, [SP, #4]
;usb_dcd.c, 377 :: 		
0x0468	0xF200020C  ADDW	R2, R0, #12
; pdev end address is: 0 (R0)
0x046C	0x1D12    ADDS	R2, R2, #4
0x046E	0x6814    LDR	R4, [R2, #0]
0x0470	0x6822    LDR	R2, [R4, #0]
0x0472	0xF00233FF  AND	R3, R2, #-1
0x0476	0x9A01    LDR	R2, [SP, #4]
0x0478	0xEA430202  ORR	R2, R3, R2, LSL #0
0x047C	0x6022    STR	R2, [R4, #0]
;usb_dcd.c, 378 :: 		
L_end_DCD_EP_SetAddress:
0x047E	0xB002    ADD	SP, SP, #8
0x0480	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_SetAddress
__Lib_USB_32F10x_CL_USBD_SetConfig:
;usbd_req.c, 555 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x125C	0xB083    SUB	SP, SP, #12
0x125E	0xF8CDE000  STR	LR, [SP, #0]
0x1262	0x4688    MOV	R8, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 32 (R8)
;usbd_req.c, 560 :: 		
0x1264	0xF1080202  ADD	R2, R8, #2
0x1268	0x8814    LDRH	R4, [R2, #0]
0x126A	0xB2E3    UXTB	R3, R4
0x126C	0x4A37    LDR	R2, [PC, #220]
0x126E	0x7013    STRB	R3, [R2, #0]
;usbd_req.c, 562 :: 		
0x1270	0xB2E2    UXTB	R2, R4
0x1272	0x2A01    CMP	R2, #1
0x1274	0xD903    BLS	L___Lib_USB_32F10x_CL_USBD_SetConfig438
;usbd_req.c, 564 :: 		
0x1276	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
; pdev end address is: 0 (R0)
0x1278	0xF7FFFC96  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 565 :: 		
0x127C	0xE062    B	L___Lib_USB_32F10x_CL_USBD_SetConfig439
L___Lib_USB_32F10x_CL_USBD_SetConfig438:
;usbd_req.c, 568 :: 		
; req start address is: 32 (R8)
; pdev start address is: 0 (R0)
0x127E	0xF5007288  ADD	R2, R0, #272
0x1282	0x1C92    ADDS	R2, R2, #2
0x1284	0x9202    STR	R2, [SP, #8]
0x1286	0xE055    B	L___Lib_USB_32F10x_CL_USBD_SetConfig440
; req end address is: 32 (R8)
;usbd_req.c, 570 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig442:
;usbd_req.c, 571 :: 		
0x1288	0x4A30    LDR	R2, [PC, #192]
0x128A	0x7812    LDRB	R2, [R2, #0]
0x128C	0xB19A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_SetConfig443
;usbd_req.c, 573 :: 		
0x128E	0xF5007388  ADD	R3, R0, #272
0x1292	0x4C2E    LDR	R4, [PC, #184]
0x1294	0x7822    LDRB	R2, [R4, #0]
0x1296	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 574 :: 		
0x1298	0xF5007288  ADD	R2, R0, #272
0x129C	0x1C93    ADDS	R3, R2, #2
0x129E	0x2203    MOVS	R2, #3
0x12A0	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 575 :: 		
0x12A2	0x4622    MOV	R2, R4
0x12A4	0x7812    LDRB	R2, [R2, #0]
0x12A6	0x9001    STR	R0, [SP, #4]
0x12A8	0xB2D1    UXTB	R1, R2
0x12AA	0xF7FFF813  BL	__Lib_USB_32F10x_CL_USBD_SetCfg+0
0x12AE	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 576 :: 		
; pdev end address is: 0 (R0)
0x12B0	0xF001FB60  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 577 :: 		
0x12B4	0xE001    B	L___Lib_USB_32F10x_CL_USBD_SetConfig444
L___Lib_USB_32F10x_CL_USBD_SetConfig443:
;usbd_req.c, 580 :: 		
; pdev start address is: 0 (R0)
; pdev end address is: 0 (R0)
0x12B6	0xF001FB5D  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 581 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig444:
;usbd_req.c, 582 :: 		
0x12BA	0xE043    B	L___Lib_USB_32F10x_CL_USBD_SetConfig441
;usbd_req.c, 584 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig445:
;usbd_req.c, 585 :: 		
; pdev start address is: 0 (R0)
0x12BC	0x4A23    LDR	R2, [PC, #140]
0x12BE	0x7812    LDRB	R2, [R2, #0]
0x12C0	0xB99A    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_SetConfig446
;usbd_req.c, 587 :: 		
0x12C2	0xF5007288  ADD	R2, R0, #272
0x12C6	0x1C93    ADDS	R3, R2, #2
0x12C8	0x2202    MOVS	R2, #2
0x12CA	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 588 :: 		
0x12CC	0xF5007488  ADD	R4, R0, #272
0x12D0	0x4B1E    LDR	R3, [PC, #120]
0x12D2	0x781A    LDRB	R2, [R3, #0]
0x12D4	0x7022    STRB	R2, [R4, #0]
;usbd_req.c, 589 :: 		
0x12D6	0x461A    MOV	R2, R3
0x12D8	0x7812    LDRB	R2, [R2, #0]
0x12DA	0x9001    STR	R0, [SP, #4]
0x12DC	0xB2D1    UXTB	R1, R2
0x12DE	0xF7FFF815  BL	__Lib_USB_32F10x_CL_USBD_ClrCfg+0
0x12E2	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 590 :: 		
; pdev end address is: 0 (R0)
0x12E4	0xF001FB46  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 592 :: 		
0x12E8	0xE01F    B	L___Lib_USB_32F10x_CL_USBD_SetConfig447
L___Lib_USB_32F10x_CL_USBD_SetConfig446:
;usbd_req.c, 593 :: 		
; pdev start address is: 0 (R0)
0x12EA	0xF5007288  ADD	R2, R0, #272
0x12EE	0x7813    LDRB	R3, [R2, #0]
0x12F0	0x4A16    LDR	R2, [PC, #88]
0x12F2	0x7812    LDRB	R2, [R2, #0]
0x12F4	0x429A    CMP	R2, R3
0x12F6	0xD016    BEQ	L___Lib_USB_32F10x_CL_USBD_SetConfig448
;usbd_req.c, 596 :: 		
0x12F8	0xF5007288  ADD	R2, R0, #272
0x12FC	0x7812    LDRB	R2, [R2, #0]
0x12FE	0x9001    STR	R0, [SP, #4]
0x1300	0xB2D1    UXTB	R1, R2
0x1302	0xF7FFF803  BL	__Lib_USB_32F10x_CL_USBD_ClrCfg+0
0x1306	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 599 :: 		
0x1308	0xF5007488  ADD	R4, R0, #272
0x130C	0x4B0F    LDR	R3, [PC, #60]
0x130E	0x781A    LDRB	R2, [R3, #0]
0x1310	0x7022    STRB	R2, [R4, #0]
;usbd_req.c, 600 :: 		
0x1312	0x461A    MOV	R2, R3
0x1314	0x7812    LDRB	R2, [R2, #0]
0x1316	0x9001    STR	R0, [SP, #4]
0x1318	0xB2D1    UXTB	R1, R2
0x131A	0xF7FEFFDB  BL	__Lib_USB_32F10x_CL_USBD_SetCfg+0
0x131E	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 601 :: 		
; pdev end address is: 0 (R0)
0x1320	0xF001FB28  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 602 :: 		
0x1324	0xE001    B	L___Lib_USB_32F10x_CL_USBD_SetConfig449
L___Lib_USB_32F10x_CL_USBD_SetConfig448:
;usbd_req.c, 605 :: 		
; pdev start address is: 0 (R0)
; pdev end address is: 0 (R0)
0x1326	0xF001FB25  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 606 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig449:
L___Lib_USB_32F10x_CL_USBD_SetConfig447:
;usbd_req.c, 607 :: 		
0x132A	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_SetConfig441
;usbd_req.c, 609 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig450:
;usbd_req.c, 610 :: 		
; req start address is: 32 (R8)
; pdev start address is: 0 (R0)
0x132C	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
; pdev end address is: 0 (R0)
0x132E	0xF7FFFC3B  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 611 :: 		
0x1332	0xE007    B	L___Lib_USB_32F10x_CL_USBD_SetConfig441
;usbd_req.c, 612 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig440:
; req start address is: 32 (R8)
; pdev start address is: 0 (R0)
0x1334	0x9B02    LDR	R3, [SP, #8]
0x1336	0x781A    LDRB	R2, [R3, #0]
0x1338	0x2A02    CMP	R2, #2
0x133A	0xD0A5    BEQ	L___Lib_USB_32F10x_CL_USBD_SetConfig442
0x133C	0x781A    LDRB	R2, [R3, #0]
0x133E	0x2A03    CMP	R2, #3
0x1340	0xD0BC    BEQ	L___Lib_USB_32F10x_CL_USBD_SetConfig445
0x1342	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_SetConfig450
; pdev end address is: 0 (R0)
; req end address is: 32 (R8)
L___Lib_USB_32F10x_CL_USBD_SetConfig441:
;usbd_req.c, 613 :: 		
L___Lib_USB_32F10x_CL_USBD_SetConfig439:
;usbd_req.c, 614 :: 		
L_end_USBD_SetConfig:
0x1344	0xF8DDE000  LDR	LR, [SP, #0]
0x1348	0xB003    ADD	SP, SP, #12
0x134A	0x4770    BX	LR
0x134C	0x09502000  	__Lib_USB_32F10x_CL_USBD_SetConfig_cfgidx_L0+0
; end of __Lib_USB_32F10x_CL_USBD_SetConfig
__Lib_USB_32F10x_CL_USBD_SetCfg:
;usbd_core.c, 416 :: 		
; cfgidx start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x02D4	0xB082    SUB	SP, SP, #8
0x02D6	0xF8CDE000  STR	LR, [SP, #0]
0x02DA	0x4605    MOV	R5, R0
; cfgidx end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; cfgidx start address is: 4 (R1)
;usbd_core.c, 418 :: 		
0x02DC	0xF5057288  ADD	R2, R5, #272
0x02E0	0xF20242D4  ADDW	R2, R2, #1236
0x02E4	0x6812    LDR	R2, [R2, #0]
0x02E6	0x6814    LDR	R4, [R2, #0]
0x02E8	0x9501    STR	R5, [SP, #4]
; cfgidx end address is: 4 (R1)
0x02EA	0x4628    MOV	R0, R5
0x02EC	0x47A0    BLX	R4
0x02EE	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 421 :: 		
0x02F0	0xF5057488  ADD	R4, R5, #272
; pdev end address is: 20 (R5)
0x02F4	0xF504649B  ADD	R4, R4, #1240
0x02F8	0x6824    LDR	R4, [R4, #0]
0x02FA	0x3408    ADDS	R4, #8
0x02FC	0x6822    LDR	R2, [R4, #0]
0x02FE	0x4790    BLX	R2
;usbd_core.c, 422 :: 		
0x0300	0x2000    MOVS	R0, #0
;usbd_core.c, 423 :: 		
L_end_USBD_SetCfg:
0x0302	0xF8DDE000  LDR	LR, [SP, #0]
0x0306	0xB002    ADD	SP, SP, #8
0x0308	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_SetCfg
__Lib_USB_32F10x_CL_USBD_ClrCfg:
;usbd_core.c, 432 :: 		
; cfgidx start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x030C	0xB081    SUB	SP, SP, #4
0x030E	0xF8CDE000  STR	LR, [SP, #0]
; cfgidx end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; cfgidx start address is: 4 (R1)
;usbd_core.c, 434 :: 		
0x0312	0xF5007288  ADD	R2, R0, #272
0x0316	0xF20242D4  ADDW	R2, R2, #1236
0x031A	0x6812    LDR	R2, [R2, #0]
0x031C	0x1D12    ADDS	R2, R2, #4
0x031E	0x6812    LDR	R2, [R2, #0]
; cfgidx end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x0320	0x4790    BLX	R2
;usbd_core.c, 435 :: 		
0x0322	0x2000    MOVS	R0, #0
;usbd_core.c, 436 :: 		
L_end_USBD_ClrCfg:
0x0324	0xF8DDE000  LDR	LR, [SP, #0]
0x0328	0xB001    ADD	SP, SP, #4
0x032A	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_ClrCfg
__Lib_USB_32F10x_CL_USBD_GetConfig:
;usbd_req.c, 624 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x1110	0xB082    SUB	SP, SP, #8
0x1112	0xF8CDE000  STR	LR, [SP, #0]
0x1116	0x4684    MOV	R12, R0
0x1118	0x4688    MOV	R8, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 48 (R12)
; req start address is: 32 (R8)
;usbd_req.c, 627 :: 		
0x111A	0xF1080206  ADD	R2, R8, #6
0x111E	0x8812    LDRH	R2, [R2, #0]
0x1120	0x2A01    CMP	R2, #1
0x1122	0xD004    BEQ	L___Lib_USB_32F10x_CL_USBD_GetConfig451
;usbd_req.c, 629 :: 		
0x1124	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
0x1126	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
0x1128	0xF7FFFD3E  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 630 :: 		
0x112C	0xE01F    B	L___Lib_USB_32F10x_CL_USBD_GetConfig452
L___Lib_USB_32F10x_CL_USBD_GetConfig451:
;usbd_req.c, 633 :: 		
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x112E	0xF50C7288  ADD	R2, R12, #272
0x1132	0x1C92    ADDS	R2, R2, #2
0x1134	0x9201    STR	R2, [SP, #4]
0x1136	0xE012    B	L___Lib_USB_32F10x_CL_USBD_GetConfig453
; req end address is: 32 (R8)
;usbd_req.c, 635 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig455:
;usbd_req.c, 639 :: 		
0x1138	0x2201    MOVS	R2, #1
;usbd_req.c, 638 :: 		
0x113A	0x490F    LDR	R1, [PC, #60]
;usbd_req.c, 637 :: 		
0x113C	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_req.c, 639 :: 		
0x113E	0xF7FFF91D  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 640 :: 		
0x1142	0xE014    B	L___Lib_USB_32F10x_CL_USBD_GetConfig454
;usbd_req.c, 642 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig456:
;usbd_req.c, 645 :: 		
; pdev start address is: 48 (R12)
0x1144	0xF50C7288  ADD	R2, R12, #272
0x1148	0x4611    MOV	R1, R2
;usbd_req.c, 646 :: 		
0x114A	0x2201    MOVS	R2, #1
;usbd_req.c, 644 :: 		
0x114C	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_req.c, 646 :: 		
0x114E	0xF7FFF915  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 647 :: 		
0x1152	0xE00C    B	L___Lib_USB_32F10x_CL_USBD_GetConfig454
;usbd_req.c, 649 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig457:
;usbd_req.c, 650 :: 		
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x1154	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
0x1156	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
0x1158	0xF7FFFD26  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 651 :: 		
0x115C	0xE007    B	L___Lib_USB_32F10x_CL_USBD_GetConfig454
;usbd_req.c, 652 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig453:
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x115E	0x9B01    LDR	R3, [SP, #4]
0x1160	0x781A    LDRB	R2, [R3, #0]
0x1162	0x2A02    CMP	R2, #2
0x1164	0xD0E8    BEQ	L___Lib_USB_32F10x_CL_USBD_GetConfig455
0x1166	0x781A    LDRB	R2, [R3, #0]
0x1168	0x2A03    CMP	R2, #3
0x116A	0xD0EB    BEQ	L___Lib_USB_32F10x_CL_USBD_GetConfig456
0x116C	0xE7F2    B	L___Lib_USB_32F10x_CL_USBD_GetConfig457
; pdev end address is: 48 (R12)
; req end address is: 32 (R8)
L___Lib_USB_32F10x_CL_USBD_GetConfig454:
;usbd_req.c, 653 :: 		
L___Lib_USB_32F10x_CL_USBD_GetConfig452:
;usbd_req.c, 654 :: 		
L_end_USBD_GetConfig:
0x116E	0xF8DDE000  LDR	LR, [SP, #0]
0x1172	0xB002    ADD	SP, SP, #8
0x1174	0x4770    BX	LR
0x1176	0xBF00    NOP
0x1178	0x00982000  	__Lib_USB_32F10x_CL_USBD_default_cfg+0
; end of __Lib_USB_32F10x_CL_USBD_GetConfig
__Lib_USB_32F10x_CL_USBD_GetStatus:
;usbd_req.c, 664 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x16D0	0xB082    SUB	SP, SP, #8
0x16D2	0xF8CDE000  STR	LR, [SP, #0]
0x16D6	0x4684    MOV	R12, R0
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 48 (R12)
; req start address is: 4 (R1)
;usbd_req.c, 668 :: 		
0x16D8	0xF50C7288  ADD	R2, R12, #272
0x16DC	0x1C92    ADDS	R2, R2, #2
0x16DE	0x9201    STR	R2, [SP, #4]
0x16E0	0xE016    B	L___Lib_USB_32F10x_CL_USBD_GetStatus458
; req end address is: 4 (R1)
;usbd_req.c, 670 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus460:
;usbd_req.c, 671 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus461:
;usbd_req.c, 674 :: 		
0x16E2	0x2301    MOVS	R3, #1
0x16E4	0x4A10    LDR	R2, [PC, #64]
0x16E6	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 679 :: 		
0x16E8	0xF50C7288  ADD	R2, R12, #272
0x16EC	0x3208    ADDS	R2, #8
0x16EE	0x6812    LDR	R2, [R2, #0]
0x16F0	0xB122    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_GetStatus462
;usbd_req.c, 681 :: 		
0x16F2	0x4B0D    LDR	R3, [PC, #52]
0x16F4	0x681A    LDR	R2, [R3, #0]
0x16F6	0xF0420202  ORR	R2, R2, #2
0x16FA	0x601A    STR	R2, [R3, #0]
;usbd_req.c, 682 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus462:
;usbd_req.c, 686 :: 		
0x16FC	0x2202    MOVS	R2, #2
;usbd_req.c, 685 :: 		
0x16FE	0x490A    LDR	R1, [PC, #40]
;usbd_req.c, 684 :: 		
0x1700	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_req.c, 686 :: 		
0x1702	0xF7FEFE3B  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 687 :: 		
0x1706	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_GetStatus459
;usbd_req.c, 689 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus463:
;usbd_req.c, 690 :: 		
; req start address is: 4 (R1)
; pdev start address is: 48 (R12)
; req end address is: 4 (R1)
0x1708	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
0x170A	0xF7FFFA4D  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 691 :: 		
0x170E	0xE007    B	L___Lib_USB_32F10x_CL_USBD_GetStatus459
;usbd_req.c, 692 :: 		
L___Lib_USB_32F10x_CL_USBD_GetStatus458:
; req start address is: 4 (R1)
; pdev start address is: 48 (R12)
0x1710	0x9B01    LDR	R3, [SP, #4]
0x1712	0x781A    LDRB	R2, [R3, #0]
0x1714	0x2A02    CMP	R2, #2
0x1716	0xD0E4    BEQ	L___Lib_USB_32F10x_CL_USBD_GetStatus460
0x1718	0x781A    LDRB	R2, [R3, #0]
0x171A	0x2A03    CMP	R2, #3
0x171C	0xD0E1    BEQ	L___Lib_USB_32F10x_CL_USBD_GetStatus461
0x171E	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_GetStatus463
; pdev end address is: 48 (R12)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_GetStatus459:
;usbd_req.c, 693 :: 		
L_end_USBD_GetStatus:
0x1720	0xF8DDE000  LDR	LR, [SP, #0]
0x1724	0xB002    ADD	SP, SP, #8
0x1726	0x4770    BX	LR
0x1728	0x00842000  	__Lib_USB_32F10x_CL_USBD_cfg_status+0
; end of __Lib_USB_32F10x_CL_USBD_GetStatus
__Lib_USB_32F10x_CL_USBD_SetFeature:
;usbd_req.c, 704 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0FB0	0xB083    SUB	SP, SP, #12
0x0FB2	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 708 :: 		
;usbd_req.c, 710 :: 		
0x0FB6	0x1C8A    ADDS	R2, R1, #2
0x0FB8	0x8812    LDRH	R2, [R2, #0]
0x0FBA	0x2A01    CMP	R2, #1
0x0FBC	0xD112    BNE	L___Lib_USB_32F10x_CL_USBD_SetFeature464
;usbd_req.c, 712 :: 		
0x0FBE	0xF5007288  ADD	R2, R0, #272
0x0FC2	0xF2020308  ADDW	R3, R2, #8
0x0FC6	0x2201    MOVS	R2, #1
0x0FC8	0x601A    STR	R2, [R3, #0]
;usbd_req.c, 713 :: 		
0x0FCA	0xF5007288  ADD	R2, R0, #272
0x0FCE	0xF20242D4  ADDW	R2, R2, #1236
0x0FD2	0x6812    LDR	R2, [R2, #0]
0x0FD4	0x3208    ADDS	R2, #8
0x0FD6	0x6812    LDR	R2, [R2, #0]
0x0FD8	0x9001    STR	R0, [SP, #4]
; req end address is: 4 (R1)
0x0FDA	0x4790    BLX	R2
0x0FDC	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 714 :: 		
; pdev end address is: 0 (R0)
0x0FDE	0xF001FCC9  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 715 :: 		
0x0FE2	0xE05B    B	L___Lib_USB_32F10x_CL_USBD_SetFeature465
L___Lib_USB_32F10x_CL_USBD_SetFeature464:
;usbd_req.c, 717 :: 		
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
0x0FE4	0x1C8A    ADDS	R2, R1, #2
0x0FE6	0x8812    LDRH	R2, [R2, #0]
;usbd_req.c, 718 :: 		
0x0FE8	0x2A02    CMP	R2, #2
0x0FEA	0xD157    BNE	L___Lib_USB_32F10x_CL_USBD_SetFeature569
0x0FEC	0x1D0A    ADDS	R2, R1, #4
0x0FEE	0x8812    LDRH	R2, [R2, #0]
0x0FF0	0xF00202FF  AND	R2, R2, #255
0x0FF4	0xB292    UXTH	R2, R2
0x0FF6	0x2A00    CMP	R2, #0
0x0FF8	0xD150    BNE	L___Lib_USB_32F10x_CL_USBD_SetFeature568
L___Lib_USB_32F10x_CL_USBD_SetFeature567:
;usbd_req.c, 720 :: 		
0x0FFA	0xF200020C  ADDW	R2, R0, #12
0x0FFE	0x1D12    ADDS	R2, R2, #4
0x1000	0x6812    LDR	R2, [R2, #0]
0x1002	0x1D12    ADDS	R2, R2, #4
0x1004	0x6812    LDR	R2, [R2, #0]
0x1006	0x9202    STR	R2, [SP, #8]
;usbd_req.c, 722 :: 		
0x1008	0x1D0A    ADDS	R2, R1, #4
; req end address is: 4 (R1)
0x100A	0x8812    LDRH	R2, [R2, #0]
0x100C	0x0A12    LSRS	R2, R2, #8
; test_mode start address is: 4 (R1)
0x100E	0xB2D1    UXTB	R1, R2
;usbd_req.c, 723 :: 		
0x1010	0xE027    B	L___Lib_USB_32F10x_CL_USBD_SetFeature469
; test_mode end address is: 4 (R1)
;usbd_req.c, 725 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature471:
;usbd_req.c, 726 :: 		
0x1012	0x2301    MOVS	R3, #1
0x1014	0xF89D2008  LDRB	R2, [SP, #8]
0x1018	0xF3631206  BFI	R2, R3, #4, #3
0x101C	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 727 :: 		
0x1020	0xE029    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 729 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature472:
;usbd_req.c, 730 :: 		
0x1022	0x2302    MOVS	R3, #2
0x1024	0xF89D2008  LDRB	R2, [SP, #8]
0x1028	0xF3631206  BFI	R2, R3, #4, #3
0x102C	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 731 :: 		
0x1030	0xE021    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 733 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature473:
;usbd_req.c, 734 :: 		
0x1032	0x2303    MOVS	R3, #3
0x1034	0xF89D2008  LDRB	R2, [SP, #8]
0x1038	0xF3631206  BFI	R2, R3, #4, #3
0x103C	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 735 :: 		
0x1040	0xE019    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 737 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature474:
;usbd_req.c, 738 :: 		
0x1042	0x2304    MOVS	R3, #4
0x1044	0xF89D2008  LDRB	R2, [SP, #8]
0x1048	0xF3631206  BFI	R2, R3, #4, #3
0x104C	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 739 :: 		
0x1050	0xE011    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 741 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature475:
;usbd_req.c, 742 :: 		
0x1052	0x2305    MOVS	R3, #5
0x1054	0xF89D2008  LDRB	R2, [SP, #8]
0x1058	0xF3631206  BFI	R2, R3, #4, #3
0x105C	0xF88D2008  STRB	R2, [SP, #8]
;usbd_req.c, 743 :: 		
0x1060	0xE009    B	L___Lib_USB_32F10x_CL_USBD_SetFeature470
;usbd_req.c, 744 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature469:
; test_mode start address is: 4 (R1)
0x1062	0x2901    CMP	R1, #1
0x1064	0xD0D5    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature471
0x1066	0x2902    CMP	R1, #2
0x1068	0xD0DB    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature472
0x106A	0x2903    CMP	R1, #3
0x106C	0xD0E1    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature473
0x106E	0x2904    CMP	R1, #4
0x1070	0xD0E7    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature474
0x1072	0x2905    CMP	R1, #5
0x1074	0xD0ED    BEQ	L___Lib_USB_32F10x_CL_USBD_SetFeature475
; test_mode end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_SetFeature470:
;usbd_req.c, 745 :: 		
0x1076	0xF04F0504  MOV	R5, #4
0x107A	0x4C0A    LDR	R4, [PC, #40]
0x107C	0xAB02    ADD	R3, SP, #8
0x107E	0xE7FF    B	L___Lib_USB_32F10x_CL_USBD_SetFeature476
L___Lib_USB_32F10x_CL_USBD_SetFeature570:
L___Lib_USB_32F10x_CL_USBD_SetFeature476:
; pdev start address is: 0 (R0)
; pdev end address is: 0 (R0)
0x1080	0x781A    LDRB	R2, [R3, #0]
0x1082	0x7022    STRB	R2, [R4, #0]
0x1084	0x1E6D    SUBS	R5, R5, #1
0x1086	0x1C5B    ADDS	R3, R3, #1
0x1088	0x1C64    ADDS	R4, R4, #1
0x108A	0x2D00    CMP	R5, #0
0x108C	0xD1F8    BNE	L___Lib_USB_32F10x_CL_USBD_SetFeature570
; pdev end address is: 0 (R0)
;usbd_req.c, 746 :: 		
; pdev start address is: 0 (R0)
0x108E	0xF5007288  ADD	R2, R0, #272
0x1092	0x1D93    ADDS	R3, R2, #6
0x1094	0x2201    MOVS	R2, #1
0x1096	0x701A    STRB	R2, [R3, #0]
;usbd_req.c, 747 :: 		
; pdev end address is: 0 (R0)
0x1098	0xF001FC6C  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 718 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature569:
L___Lib_USB_32F10x_CL_USBD_SetFeature568:
;usbd_req.c, 748 :: 		
L___Lib_USB_32F10x_CL_USBD_SetFeature465:
;usbd_req.c, 750 :: 		
L_end_USBD_SetFeature:
0x109C	0xF8DDE000  LDR	LR, [SP, #0]
0x10A0	0xB003    ADD	SP, SP, #12
0x10A2	0x4770    BX	LR
0x10A4	0x03582000  	__Lib_USB_32F10x_CL_SET_TEST_MODE+0
; end of __Lib_USB_32F10x_CL_USBD_SetFeature
__Lib_USB_32F10x_CL_USBD_HID_Setup:
;usbd_hid_core.c, 350 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0554	0xB084    SUB	SP, SP, #16
0x0556	0xF8CDE000  STR	LR, [SP, #0]
0x055A	0x4684    MOV	R12, R0
0x055C	0x4688    MOV	R8, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 48 (R12)
; req start address is: 32 (R8)
;usbd_hid_core.c, 352 :: 		
; len start address is: 0 (R0)
0x055E	0xF2400000  MOVW	R0, #0
;usbd_hid_core.c, 353 :: 		
; pbuf start address is: 4 (R1)
0x0562	0xF04F0100  MOV	R1, #0
;usbd_hid_core.c, 355 :: 		
0x0566	0xF8982000  LDRB	R2, [R8, #0]
0x056A	0xF0020260  AND	R2, R2, #96
0x056E	0xF88D200C  STRB	R2, [SP, #12]
0x0572	0xE08E    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup315
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
;usbd_hid_core.c, 357 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup317:
;usbd_hid_core.c, 358 :: 		
0x0574	0xF1080201  ADD	R2, R8, #1
0x0578	0x9202    STR	R2, [SP, #8]
0x057A	0xE021    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup318
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 362 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup320:
;usbd_hid_core.c, 363 :: 		
0x057C	0xF1080202  ADD	R2, R8, #2
; req end address is: 32 (R8)
0x0580	0x8812    LDRH	R2, [R2, #0]
0x0582	0xB2D3    UXTB	R3, R2
0x0584	0x4A49    LDR	R2, [PC, #292]
0x0586	0x6013    STR	R3, [R2, #0]
;usbd_hid_core.c, 364 :: 		
0x0588	0xE028    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup319
;usbd_hid_core.c, 366 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup321:
;usbd_hid_core.c, 369 :: 		
; pdev start address is: 48 (R12)
0x058A	0x2201    MOVS	R2, #1
;usbd_hid_core.c, 368 :: 		
0x058C	0x4947    LDR	R1, [PC, #284]
;usbd_hid_core.c, 367 :: 		
0x058E	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 369 :: 		
0x0590	0xF7FFFEF4  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_hid_core.c, 370 :: 		
0x0594	0xE022    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup319
;usbd_hid_core.c, 372 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup322:
;usbd_hid_core.c, 373 :: 		
; req start address is: 32 (R8)
0x0596	0xF1080202  ADD	R2, R8, #2
; req end address is: 32 (R8)
0x059A	0x8812    LDRH	R2, [R2, #0]
0x059C	0x0A12    LSRS	R2, R2, #8
0x059E	0xB292    UXTH	R2, R2
0x05A0	0xB2D3    UXTB	R3, R2
0x05A2	0x4A43    LDR	R2, [PC, #268]
0x05A4	0x6013    STR	R3, [R2, #0]
;usbd_hid_core.c, 374 :: 		
0x05A6	0xE019    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup319
;usbd_hid_core.c, 376 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup323:
;usbd_hid_core.c, 379 :: 		
; pdev start address is: 48 (R12)
0x05A8	0x2201    MOVS	R2, #1
;usbd_hid_core.c, 378 :: 		
0x05AA	0x4941    LDR	R1, [PC, #260]
;usbd_hid_core.c, 377 :: 		
0x05AC	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 379 :: 		
0x05AE	0xF7FFFEE5  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_hid_core.c, 380 :: 		
0x05B2	0xE013    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup319
;usbd_hid_core.c, 382 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup324:
;usbd_hid_core.c, 383 :: 		
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x05B4	0x4641    MOV	R1, R8
; req end address is: 32 (R8)
0x05B6	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
0x05B8	0xF000FAF6  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_hid_core.c, 384 :: 		
0x05BC	0x2002    MOVS	R0, #2
0x05BE	0xE070    B	L_end_USBD_HID_Setup
;usbd_hid_core.c, 385 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup318:
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x05C0	0x9B02    LDR	R3, [SP, #8]
0x05C2	0x781A    LDRB	R2, [R3, #0]
0x05C4	0x2A0B    CMP	R2, #11
0x05C6	0xD0D9    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup320
0x05C8	0x781A    LDRB	R2, [R3, #0]
0x05CA	0x2A03    CMP	R2, #3
0x05CC	0xD0DD    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup321
0x05CE	0x781A    LDRB	R2, [R3, #0]
0x05D0	0x2A0A    CMP	R2, #10
0x05D2	0xD0E0    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup322
0x05D4	0x781A    LDRB	R2, [R3, #0]
0x05D6	0x2A02    CMP	R2, #2
0x05D8	0xD0E6    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup323
0x05DA	0xE7EB    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup324
; pdev end address is: 48 (R12)
; req end address is: 32 (R8)
L___Lib_USB_32F10x_CL_USBD_HID_Setup319:
;usbd_hid_core.c, 386 :: 		
0x05DC	0xE060    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup316
;usbd_hid_core.c, 388 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup325:
;usbd_hid_core.c, 389 :: 		
; pbuf start address is: 4 (R1)
; len start address is: 0 (R0)
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x05DE	0xF1080201  ADD	R2, R8, #1
0x05E2	0x9202    STR	R2, [SP, #8]
0x05E4	0xE04A    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup326
;usbd_hid_core.c, 391 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup328:
;usbd_hid_core.c, 392 :: 		
0x05E6	0xF1080202  ADD	R2, R8, #2
0x05EA	0x8812    LDRH	R2, [R2, #0]
0x05EC	0x0A12    LSRS	R2, R2, #8
0x05EE	0xB292    UXTH	R2, R2
0x05F0	0x2A22    CMP	R2, #34
0x05F2	0xD114    BNE	L___Lib_USB_32F10x_CL_USBD_HID_Setup329
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
;usbd_hid_core.c, 394 :: 		
0x05F4	0xF1080206  ADD	R2, R8, #6
0x05F8	0x8813    LDRH	R3, [R2, #0]
0x05FA	0x4A2E    LDR	R2, [PC, #184]
0x05FC	0x4293    CMP	R3, R2
0x05FE	0xD902    BLS	L___Lib_USB_32F10x_CL_USBD_HID_Setup330
; req end address is: 32 (R8)
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 start address is: 4 (R1)
0x0600	0xF2400121  MOVW	R1, _USB_HID_RPT_SIZE
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 end address is: 4 (R1)
0x0604	0xE004    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup331
L___Lib_USB_32F10x_CL_USBD_HID_Setup330:
; req start address is: 32 (R8)
0x0606	0xF1080206  ADD	R2, R8, #6
; req end address is: 32 (R8)
0x060A	0x8812    LDRH	R2, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 start address is: 0 (R0)
0x060C	0xB290    UXTH	R0, R2
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 end address is: 0 (R0)
0x060E	0xB281    UXTH	R1, R0
L___Lib_USB_32F10x_CL_USBD_HID_Setup331:
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 start address is: 4 (R1)
; len start address is: 0 (R0)
0x0610	0xB288    UXTH	R0, R1
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5634 end address is: 4 (R1)
;usbd_hid_core.c, 395 :: 		
0x0612	0x4A29    LDR	R2, [PC, #164]
; pbuf start address is: 4 (R1)
0x0614	0x4611    MOV	R1, R2
;usbd_hid_core.c, 398 :: 		
0x0616	0x9101    STR	R1, [SP, #4]
0x0618	0xB281    UXTH	R1, R0
0x061A	0x9801    LDR	R0, [SP, #4]
0x061C	0xE01B    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup332
L___Lib_USB_32F10x_CL_USBD_HID_Setup329:
;usbd_hid_core.c, 399 :: 		
; req start address is: 32 (R8)
0x061E	0xF1080202  ADD	R2, R8, #2
0x0622	0x8812    LDRH	R2, [R2, #0]
0x0624	0x0A12    LSRS	R2, R2, #8
0x0626	0xB292    UXTH	R2, R2
0x0628	0x2A21    CMP	R2, #33
0x062A	0xD111    BNE	L___Lib_USB_32F10x_CL_USBD_HID_Setup622
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
;usbd_hid_core.c, 406 :: 		
0x062C	0x4A23    LDR	R2, [PC, #140]
0x062E	0x6812    LDR	R2, [R2, #0]
0x0630	0xF2020012  ADDW	R0, R2, #18
; pbuf start address is: 0 (R0)
;usbd_hid_core.c, 408 :: 		
0x0634	0xF1080206  ADD	R2, R8, #6
0x0638	0x8812    LDRH	R2, [R2, #0]
0x063A	0x2A09    CMP	R2, #9
0x063C	0xD901    BLS	L___Lib_USB_32F10x_CL_USBD_HID_Setup334
; req end address is: 32 (R8)
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 start address is: 8 (R2)
0x063E	0x2209    MOVS	R2, #9
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 end address is: 8 (R2)
0x0640	0xE004    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup335
L___Lib_USB_32F10x_CL_USBD_HID_Setup334:
; req start address is: 32 (R8)
0x0642	0xF1080206  ADD	R2, R8, #6
; req end address is: 32 (R8)
0x0646	0x8812    LDRH	R2, [R2, #0]
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 start address is: 4 (R1)
0x0648	0xB291    UXTH	R1, R2
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 end address is: 4 (R1)
0x064A	0xB28A    UXTH	R2, R1
L___Lib_USB_32F10x_CL_USBD_HID_Setup335:
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 start address is: 8 (R2)
; len start address is: 4 (R1)
0x064C	0xB291    UXTH	R1, R2
; ?FLOC____Lib_USB_32F10x_CL_USBD_HID_Setup?T5657 end address is: 8 (R2)
; pbuf end address is: 0 (R0)
; len end address is: 4 (R1)
;usbd_hid_core.c, 409 :: 		
0x064E	0xE002    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup333
L___Lib_USB_32F10x_CL_USBD_HID_Setup622:
;usbd_hid_core.c, 399 :: 		
0x0650	0x9101    STR	R1, [SP, #4]
0x0652	0xB281    UXTH	R1, R0
0x0654	0x9801    LDR	R0, [SP, #4]
;usbd_hid_core.c, 409 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup333:
; len start address is: 4 (R1)
; pbuf start address is: 0 (R0)
; pbuf end address is: 0 (R0)
; len end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_HID_Setup332:
;usbd_hid_core.c, 413 :: 		
; pbuf start address is: 0 (R0)
; len start address is: 4 (R1)
0x0656	0xB28A    UXTH	R2, R1
; len end address is: 4 (R1)
;usbd_hid_core.c, 412 :: 		
0x0658	0x4601    MOV	R1, R0
; pbuf end address is: 0 (R0)
;usbd_hid_core.c, 411 :: 		
0x065A	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 413 :: 		
0x065C	0xF7FFFE8E  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_hid_core.c, 415 :: 		
0x0660	0xE016    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup327
;usbd_hid_core.c, 417 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup336:
;usbd_hid_core.c, 420 :: 		
; pdev start address is: 48 (R12)
0x0662	0x2201    MOVS	R2, #1
;usbd_hid_core.c, 419 :: 		
0x0664	0x4916    LDR	R1, [PC, #88]
;usbd_hid_core.c, 418 :: 		
0x0666	0x4660    MOV	R0, R12
; pdev end address is: 48 (R12)
;usbd_hid_core.c, 420 :: 		
0x0668	0xF7FFFE88  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_hid_core.c, 421 :: 		
0x066C	0xE010    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup327
;usbd_hid_core.c, 423 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup337:
;usbd_hid_core.c, 424 :: 		
; req start address is: 32 (R8)
0x066E	0xF1080202  ADD	R2, R8, #2
; req end address is: 32 (R8)
0x0672	0x8812    LDRH	R2, [R2, #0]
0x0674	0xB2D3    UXTB	R3, R2
0x0676	0x4A12    LDR	R2, [PC, #72]
0x0678	0x6013    STR	R3, [R2, #0]
;usbd_hid_core.c, 425 :: 		
0x067A	0xE009    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup327
;usbd_hid_core.c, 426 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_Setup326:
; pbuf start address is: 4 (R1)
; len start address is: 0 (R0)
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x067C	0x9B02    LDR	R3, [SP, #8]
0x067E	0x781A    LDRB	R2, [R3, #0]
0x0680	0x2A06    CMP	R2, #6
0x0682	0xD0B0    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup328
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
0x0684	0x781A    LDRB	R2, [R3, #0]
0x0686	0x2A0A    CMP	R2, #10
0x0688	0xD0EB    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup336
; pdev end address is: 48 (R12)
0x068A	0x781A    LDRB	R2, [R3, #0]
0x068C	0x2A0B    CMP	R2, #11
0x068E	0xD0EE    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup337
; req end address is: 32 (R8)
L___Lib_USB_32F10x_CL_USBD_HID_Setup327:
;usbd_hid_core.c, 427 :: 		
0x0690	0xE006    B	L___Lib_USB_32F10x_CL_USBD_HID_Setup316
L___Lib_USB_32F10x_CL_USBD_HID_Setup315:
; pbuf start address is: 4 (R1)
; len start address is: 0 (R0)
; req start address is: 32 (R8)
; pdev start address is: 48 (R12)
0x0692	0xF89D200C  LDRB	R2, [SP, #12]
0x0696	0x2A20    CMP	R2, #32
0x0698	0xF43FAF6C  BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup317
0x069C	0x2A00    CMP	R2, #0
0x069E	0xD09E    BEQ	L___Lib_USB_32F10x_CL_USBD_HID_Setup325
; pdev end address is: 48 (R12)
; req end address is: 32 (R8)
; len end address is: 0 (R0)
; pbuf end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_HID_Setup316:
;usbd_hid_core.c, 428 :: 		
0x06A0	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 429 :: 		
L_end_USBD_HID_Setup:
0x06A2	0xF8DDE000  LDR	LR, [SP, #0]
0x06A6	0xB004    ADD	SP, SP, #16
0x06A8	0x4770    BX	LR
0x06AA	0xBF00    NOP
0x06AC	0x00882000  	__Lib_USB_32F10x_CL_USBD_HID_Protocol+0
0x06B0	0x008C2000  	__Lib_USB_32F10x_CL_USBD_HID_IdleState+0
0x06B4	0x00210000  	_USB_HID_RPT_SIZE
0x06B8	0x7ECC0000  	_hid_rpt_desc+0
0x06BC	0x00902000  	__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
0x06C0	0x00942000  	__Lib_USB_32F10x_CL_USBD_HID_AltSet+0
; end of __Lib_USB_32F10x_CL_USBD_HID_Setup
__Lib_USB_32F10x_CL_USBD_GEN_Setup:
;usbd_gen_core.c, 112 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x04F0	0xB083    SUB	SP, SP, #12
0x04F2	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_gen_core.c, 114 :: 		
;usbd_gen_core.c, 115 :: 		
;usbd_gen_core.c, 117 :: 		
0x04F6	0x780A    LDRB	R2, [R1, #0]
0x04F8	0xF0020260  AND	R2, R2, #96
0x04FC	0xF88D2008  STRB	R2, [SP, #8]
0x0500	0xE01A    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup339
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
;usbd_gen_core.c, 119 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup341:
;usbd_gen_core.c, 148 :: 		
0x0502	0xE01F    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup340
;usbd_gen_core.c, 150 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup342:
;usbd_gen_core.c, 151 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0504	0x1C4A    ADDS	R2, R1, #1
0x0506	0x9201    STR	R2, [SP, #4]
0x0508	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup343
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
;usbd_gen_core.c, 153 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup345:
;usbd_gen_core.c, 176 :: 		
0x050A	0xE014    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup344
;usbd_gen_core.c, 178 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup346:
;usbd_gen_core.c, 181 :: 		
; pdev start address is: 0 (R0)
0x050C	0x2201    MOVS	R2, #1
;usbd_gen_core.c, 180 :: 		
0x050E	0x4910    LDR	R1, [PC, #64]
;usbd_gen_core.c, 179 :: 		
; pdev end address is: 0 (R0)
;usbd_gen_core.c, 181 :: 		
0x0510	0xF7FFFF34  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_gen_core.c, 182 :: 		
0x0514	0xE00F    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup344
;usbd_gen_core.c, 184 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup347:
;usbd_gen_core.c, 185 :: 		
; req start address is: 4 (R1)
0x0516	0x1C8A    ADDS	R2, R1, #2
; req end address is: 4 (R1)
0x0518	0x8812    LDRH	R2, [R2, #0]
0x051A	0xB2D3    UXTB	R3, R2
0x051C	0x4A0C    LDR	R2, [PC, #48]
0x051E	0x6013    STR	R3, [R2, #0]
;usbd_gen_core.c, 186 :: 		
0x0520	0xE009    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup344
;usbd_gen_core.c, 187 :: 		
L___Lib_USB_32F10x_CL_USBD_GEN_Setup343:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0522	0x9B01    LDR	R3, [SP, #4]
0x0524	0x781A    LDRB	R2, [R3, #0]
0x0526	0x2A06    CMP	R2, #6
0x0528	0xD0EF    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup345
0x052A	0x781A    LDRB	R2, [R3, #0]
0x052C	0x2A0A    CMP	R2, #10
0x052E	0xD0ED    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup346
; pdev end address is: 0 (R0)
0x0530	0x781A    LDRB	R2, [R3, #0]
0x0532	0x2A0B    CMP	R2, #11
0x0534	0xD0EF    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup347
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_GEN_Setup344:
;usbd_gen_core.c, 188 :: 		
0x0536	0xE005    B	L___Lib_USB_32F10x_CL_USBD_GEN_Setup340
L___Lib_USB_32F10x_CL_USBD_GEN_Setup339:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0538	0xF89D2008  LDRB	R2, [SP, #8]
0x053C	0x2A20    CMP	R2, #32
0x053E	0xD0E0    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup341
0x0540	0x2A00    CMP	R2, #0
0x0542	0xD0DF    BEQ	L___Lib_USB_32F10x_CL_USBD_GEN_Setup342
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_GEN_Setup340:
;usbd_gen_core.c, 189 :: 		
0x0544	0x2000    MOVS	R0, #0
;usbd_gen_core.c, 190 :: 		
L_end_USBD_GEN_Setup:
0x0546	0xF8DDE000  LDR	LR, [SP, #0]
0x054A	0xB003    ADD	SP, SP, #12
0x054C	0x4770    BX	LR
0x054E	0xBF00    NOP
0x0550	0x009C2000  	__Lib_USB_32F10x_CL_USBD_GEN_AltSet+0
; end of __Lib_USB_32F10x_CL_USBD_GEN_Setup
__Lib_USB_32F10x_CL_USBD_ClrFeature:
;usbd_req.c, 761 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0ED4	0xB083    SUB	SP, SP, #12
0x0ED6	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 763 :: 		
0x0EDA	0xF5007288  ADD	R2, R0, #272
0x0EDE	0x1C92    ADDS	R2, R2, #2
0x0EE0	0x9202    STR	R2, [SP, #8]
0x0EE2	0xE019    B	L___Lib_USB_32F10x_CL_USBD_ClrFeature477
;usbd_req.c, 765 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature479:
;usbd_req.c, 766 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature480:
;usbd_req.c, 767 :: 		
0x0EE4	0x1C8A    ADDS	R2, R1, #2
0x0EE6	0x8812    LDRH	R2, [R2, #0]
0x0EE8	0x2A01    CMP	R2, #1
0x0EEA	0xD111    BNE	L___Lib_USB_32F10x_CL_USBD_ClrFeature481
;usbd_req.c, 769 :: 		
0x0EEC	0xF5007288  ADD	R2, R0, #272
0x0EF0	0xF2020308  ADDW	R3, R2, #8
0x0EF4	0x2200    MOVS	R2, #0
0x0EF6	0x601A    STR	R2, [R3, #0]
;usbd_req.c, 770 :: 		
0x0EF8	0xF5007288  ADD	R2, R0, #272
0x0EFC	0xF20242D4  ADDW	R2, R2, #1236
0x0F00	0x6812    LDR	R2, [R2, #0]
0x0F02	0x3208    ADDS	R2, #8
0x0F04	0x6812    LDR	R2, [R2, #0]
0x0F06	0x9001    STR	R0, [SP, #4]
; req end address is: 4 (R1)
0x0F08	0x4790    BLX	R2
0x0F0A	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 771 :: 		
; pdev end address is: 0 (R0)
0x0F0C	0xF001FD32  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 772 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature481:
;usbd_req.c, 773 :: 		
0x0F10	0xE00A    B	L___Lib_USB_32F10x_CL_USBD_ClrFeature478
;usbd_req.c, 775 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature482:
;usbd_req.c, 776 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x0F12	0xF7FFFE49  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 777 :: 		
0x0F16	0xE007    B	L___Lib_USB_32F10x_CL_USBD_ClrFeature478
;usbd_req.c, 778 :: 		
L___Lib_USB_32F10x_CL_USBD_ClrFeature477:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0F18	0x9B02    LDR	R3, [SP, #8]
0x0F1A	0x781A    LDRB	R2, [R3, #0]
0x0F1C	0x2A02    CMP	R2, #2
0x0F1E	0xD0E1    BEQ	L___Lib_USB_32F10x_CL_USBD_ClrFeature479
0x0F20	0x781A    LDRB	R2, [R3, #0]
0x0F22	0x2A03    CMP	R2, #3
0x0F24	0xD0DE    BEQ	L___Lib_USB_32F10x_CL_USBD_ClrFeature480
0x0F26	0xE7F4    B	L___Lib_USB_32F10x_CL_USBD_ClrFeature482
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_ClrFeature478:
;usbd_req.c, 779 :: 		
L_end_USBD_ClrFeature:
0x0F28	0xF8DDE000  LDR	LR, [SP, #0]
0x0F2C	0xB003    ADD	SP, SP, #12
0x0F2E	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_ClrFeature
__Lib_USB_32F10x_CL_USBD_StdItfReq:
;usbd_req.c, 199 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2B84	0xB086    SUB	SP, SP, #24
0x2B86	0xF8CDE000  STR	LR, [SP, #0]
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 4 (R1)
;usbd_req.c, 201 :: 		
0x2B8A	0x2200    MOVS	R2, #0
0x2B8C	0xF88D200C  STRB	R2, [SP, #12]
;usbd_req.c, 203 :: 		
0x2B90	0xF5007288  ADD	R2, R0, #272
0x2B94	0x1C92    ADDS	R2, R2, #2
0x2B96	0x9205    STR	R2, [SP, #20]
0x2B98	0xE022    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq358
;usbd_req.c, 205 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq360:
;usbd_req.c, 207 :: 		
0x2B9A	0x1D0A    ADDS	R2, R1, #4
0x2B9C	0x8812    LDRH	R2, [R2, #0]
0x2B9E	0xF00202FF  AND	R2, R2, #255
0x2BA2	0xB2D2    UXTB	R2, R2
0x2BA4	0x2A01    CMP	R2, #1
0x2BA6	0xD815    BHI	L___Lib_USB_32F10x_CL_USBD_StdItfReq361
;usbd_req.c, 209 :: 		
0x2BA8	0xF5007288  ADD	R2, R0, #272
0x2BAC	0xF20242D4  ADDW	R2, R2, #1236
0x2BB0	0x6812    LDR	R2, [R2, #0]
0x2BB2	0x3208    ADDS	R2, #8
0x2BB4	0x6812    LDR	R2, [R2, #0]
0x2BB6	0x9101    STR	R1, [SP, #4]
0x2BB8	0x9002    STR	R0, [SP, #8]
0x2BBA	0x4790    BLX	R2
0x2BBC	0x9802    LDR	R0, [SP, #8]
0x2BBE	0x9901    LDR	R1, [SP, #4]
;usbd_req.c, 211 :: 		
0x2BC0	0x1D8A    ADDS	R2, R1, #6
; req end address is: 4 (R1)
0x2BC2	0x8812    LDRH	R2, [R2, #0]
0x2BC4	0xB92A    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_StdItfReq573
0x2BC6	0xF89D200C  LDRB	R2, [SP, #12]
0x2BCA	0x2A00    CMP	R2, #0
0x2BCC	0xD101    BNE	L___Lib_USB_32F10x_CL_USBD_StdItfReq572
L___Lib_USB_32F10x_CL_USBD_StdItfReq571:
;usbd_req.c, 213 :: 		
; pdev end address is: 0 (R0)
0x2BCE	0xF7FFFED1  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 211 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq573:
L___Lib_USB_32F10x_CL_USBD_StdItfReq572:
;usbd_req.c, 215 :: 		
0x2BD2	0xE001    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq365
L___Lib_USB_32F10x_CL_USBD_StdItfReq361:
;usbd_req.c, 218 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2BD4	0xF7FDFFE8  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 219 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq365:
;usbd_req.c, 220 :: 		
0x2BD8	0xE007    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq359
;usbd_req.c, 222 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq366:
;usbd_req.c, 223 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2BDA	0xF7FDFFE5  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 224 :: 		
0x2BDE	0xE004    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq359
;usbd_req.c, 225 :: 		
L___Lib_USB_32F10x_CL_USBD_StdItfReq358:
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2BE0	0x9A05    LDR	R2, [SP, #20]
0x2BE2	0x7812    LDRB	R2, [R2, #0]
0x2BE4	0x2A03    CMP	R2, #3
0x2BE6	0xD0D8    BEQ	L___Lib_USB_32F10x_CL_USBD_StdItfReq360
0x2BE8	0xE7F7    B	L___Lib_USB_32F10x_CL_USBD_StdItfReq366
; pdev end address is: 0 (R0)
; req end address is: 4 (R1)
L___Lib_USB_32F10x_CL_USBD_StdItfReq359:
;usbd_req.c, 226 :: 		
0x2BEA	0xF89D000C  LDRB	R0, [SP, #12]
;usbd_req.c, 227 :: 		
L_end_USBD_StdItfReq:
0x2BEE	0xF8DDE000  LDR	LR, [SP, #0]
0x2BF2	0xB006    ADD	SP, SP, #24
0x2BF4	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_StdItfReq
__Lib_USB_32F10x_CL_USBD_StdEPReq:
;usbd_req.c, 236 :: 		
; req start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2BF8	0xB088    SUB	SP, SP, #32
0x2BFA	0xF8CDE000  STR	LR, [SP, #0]
0x2BFE	0x460C    MOV	R4, R1
; req end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; req start address is: 16 (R4)
;usbd_req.c, 240 :: 		
0x2C00	0x2200    MOVS	R2, #0
0x2C02	0xF88D200C  STRB	R2, [SP, #12]
;usbd_req.c, 242 :: 		
0x2C06	0x1D22    ADDS	R2, R4, #4
0x2C08	0x8812    LDRH	R2, [R2, #0]
0x2C0A	0xF00202FF  AND	R2, R2, #255
; ep_addr start address is: 4 (R1)
0x2C0E	0xB2D1    UXTB	R1, R2
;usbd_req.c, 244 :: 		
0x2C10	0x1C62    ADDS	R2, R4, #1
0x2C12	0x9207    STR	R2, [SP, #28]
0x2C14	0xE0B0    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq367
;usbd_req.c, 247 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq369:
;usbd_req.c, 249 :: 		
0x2C16	0xF5007288  ADD	R2, R0, #272
0x2C1A	0x1C92    ADDS	R2, R2, #2
0x2C1C	0x9206    STR	R2, [SP, #24]
0x2C1E	0xE023    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq370
; req end address is: 16 (R4)
;usbd_req.c, 251 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq372:
;usbd_req.c, 252 :: 		
0x2C20	0xB119    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq580
0x2C22	0x2980    CMP	R1, #128
0x2C24	0xD001    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq579
L___Lib_USB_32F10x_CL_USBD_StdEPReq578:
;usbd_req.c, 254 :: 		
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2C26	0xF7FDFB11  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 252 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq580:
L___Lib_USB_32F10x_CL_USBD_StdEPReq579:
;usbd_req.c, 256 :: 		
0x2C2A	0xE025    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq371
;usbd_req.c, 258 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq376:
;usbd_req.c, 259 :: 		
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2C2C	0x1CA2    ADDS	R2, R4, #2
0x2C2E	0x8812    LDRH	R2, [R2, #0]
0x2C30	0xB942    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq377
;usbd_req.c, 261 :: 		
0x2C32	0xB139    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq582
0x2C34	0x2980    CMP	R1, #128
0x2C36	0xD005    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq581
L___Lib_USB_32F10x_CL_USBD_StdEPReq577:
;usbd_req.c, 263 :: 		
0x2C38	0x9401    STR	R4, [SP, #4]
; ep_addr end address is: 4 (R1)
0x2C3A	0x9002    STR	R0, [SP, #8]
0x2C3C	0xF7FDFB06  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
0x2C40	0x9802    LDR	R0, [SP, #8]
0x2C42	0x9C01    LDR	R4, [SP, #4]
;usbd_req.c, 261 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq582:
L___Lib_USB_32F10x_CL_USBD_StdEPReq581:
;usbd_req.c, 266 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq377:
;usbd_req.c, 267 :: 		
0x2C44	0xF5007288  ADD	R2, R0, #272
0x2C48	0xF20242D4  ADDW	R2, R2, #1236
0x2C4C	0x6812    LDR	R2, [R2, #0]
0x2C4E	0x3208    ADDS	R2, #8
0x2C50	0x6812    LDR	R2, [R2, #0]
0x2C52	0x9001    STR	R0, [SP, #4]
; req end address is: 16 (R4)
0x2C54	0x4621    MOV	R1, R4
0x2C56	0x4790    BLX	R2
0x2C58	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 268 :: 		
; pdev end address is: 0 (R0)
0x2C5A	0xF7FFFE8B  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 270 :: 		
0x2C5E	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq371
;usbd_req.c, 272 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq381:
;usbd_req.c, 273 :: 		
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2C60	0x4621    MOV	R1, R4
; req end address is: 16 (R4)
; pdev end address is: 0 (R0)
0x2C62	0xF7FDFFA1  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 274 :: 		
0x2C66	0xE007    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq371
;usbd_req.c, 275 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq370:
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2C68	0x9B06    LDR	R3, [SP, #24]
0x2C6A	0x781A    LDRB	R2, [R3, #0]
0x2C6C	0x2A02    CMP	R2, #2
0x2C6E	0xD0D7    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq372
0x2C70	0x781A    LDRB	R2, [R3, #0]
0x2C72	0x2A03    CMP	R2, #3
0x2C74	0xD0DA    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq376
; ep_addr end address is: 4 (R1)
0x2C76	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq381
; pdev end address is: 0 (R0)
; req end address is: 16 (R4)
L___Lib_USB_32F10x_CL_USBD_StdEPReq371:
;usbd_req.c, 276 :: 		
0x2C78	0xE08B    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq368
;usbd_req.c, 278 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq382:
;usbd_req.c, 280 :: 		
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2C7A	0xF5007288  ADD	R2, R0, #272
0x2C7E	0x1C92    ADDS	R2, R2, #2
0x2C80	0x9206    STR	R2, [SP, #24]
0x2C82	0xE023    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq383
; req end address is: 16 (R4)
;usbd_req.c, 282 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq385:
;usbd_req.c, 283 :: 		
0x2C84	0xB119    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq584
0x2C86	0x2980    CMP	R1, #128
0x2C88	0xD001    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq583
L___Lib_USB_32F10x_CL_USBD_StdEPReq576:
;usbd_req.c, 285 :: 		
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2C8A	0xF7FDFADF  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 283 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq584:
L___Lib_USB_32F10x_CL_USBD_StdEPReq583:
;usbd_req.c, 287 :: 		
0x2C8E	0xE025    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq384
;usbd_req.c, 289 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq389:
;usbd_req.c, 290 :: 		
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2C90	0x1CA2    ADDS	R2, R4, #2
0x2C92	0x8812    LDRH	R2, [R2, #0]
0x2C94	0xB9AA    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq390
;usbd_req.c, 292 :: 		
0x2C96	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq586
0x2C98	0x2980    CMP	R1, #128
0x2C9A	0xD010    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq585
L___Lib_USB_32F10x_CL_USBD_StdEPReq575:
;usbd_req.c, 294 :: 		
0x2C9C	0x9401    STR	R4, [SP, #4]
; ep_addr end address is: 4 (R1)
0x2C9E	0x9002    STR	R0, [SP, #8]
0x2CA0	0xF7FEF946  BL	__Lib_USB_32F10x_CL_DCD_EP_ClrStall+0
0x2CA4	0x9802    LDR	R0, [SP, #8]
0x2CA6	0x9C01    LDR	R4, [SP, #4]
;usbd_req.c, 295 :: 		
0x2CA8	0xF5007288  ADD	R2, R0, #272
0x2CAC	0xF20242D4  ADDW	R2, R2, #1236
0x2CB0	0x6812    LDR	R2, [R2, #0]
0x2CB2	0x3208    ADDS	R2, #8
0x2CB4	0x6812    LDR	R2, [R2, #0]
0x2CB6	0x9001    STR	R0, [SP, #4]
; req end address is: 16 (R4)
0x2CB8	0x4621    MOV	R1, R4
0x2CBA	0x4790    BLX	R2
0x2CBC	0x9801    LDR	R0, [SP, #4]
;usbd_req.c, 292 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq586:
L___Lib_USB_32F10x_CL_USBD_StdEPReq585:
;usbd_req.c, 297 :: 		
; pdev end address is: 0 (R0)
0x2CBE	0xF7FFFE59  BL	__Lib_USB_32F10x_CL_USBD_CtlSendStatus+0
;usbd_req.c, 298 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq390:
;usbd_req.c, 299 :: 		
0x2CC2	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq384
;usbd_req.c, 301 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq394:
;usbd_req.c, 302 :: 		
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2CC4	0x4621    MOV	R1, R4
; req end address is: 16 (R4)
; pdev end address is: 0 (R0)
0x2CC6	0xF7FDFF6F  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 303 :: 		
0x2CCA	0xE007    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq384
;usbd_req.c, 304 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq383:
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2CCC	0x9B06    LDR	R3, [SP, #24]
0x2CCE	0x781A    LDRB	R2, [R3, #0]
0x2CD0	0x2A02    CMP	R2, #2
0x2CD2	0xD0D7    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq385
0x2CD4	0x781A    LDRB	R2, [R3, #0]
0x2CD6	0x2A03    CMP	R2, #3
0x2CD8	0xD0DA    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq389
; ep_addr end address is: 4 (R1)
0x2CDA	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq394
; pdev end address is: 0 (R0)
; req end address is: 16 (R4)
L___Lib_USB_32F10x_CL_USBD_StdEPReq384:
;usbd_req.c, 305 :: 		
0x2CDC	0xE059    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq368
;usbd_req.c, 307 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq395:
;usbd_req.c, 308 :: 		
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2CDE	0xF5007288  ADD	R2, R0, #272
0x2CE2	0x1C92    ADDS	R2, R2, #2
0x2CE4	0x9206    STR	R2, [SP, #24]
0x2CE6	0xE03D    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq396
; req end address is: 16 (R4)
;usbd_req.c, 310 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq398:
;usbd_req.c, 311 :: 		
0x2CE8	0xB119    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_StdEPReq588
0x2CEA	0x2980    CMP	R1, #128
0x2CEC	0xD001    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq587
L___Lib_USB_32F10x_CL_USBD_StdEPReq574:
;usbd_req.c, 313 :: 		
; ep_addr end address is: 4 (R1)
; pdev end address is: 0 (R0)
0x2CEE	0xF7FDFAAD  BL	__Lib_USB_32F10x_CL_DCD_EP_Stall+0
;usbd_req.c, 311 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq588:
L___Lib_USB_32F10x_CL_USBD_StdEPReq587:
;usbd_req.c, 315 :: 		
0x2CF2	0xE03F    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq397
;usbd_req.c, 317 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq402:
;usbd_req.c, 320 :: 		
; ep_addr start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x2CF4	0xF0010280  AND	R2, R1, #128
0x2CF8	0xB2D2    UXTB	R2, R2
0x2CFA	0x2A80    CMP	R2, #128
0x2CFC	0xD114    BNE	L___Lib_USB_32F10x_CL_USBD_StdEPReq403
;usbd_req.c, 322 :: 		
0x2CFE	0xF5007288  ADD	R2, R0, #272
0x2D02	0xF202040C  ADDW	R4, R2, #12
0x2D06	0xF001037F  AND	R3, R1, #127
0x2D0A	0xB2DB    UXTB	R3, R3
; ep_addr end address is: 4 (R1)
0x2D0C	0x2228    MOVS	R2, #40
0x2D0E	0x435A    MULS	R2, R3, R2
0x2D10	0x18A2    ADDS	R2, R4, R2
0x2D12	0x1C92    ADDS	R2, R2, #2
0x2D14	0x7812    LDRB	R2, [R2, #0]
0x2D16	0xB11A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq404
;usbd_req.c, 324 :: 		
0x2D18	0x2301    MOVS	R3, #1
0x2D1A	0x4A21    LDR	R2, [PC, #132]
0x2D1C	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 325 :: 		
0x2D1E	0xE002    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq405
L___Lib_USB_32F10x_CL_USBD_StdEPReq404:
;usbd_req.c, 328 :: 		
0x2D20	0x2300    MOVS	R3, #0
0x2D22	0x4A1F    LDR	R2, [PC, #124]
0x2D24	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 329 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq405:
;usbd_req.c, 330 :: 		
0x2D26	0xE014    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq406
L___Lib_USB_32F10x_CL_USBD_StdEPReq403:
;usbd_req.c, 331 :: 		
; ep_addr start address is: 4 (R1)
0x2D28	0xF0010280  AND	R2, R1, #128
0x2D2C	0xB2D2    UXTB	R2, R2
0x2D2E	0xB982    CBNZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq407
;usbd_req.c, 333 :: 		
0x2D30	0xF5007288  ADD	R2, R0, #272
0x2D34	0xF5027319  ADD	R3, R2, #612
0x2D38	0x2228    MOVS	R2, #40
0x2D3A	0x434A    MULS	R2, R1, R2
; ep_addr end address is: 4 (R1)
0x2D3C	0x189A    ADDS	R2, R3, R2
0x2D3E	0x1C92    ADDS	R2, R2, #2
0x2D40	0x7812    LDRB	R2, [R2, #0]
0x2D42	0xB11A    CBZ	R2, L___Lib_USB_32F10x_CL_USBD_StdEPReq408
;usbd_req.c, 335 :: 		
0x2D44	0x2301    MOVS	R3, #1
0x2D46	0x4A16    LDR	R2, [PC, #88]
0x2D48	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 336 :: 		
0x2D4A	0xE002    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq409
L___Lib_USB_32F10x_CL_USBD_StdEPReq408:
;usbd_req.c, 340 :: 		
0x2D4C	0x2300    MOVS	R3, #0
0x2D4E	0x4A14    LDR	R2, [PC, #80]
0x2D50	0x6013    STR	R3, [R2, #0]
;usbd_req.c, 341 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq409:
;usbd_req.c, 342 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq407:
L___Lib_USB_32F10x_CL_USBD_StdEPReq406:
;usbd_req.c, 345 :: 		
0x2D52	0x2202    MOVS	R2, #2
;usbd_req.c, 344 :: 		
0x2D54	0x4912    LDR	R1, [PC, #72]
;usbd_req.c, 343 :: 		
; pdev end address is: 0 (R0)
;usbd_req.c, 345 :: 		
0x2D56	0xF7FDFB11  BL	__Lib_USB_32F10x_CL_USBD_CtlSendData+0
;usbd_req.c, 346 :: 		
0x2D5A	0xE00B    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq397
;usbd_req.c, 348 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq410:
;usbd_req.c, 349 :: 		
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2D5C	0x4621    MOV	R1, R4
; req end address is: 16 (R4)
; pdev end address is: 0 (R0)
0x2D5E	0xF7FDFF23  BL	__Lib_USB_32F10x_CL_USBD_CtlError+0
;usbd_req.c, 350 :: 		
0x2D62	0xE007    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq397
;usbd_req.c, 351 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq396:
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2D64	0x9B06    LDR	R3, [SP, #24]
0x2D66	0x781A    LDRB	R2, [R3, #0]
0x2D68	0x2A02    CMP	R2, #2
0x2D6A	0xD0BD    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq398
0x2D6C	0x781A    LDRB	R2, [R3, #0]
0x2D6E	0x2A03    CMP	R2, #3
0x2D70	0xD0C0    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq402
; ep_addr end address is: 4 (R1)
0x2D72	0xE7F3    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq410
; pdev end address is: 0 (R0)
; req end address is: 16 (R4)
L___Lib_USB_32F10x_CL_USBD_StdEPReq397:
;usbd_req.c, 352 :: 		
0x2D74	0xE00D    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq368
;usbd_req.c, 354 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq411:
;usbd_req.c, 355 :: 		
0x2D76	0xE00C    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq368
;usbd_req.c, 356 :: 		
L___Lib_USB_32F10x_CL_USBD_StdEPReq367:
; ep_addr start address is: 4 (R1)
; req start address is: 16 (R4)
; pdev start address is: 0 (R0)
0x2D78	0x9B07    LDR	R3, [SP, #28]
0x2D7A	0x781A    LDRB	R2, [R3, #0]
0x2D7C	0x2A03    CMP	R2, #3
0x2D7E	0xF43FAF4A  BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq369
0x2D82	0x781A    LDRB	R2, [R3, #0]
0x2D84	0x2A01    CMP	R2, #1
0x2D86	0xF43FAF78  BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq382
0x2D8A	0x781A    LDRB	R2, [R3, #0]
0x2D8C	0x2A00    CMP	R2, #0
0x2D8E	0xD0A6    BEQ	L___Lib_USB_32F10x_CL_USBD_StdEPReq395
; pdev end address is: 0 (R0)
; req end address is: 16 (R4)
; ep_addr end address is: 4 (R1)
0x2D90	0xE7F1    B	L___Lib_USB_32F10x_CL_USBD_StdEPReq411
L___Lib_USB_32F10x_CL_USBD_StdEPReq368:
;usbd_req.c, 357 :: 		
0x2D92	0xF89D000C  LDRB	R0, [SP, #12]
;usbd_req.c, 358 :: 		
L_end_USBD_StdEPReq:
0x2D96	0xF8DDE000  LDR	LR, [SP, #0]
0x2D9A	0xB008    ADD	SP, SP, #32
0x2D9C	0x4770    BX	LR
0x2D9E	0xBF00    NOP
0x2DA0	0x00A02000  	__Lib_USB_32F10x_CL_USBD_ep_status+0
; end of __Lib_USB_32F10x_CL_USBD_StdEPReq
__Lib_USB_32F10x_CL_DCD_EP_ClrStall:
;usb_dcd.c, 323 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0F30	0xB081    SUB	SP, SP, #4
0x0F32	0xF8CDE000  STR	LR, [SP, #0]
0x0F36	0x4605    MOV	R5, R0
0x0F38	0xB2CE    UXTB	R6, R1
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
; epnum start address is: 24 (R6)
;usb_dcd.c, 326 :: 		
0x0F3A	0xF0060280  AND	R2, R6, #128
0x0F3E	0xB2D2    UXTB	R2, R2
0x0F40	0x2A80    CMP	R2, #128
0x0F42	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_EP_ClrStall205
;usb_dcd.c, 328 :: 		
0x0F44	0xF5057088  ADD	R0, R5, #272
0x0F48	0x300C    ADDS	R0, #12
0x0F4A	0xF006037F  AND	R3, R6, #127
0x0F4E	0xB2DB    UXTB	R3, R3
0x0F50	0x2228    MOVS	R2, #40
0x0F52	0x435A    MULS	R2, R3, R2
0x0F54	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
;usb_dcd.c, 329 :: 		
; ep end address is: 0 (R0)
0x0F56	0xE006    B	L___Lib_USB_32F10x_CL_DCD_EP_ClrStall206
L___Lib_USB_32F10x_CL_DCD_EP_ClrStall205:
;usb_dcd.c, 332 :: 		
0x0F58	0xF5057088  ADD	R0, R5, #272
0x0F5C	0xF5007019  ADD	R0, R0, #612
0x0F60	0x2228    MOVS	R2, #40
0x0F62	0x4372    MULS	R2, R6, R2
0x0F64	0x1880    ADDS	R0, R0, R2
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
;usb_dcd.c, 333 :: 		
L___Lib_USB_32F10x_CL_DCD_EP_ClrStall206:
;usb_dcd.c, 335 :: 		
; ep start address is: 0 (R0)
0x0F66	0x1C83    ADDS	R3, R0, #2
0x0F68	0x2200    MOVS	R2, #0
0x0F6A	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 336 :: 		
0x0F6C	0xF006027F  AND	R2, R6, #127
0x0F70	0x7002    STRB	R2, [R0, #0]
;usb_dcd.c, 337 :: 		
0x0F72	0x1C43    ADDS	R3, R0, #1
0x0F74	0xF0060280  AND	R2, R6, #128
0x0F78	0xB2D2    UXTB	R2, R2
; epnum end address is: 24 (R6)
0x0F7A	0x2A80    CMP	R2, #128
0x0F7C	0xF2400200  MOVW	R2, #0
0x0F80	0xD100    BNE	L___Lib_USB_32F10x_CL_DCD_EP_ClrStall715
0x0F82	0x2201    MOVS	R2, #1
L___Lib_USB_32F10x_CL_DCD_EP_ClrStall715:
0x0F84	0x701A    STRB	R2, [R3, #0]
;usb_dcd.c, 339 :: 		
0x0F86	0x4601    MOV	R1, R0
; ep end address is: 0 (R0)
0x0F88	0x4628    MOV	R0, R5
; pdev end address is: 20 (R5)
0x0F8A	0xF7FFFA7B  BL	__Lib_USB_32F10x_CL_USB_OTG_EPClearStall+0
;usb_dcd.c, 340 :: 		
0x0F8E	0x2000    MOVS	R0, #0
;usb_dcd.c, 341 :: 		
L_end_DCD_EP_ClrStall:
0x0F90	0xF8DDE000  LDR	LR, [SP, #0]
0x0F94	0xB001    ADD	SP, SP, #4
0x0F96	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_EP_ClrStall
__Lib_USB_32F10x_CL_USB_OTG_EPClearStall:
;usb_core.c, 1845 :: 		
; ep start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x0484	0xB082    SUB	SP, SP, #8
0x0486	0x4603    MOV	R3, R0
; ep end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
; ep start address is: 4 (R1)
;usb_core.c, 1847 :: 		
; status start address is: 0 (R0)
0x0488	0x2000    MOVS	R0, #0
;usb_core.c, 1851 :: 		
0x048A	0x2200    MOVS	R2, #0
0x048C	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1853 :: 		
0x048E	0x1C4A    ADDS	R2, R1, #1
0x0490	0x7812    LDRB	R2, [R2, #0]
0x0492	0x2A01    CMP	R2, #1
0x0494	0xD108    BNE	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall144
;usb_core.c, 1855 :: 		
0x0496	0xF203020C  ADDW	R2, R3, #12
; pdev end address is: 12 (R3)
0x049A	0xF202030C  ADDW	R3, R2, #12
0x049E	0x780A    LDRB	R2, [R1, #0]
0x04A0	0x0092    LSLS	R2, R2, #2
0x04A2	0x189A    ADDS	R2, R3, R2
0x04A4	0x6813    LDR	R3, [R2, #0]
; depctl_addr start address is: 12 (R3)
;usb_core.c, 1856 :: 		
; depctl_addr end address is: 12 (R3)
0x04A6	0xE007    B	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall145
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall144:
;usb_core.c, 1859 :: 		
; pdev start address is: 12 (R3)
0x04A8	0xF203020C  ADDW	R2, R3, #12
; pdev end address is: 12 (R3)
0x04AC	0xF2020348  ADDW	R3, R2, #72
0x04B0	0x780A    LDRB	R2, [R1, #0]
0x04B2	0x0092    LSLS	R2, R2, #2
0x04B4	0x189A    ADDS	R2, R3, R2
0x04B6	0x6813    LDR	R3, [R2, #0]
; depctl_addr start address is: 12 (R3)
; depctl_addr end address is: 12 (R3)
;usb_core.c, 1860 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall145:
;usb_core.c, 1861 :: 		
; depctl_addr start address is: 12 (R3)
0x04B8	0x681A    LDR	R2, [R3, #0]
0x04BA	0x9201    STR	R2, [SP, #4]
;usb_core.c, 1863 :: 		
0x04BC	0xF89D2006  LDRB	R2, [SP, #6]
0x04C0	0xF36F1245  BFC	R2, #5, #1
0x04C4	0xF88D2006  STRB	R2, [SP, #6]
;usb_core.c, 1864 :: 		
0x04C8	0x1CCA    ADDS	R2, R1, #3
0x04CA	0x7812    LDRB	R2, [R2, #0]
0x04CC	0x2A03    CMP	R2, #3
0x04CE	0xD004    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall557
0x04D0	0x1CCA    ADDS	R2, R1, #3
; ep end address is: 4 (R1)
0x04D2	0x7812    LDRB	R2, [R2, #0]
0x04D4	0x2A02    CMP	R2, #2
0x04D6	0xD000    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall556
0x04D8	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall148
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall557:
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall556:
;usb_core.c, 1866 :: 		
0x04DA	0xF89D2007  LDRB	R2, [SP, #7]
0x04DE	0xF0420210  ORR	R2, R2, #16
0x04E2	0xF88D2007  STRB	R2, [SP, #7]
;usb_core.c, 1867 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EPClearStall148:
;usb_core.c, 1868 :: 		
0x04E6	0x9A01    LDR	R2, [SP, #4]
0x04E8	0x601A    STR	R2, [R3, #0]
; depctl_addr end address is: 12 (R3)
;usb_core.c, 1869 :: 		
; status end address is: 0 (R0)
;usb_core.c, 1870 :: 		
L_end_USB_OTG_EPClearStall:
0x04EA	0xB002    ADD	SP, SP, #8
0x04EC	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EPClearStall
__Lib_USB_32F10x_CL_USBD_SOF:
;usbd_core.c, 400 :: 		
; pdev start address is: 0 (R0)
0x48E4	0xB081    SUB	SP, SP, #4
0x48E6	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 402 :: 		
0x48EA	0xF5007188  ADD	R1, R0, #272
0x48EE	0xF20141D4  ADDW	R1, R1, #1236
0x48F2	0x6809    LDR	R1, [R1, #0]
0x48F4	0x311C    ADDS	R1, #28
0x48F6	0x6809    LDR	R1, [R1, #0]
0x48F8	0xB139    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_SOF250
;usbd_core.c, 404 :: 		
0x48FA	0xF5007188  ADD	R1, R0, #272
0x48FE	0xF20141D4  ADDW	R1, R1, #1236
0x4902	0x6809    LDR	R1, [R1, #0]
0x4904	0x311C    ADDS	R1, #28
0x4906	0x6809    LDR	R1, [R1, #0]
; pdev end address is: 0 (R0)
0x4908	0x4788    BLX	R1
;usbd_core.c, 405 :: 		
L___Lib_USB_32F10x_CL_USBD_SOF250:
;usbd_core.c, 406 :: 		
0x490A	0x2000    MOVS	R0, #0
;usbd_core.c, 407 :: 		
L_end_USBD_SOF:
0x490C	0xF8DDE000  LDR	LR, [SP, #0]
0x4910	0xB001    ADD	SP, SP, #4
0x4912	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_SOF
__Lib_USB_32F10x_CL_USBD_Reset:
;usbd_core.c, 338 :: 		
; pdev start address is: 0 (R0)
0x4914	0xB081    SUB	SP, SP, #4
0x4916	0xF8CDE000  STR	LR, [SP, #0]
0x491A	0x4680    MOV	R8, R0
; pdev end address is: 0 (R0)
; pdev start address is: 32 (R8)
;usbd_core.c, 343 :: 		
0x491C	0x4913    LDR	R1, [PC, #76]
0x491E	0xF9B11000  LDRSH	R1, [R1, #0]
;usbd_core.c, 344 :: 		
0x4922	0x2300    MOVS	R3, #0
;usbd_core.c, 343 :: 		
0x4924	0xB28A    UXTH	R2, R1
;usbd_core.c, 342 :: 		
0x4926	0x2100    MOVS	R1, #0
;usbd_core.c, 341 :: 		
0x4928	0x4640    MOV	R0, R8
;usbd_core.c, 344 :: 		
0x492A	0xF7FCFD8D  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_core.c, 349 :: 		
0x492E	0x490F    LDR	R1, [PC, #60]
0x4930	0xF9B11000  LDRSH	R1, [R1, #0]
;usbd_core.c, 350 :: 		
0x4934	0x2300    MOVS	R3, #0
;usbd_core.c, 349 :: 		
0x4936	0xB28A    UXTH	R2, R1
;usbd_core.c, 348 :: 		
0x4938	0x2180    MOVS	R1, #128
;usbd_core.c, 347 :: 		
0x493A	0x4640    MOV	R0, R8
;usbd_core.c, 350 :: 		
0x493C	0xF7FCFD84  BL	__Lib_USB_32F10x_CL_DCD_EP_Open+0
;usbd_core.c, 353 :: 		
0x4940	0xF5087188  ADD	R1, R8, #272
0x4944	0x1C8A    ADDS	R2, R1, #2
0x4946	0x2101    MOVS	R1, #1
0x4948	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 354 :: 		
0x494A	0xF5087188  ADD	R1, R8, #272
0x494E	0xF501619B  ADD	R1, R1, #1240
0x4952	0x6809    LDR	R1, [R1, #0]
0x4954	0x1D09    ADDS	R1, R1, #4
0x4956	0x680A    LDR	R2, [R1, #0]
0x4958	0xF1080102  ADD	R1, R8, #2
; pdev end address is: 32 (R8)
0x495C	0x7809    LDRB	R1, [R1, #0]
0x495E	0xB2C8    UXTB	R0, R1
0x4960	0x4790    BLX	R2
;usbd_core.c, 356 :: 		
0x4962	0x2000    MOVS	R0, #0
;usbd_core.c, 357 :: 		
L_end_USBD_Reset:
0x4964	0xF8DDE000  LDR	LR, [SP, #0]
0x4968	0xB001    ADD	SP, SP, #4
0x496A	0x4770    BX	LR
0x496C	0x00A82000  	__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE+0
; end of __Lib_USB_32F10x_CL_USBD_Reset
__Lib_USB_32F10x_CL_USBD_Suspend:
;usbd_core.c, 383 :: 		
; pdev start address is: 0 (R0)
0x4570	0xB081    SUB	SP, SP, #4
0x4572	0xF8CDE000  STR	LR, [SP, #0]
0x4576	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usbd_core.c, 385 :: 		
0x4578	0xF5057188  ADD	R1, R5, #272
0x457C	0x1CCA    ADDS	R2, R1, #3
0x457E	0x1C89    ADDS	R1, R1, #2
0x4580	0x7809    LDRB	R1, [R1, #0]
0x4582	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 386 :: 		
0x4584	0xF5057488  ADD	R4, R5, #272
0x4588	0x1CA1    ADDS	R1, R4, #2
0x458A	0x2404    MOVS	R4, #4
0x458C	0x700C    STRB	R4, [R1, #0]
;usbd_core.c, 388 :: 		
0x458E	0xF5057488  ADD	R4, R5, #272
; pdev end address is: 20 (R5)
0x4592	0xF504649B  ADD	R4, R4, #1240
0x4596	0x6824    LDR	R4, [R4, #0]
0x4598	0x340C    ADDS	R4, #12
0x459A	0x6821    LDR	R1, [R4, #0]
0x459C	0x4788    BLX	R1
;usbd_core.c, 389 :: 		
0x459E	0x2000    MOVS	R0, #0
;usbd_core.c, 390 :: 		
L_end_USBD_Suspend:
0x45A0	0xF8DDE000  LDR	LR, [SP, #0]
0x45A4	0xB001    ADD	SP, SP, #4
0x45A6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_Suspend
__Lib_USB_32F10x_CL_USBD_Resume:
;usbd_core.c, 366 :: 		
; pdev start address is: 0 (R0)
0x3F3C	0xB082    SUB	SP, SP, #8
0x3F3E	0xF8CDE000  STR	LR, [SP, #0]
0x3F42	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usbd_core.c, 369 :: 		
0x3F44	0xF5057488  ADD	R4, R5, #272
0x3F48	0xF504649B  ADD	R4, R4, #1240
0x3F4C	0x6824    LDR	R4, [R4, #0]
0x3F4E	0x3410    ADDS	R4, #16
0x3F50	0x6821    LDR	R1, [R4, #0]
0x3F52	0x9501    STR	R5, [SP, #4]
0x3F54	0x4788    BLX	R1
0x3F56	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 370 :: 		
0x3F58	0xF5057188  ADD	R1, R5, #272
0x3F5C	0x1C8A    ADDS	R2, R1, #2
0x3F5E	0x1CC9    ADDS	R1, R1, #3
0x3F60	0x7809    LDRB	R1, [R1, #0]
0x3F62	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 371 :: 		
0x3F64	0xF5057188  ADD	R1, R5, #272
; pdev end address is: 20 (R5)
0x3F68	0x1C8A    ADDS	R2, R1, #2
0x3F6A	0x2103    MOVS	R1, #3
0x3F6C	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 372 :: 		
0x3F6E	0x2000    MOVS	R0, #0
;usbd_core.c, 373 :: 		
L_end_USBD_Resume:
0x3F70	0xF8DDE000  LDR	LR, [SP, #0]
0x3F74	0xB002    ADD	SP, SP, #8
0x3F76	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_Resume
__Lib_USB_32F10x_CL_USBD_IsoINIncomplete:
;usbd_core.c, 444 :: 		
; pdev start address is: 0 (R0)
0x46B8	0xB081    SUB	SP, SP, #4
0x46BA	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 446 :: 		
0x46BE	0xF5007188  ADD	R1, R0, #272
0x46C2	0xF20141D4  ADDW	R1, R1, #1236
0x46C6	0x6809    LDR	R1, [R1, #0]
0x46C8	0x3120    ADDS	R1, #32
0x46CA	0x6809    LDR	R1, [R1, #0]
; pdev end address is: 0 (R0)
0x46CC	0x4788    BLX	R1
;usbd_core.c, 447 :: 		
0x46CE	0x2000    MOVS	R0, #0
;usbd_core.c, 448 :: 		
L_end_USBD_IsoINIncomplete:
0x46D0	0xF8DDE000  LDR	LR, [SP, #0]
0x46D4	0xB001    ADD	SP, SP, #4
0x46D6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_IsoINIncomplete
__Lib_USB_32F10x_CL_USBD_IsoOUTIncomplete:
;usbd_core.c, 456 :: 		
; pdev start address is: 0 (R0)
0x4804	0xB081    SUB	SP, SP, #4
0x4806	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usbd_core.c, 458 :: 		
0x480A	0xF5007188  ADD	R1, R0, #272
0x480E	0xF20141D4  ADDW	R1, R1, #1236
0x4812	0x6809    LDR	R1, [R1, #0]
0x4814	0x3124    ADDS	R1, #36
0x4816	0x6809    LDR	R1, [R1, #0]
; pdev end address is: 0 (R0)
0x4818	0x4788    BLX	R1
;usbd_core.c, 459 :: 		
0x481A	0x2000    MOVS	R0, #0
;usbd_core.c, 460 :: 		
L_end_USBD_IsoOUTIncomplete:
0x481C	0xF8DDE000  LDR	LR, [SP, #0]
0x4820	0xB001    ADD	SP, SP, #4
0x4822	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_IsoOUTIncomplete
__Lib_USB_32F10x_CL_USBD_DevConnected:
;usbd_core.c, 469 :: 		
; pdev start address is: 0 (R0)
0x47D4	0xB082    SUB	SP, SP, #8
0x47D6	0xF8CDE000  STR	LR, [SP, #0]
0x47DA	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usbd_core.c, 471 :: 		
0x47DC	0xF5057488  ADD	R4, R5, #272
0x47E0	0xF504649B  ADD	R4, R4, #1240
0x47E4	0x6824    LDR	R4, [R4, #0]
0x47E6	0x3414    ADDS	R4, #20
0x47E8	0x6821    LDR	R1, [R4, #0]
0x47EA	0x9501    STR	R5, [SP, #4]
0x47EC	0x4788    BLX	R1
0x47EE	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 472 :: 		
0x47F0	0xF5057188  ADD	R1, R5, #272
; pdev end address is: 20 (R5)
0x47F4	0x1D4A    ADDS	R2, R1, #5
0x47F6	0x2101    MOVS	R1, #1
0x47F8	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 473 :: 		
0x47FA	0x2000    MOVS	R0, #0
;usbd_core.c, 474 :: 		
L_end_USBD_DevConnected:
0x47FC	0xF8DDE000  LDR	LR, [SP, #0]
0x4800	0xB002    ADD	SP, SP, #8
0x4802	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DevConnected
__Lib_USB_32F10x_CL_USBD_DevDisconnected:
;usbd_core.c, 482 :: 		
; pdev start address is: 0 (R0)
0x4628	0xB083    SUB	SP, SP, #12
0x462A	0xF8CDE000  STR	LR, [SP, #0]
0x462E	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usbd_core.c, 484 :: 		
0x4630	0xF5057488  ADD	R4, R5, #272
0x4634	0xF504649B  ADD	R4, R4, #1240
0x4638	0x6824    LDR	R4, [R4, #0]
0x463A	0x3418    ADDS	R4, #24
0x463C	0x6821    LDR	R1, [R4, #0]
0x463E	0x9501    STR	R5, [SP, #4]
0x4640	0x4788    BLX	R1
0x4642	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 485 :: 		
0x4644	0xF5057188  ADD	R1, R5, #272
0x4648	0xF20141D4  ADDW	R1, R1, #1236
0x464C	0x6809    LDR	R1, [R1, #0]
0x464E	0x1D09    ADDS	R1, R1, #4
0x4650	0x6809    LDR	R1, [R1, #0]
0x4652	0x9501    STR	R5, [SP, #4]
0x4654	0x9102    STR	R1, [SP, #8]
0x4656	0x2100    MOVS	R1, #0
0x4658	0x4628    MOV	R0, R5
0x465A	0xF8DDC008  LDR	R12, [SP, #8]
0x465E	0x47E0    BLX	R12
0x4660	0x9D01    LDR	R5, [SP, #4]
;usbd_core.c, 486 :: 		
0x4662	0xF5057188  ADD	R1, R5, #272
; pdev end address is: 20 (R5)
0x4666	0x1D4A    ADDS	R2, R1, #5
0x4668	0x2100    MOVS	R1, #0
0x466A	0x7011    STRB	R1, [R2, #0]
;usbd_core.c, 487 :: 		
0x466C	0x2000    MOVS	R0, #0
;usbd_core.c, 488 :: 		
L_end_USBD_DevDisconnected:
0x466E	0xF8DDE000  LDR	LR, [SP, #0]
0x4672	0xB003    ADD	SP, SP, #12
0x4674	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_DevDisconnected
__Lib_USB_32F10x_CL_USB_OTG_ReadDevAllOutEp_itr:
;usb_core.c, 1878 :: 		
; pdev start address is: 0 (R0)
0x4824	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 1881 :: 		
0x4826	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x482A	0x1D09    ADDS	R1, R1, #4
0x482C	0x680A    LDR	R2, [R1, #0]
0x482E	0xF2020118  ADDW	R1, R2, #24
0x4832	0x6809    LDR	R1, [R1, #0]
; v start address is: 0 (R0)
0x4834	0x4608    MOV	R0, R1
;usb_core.c, 1882 :: 		
0x4836	0xF202011C  ADDW	R1, R2, #28
0x483A	0x6809    LDR	R1, [R1, #0]
0x483C	0xEA000201  AND	R2, R0, R1, LSL #0
; v end address is: 0 (R0)
;usb_core.c, 1883 :: 		
0x4840	0x4903    LDR	R1, [PC, #12]
0x4842	0xEA020101  AND	R1, R2, R1, LSL #0
0x4846	0x0C09    LSRS	R1, R1, #16
0x4848	0x4608    MOV	R0, R1
;usb_core.c, 1884 :: 		
L_end_USB_OTG_ReadDevAllOutEp_itr:
0x484A	0xB001    ADD	SP, SP, #4
0x484C	0x4770    BX	LR
0x484E	0xBF00    NOP
0x4850	0x0000FFFF  	#-65536
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadDevAllOutEp_itr
__Lib_USB_32F10x_CL_USB_OTG_ReadDevOutEP_itr:
;usb_core.c, 1893 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x4890	0xB081    SUB	SP, SP, #4
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usb_core.c, 1896 :: 		
0x4892	0xF200040C  ADDW	R4, R0, #12
; pdev end address is: 0 (R0)
0x4896	0xF2040348  ADDW	R3, R4, #72
0x489A	0x008A    LSLS	R2, R1, #2
; epnum end address is: 4 (R1)
0x489C	0x189A    ADDS	R2, R3, R2
0x489E	0x6812    LDR	R2, [R2, #0]
0x48A0	0x3208    ADDS	R2, #8
0x48A2	0x6812    LDR	R2, [R2, #0]
; v start address is: 0 (R0)
0x48A4	0x4610    MOV	R0, R2
;usb_core.c, 1897 :: 		
0x48A6	0x1D22    ADDS	R2, R4, #4
0x48A8	0x6812    LDR	R2, [R2, #0]
0x48AA	0x3214    ADDS	R2, #20
0x48AC	0x6812    LDR	R2, [R2, #0]
0x48AE	0xEA000202  AND	R2, R0, R2, LSL #0
; v end address is: 0 (R0)
;usb_core.c, 1898 :: 		
0x48B2	0x4610    MOV	R0, R2
;usb_core.c, 1899 :: 		
L_end_USB_OTG_ReadDevOutEP_itr:
0x48B4	0xB001    ADD	SP, SP, #4
0x48B6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadDevOutEP_itr
__Lib_USB_32F10x_CL_DCD_HandleInEP_ISR:
;usb_dcd_int.c, 423 :: 		
; pdev start address is: 0 (R0)
0x6930	0xB087    SUB	SP, SP, #28
0x6932	0xF8CDE000  STR	LR, [SP, #0]
0x6936	0x4603    MOV	R3, R0
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
;usb_dcd_int.c, 428 :: 		
; epnum start address is: 24 (R6)
0x6938	0xF04F0600  MOV	R6, #0
;usb_dcd_int.c, 430 :: 		
0x693C	0x2100    MOVS	R1, #0
0x693E	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 431 :: 		
0x6940	0x4618    MOV	R0, R3
0x6942	0xF7FDFFB9  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadDevAllInEPItr+0
; ep_intr start address is: 16 (R4)
0x6946	0x4604    MOV	R4, R0
; pdev end address is: 12 (R3)
; epnum end address is: 24 (R6)
; ep_intr end address is: 16 (R4)
0x6948	0x461D    MOV	R5, R3
;usb_dcd_int.c, 433 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR271:
; ep_intr start address is: 16 (R4)
; pdev start address is: 20 (R5)
; epnum start address is: 24 (R6)
; pdev start address is: 20 (R5)
; pdev end address is: 20 (R5)
0x694A	0x2C00    CMP	R4, #0
0x694C	0xF00080DA  BEQ	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR272
; pdev end address is: 20 (R5)
;usb_dcd_int.c, 435 :: 		
; pdev start address is: 20 (R5)
0x6950	0xF0040101  AND	R1, R4, #1
0x6954	0x2900    CMP	R1, #0
0x6956	0xF00080D2  BEQ	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR273
;usb_dcd_int.c, 437 :: 		
0x695A	0x9501    STR	R5, [SP, #4]
0x695C	0x9402    STR	R4, [SP, #8]
0x695E	0xB2F1    UXTB	R1, R6
0x6960	0x4628    MOV	R0, R5
0x6962	0xF7FDFE89  BL	__Lib_USB_32F10x_CL_DCD_ReadDevInEP+0
0x6966	0x9C02    LDR	R4, [SP, #8]
0x6968	0x9D01    LDR	R5, [SP, #4]
0x696A	0x9005    STR	R0, [SP, #20]
;usb_dcd_int.c, 438 :: 		
0x696C	0xF89D2014  LDRB	R2, [SP, #20]
0x6970	0xF3C20100  UBFX	R1, R2, #0, #1
0x6974	0x2900    CMP	R1, #0
0x6976	0xD040    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR274
;usb_dcd_int.c, 440 :: 		
0x6978	0x2101    MOVS	R1, #1
0x697A	0x40B1    LSLS	R1, R6
0x697C	0xB289    UXTH	R1, R1
0x697E	0x9106    STR	R1, [SP, #24]
;usb_dcd_int.c, 441 :: 		
0x6980	0xF205010C  ADDW	R1, R5, #12
0x6984	0x1D09    ADDS	R1, R1, #4
0x6986	0x6809    LDR	R1, [R1, #0]
0x6988	0xF2010334  ADDW	R3, R1, #52
0x698C	0x681A    LDR	R2, [R3, #0]
0x698E	0x9906    LDR	R1, [SP, #24]
0x6990	0x43C9    MVN	R1, R1
0x6992	0xEA020101  AND	R1, R2, R1, LSL #0
0x6996	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 442 :: 		
0x6998	0x2100    MOVS	R1, #0
0x699A	0x9105    STR	R1, [SP, #20]
0x699C	0xF89D1014  LDRB	R1, [SP, #20]
0x69A0	0xF0410101  ORR	R1, R1, #1
0x69A4	0xF88D1014  STRB	R1, [SP, #20]
0x69A8	0xF205010C  ADDW	R1, R5, #12
0x69AC	0xF201020C  ADDW	R2, R1, #12
0x69B0	0x00B1    LSLS	R1, R6, #2
0x69B2	0x1851    ADDS	R1, R2, R1
0x69B4	0x6809    LDR	R1, [R1, #0]
0x69B6	0xF2010208  ADDW	R2, R1, #8
0x69BA	0x9905    LDR	R1, [SP, #20]
0x69BC	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 444 :: 		
0x69BE	0x4954    LDR	R1, [PC, #336]
0x69C0	0x6809    LDR	R1, [R1, #0]
0x69C2	0x1D09    ADDS	R1, R1, #4
0x69C4	0x6809    LDR	R1, [R1, #0]
0x69C6	0x9501    STR	R5, [SP, #4]
0x69C8	0x9602    STR	R6, [SP, #8]
0x69CA	0x9403    STR	R4, [SP, #12]
0x69CC	0x9104    STR	R1, [SP, #16]
0x69CE	0xB2F1    UXTB	R1, R6
0x69D0	0x4628    MOV	R0, R5
0x69D2	0xF8DDC010  LDR	R12, [SP, #16]
0x69D6	0x47E0    BLX	R12
0x69D8	0x9C03    LDR	R4, [SP, #12]
0x69DA	0x9E02    LDR	R6, [SP, #8]
0x69DC	0x9D01    LDR	R5, [SP, #4]
;usb_dcd_int.c, 446 :: 		
0x69DE	0x1CE9    ADDS	R1, R5, #3
0x69E0	0x7809    LDRB	R1, [R1, #0]
0x69E2	0x2901    CMP	R1, #1
0x69E4	0xD109    BNE	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR275
;usb_dcd_int.c, 448 :: 		
0x69E6	0xB946    CBNZ	R6, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR616
0x69E8	0xF5057188  ADD	R1, R5, #272
0x69EC	0x1C49    ADDS	R1, R1, #1
0x69EE	0x7809    LDRB	R1, [R1, #0]
0x69F0	0x2904    CMP	R1, #4
0x69F2	0xD102    BNE	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR615
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR614:
;usb_dcd_int.c, 451 :: 		
0x69F4	0x4628    MOV	R0, R5
0x69F6	0xF7FAFEDB  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
;usb_dcd_int.c, 448 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR616:
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR615:
;usb_dcd_int.c, 453 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR275:
;usb_dcd_int.c, 454 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR274:
;usb_dcd_int.c, 455 :: 		
0x69FA	0xF89D2014  LDRB	R2, [SP, #20]
0x69FE	0xF3C201C0  UBFX	R1, R2, #3, #1
0x6A02	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR279
;usb_dcd_int.c, 457 :: 		
0x6A04	0x2100    MOVS	R1, #0
0x6A06	0x9105    STR	R1, [SP, #20]
0x6A08	0xF89D1014  LDRB	R1, [SP, #20]
0x6A0C	0xF0410108  ORR	R1, R1, #8
0x6A10	0xF88D1014  STRB	R1, [SP, #20]
0x6A14	0xF205010C  ADDW	R1, R5, #12
0x6A18	0xF201020C  ADDW	R2, R1, #12
0x6A1C	0x00B1    LSLS	R1, R6, #2
0x6A1E	0x1851    ADDS	R1, R2, R1
0x6A20	0x6809    LDR	R1, [R1, #0]
0x6A22	0xF2010208  ADDW	R2, R1, #8
0x6A26	0x9905    LDR	R1, [SP, #20]
0x6A28	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 458 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR279:
;usb_dcd_int.c, 459 :: 		
0x6A2A	0xF89D2014  LDRB	R2, [SP, #20]
0x6A2E	0xF3C21100  UBFX	R1, R2, #4, #1
0x6A32	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR280
;usb_dcd_int.c, 461 :: 		
0x6A34	0x2100    MOVS	R1, #0
0x6A36	0x9105    STR	R1, [SP, #20]
0x6A38	0xF89D1014  LDRB	R1, [SP, #20]
0x6A3C	0xF0410110  ORR	R1, R1, #16
0x6A40	0xF88D1014  STRB	R1, [SP, #20]
0x6A44	0xF205010C  ADDW	R1, R5, #12
0x6A48	0xF201020C  ADDW	R2, R1, #12
0x6A4C	0x00B1    LSLS	R1, R6, #2
0x6A4E	0x1851    ADDS	R1, R2, R1
0x6A50	0x6809    LDR	R1, [R1, #0]
0x6A52	0xF2010208  ADDW	R2, R1, #8
0x6A56	0x9905    LDR	R1, [SP, #20]
0x6A58	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 462 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR280:
;usb_dcd_int.c, 463 :: 		
0x6A5A	0xF89D2014  LDRB	R2, [SP, #20]
0x6A5E	0xF3C21180  UBFX	R1, R2, #6, #1
0x6A62	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR281
;usb_dcd_int.c, 465 :: 		
0x6A64	0x2100    MOVS	R1, #0
0x6A66	0x9105    STR	R1, [SP, #20]
0x6A68	0xF89D1014  LDRB	R1, [SP, #20]
0x6A6C	0xF0410140  ORR	R1, R1, #64
0x6A70	0xF88D1014  STRB	R1, [SP, #20]
0x6A74	0xF205010C  ADDW	R1, R5, #12
0x6A78	0xF201020C  ADDW	R2, R1, #12
0x6A7C	0x00B1    LSLS	R1, R6, #2
0x6A7E	0x1851    ADDS	R1, R2, R1
0x6A80	0x6809    LDR	R1, [R1, #0]
0x6A82	0xF2010208  ADDW	R2, R1, #8
0x6A86	0x9905    LDR	R1, [SP, #20]
0x6A88	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 466 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR281:
;usb_dcd_int.c, 467 :: 		
0x6A8A	0xF89D2014  LDRB	R2, [SP, #20]
0x6A8E	0xF3C20140  UBFX	R1, R2, #1, #1
0x6A92	0xB191    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR282
;usb_dcd_int.c, 469 :: 		
0x6A94	0x2100    MOVS	R1, #0
0x6A96	0x9105    STR	R1, [SP, #20]
0x6A98	0xF89D1014  LDRB	R1, [SP, #20]
0x6A9C	0xF0410102  ORR	R1, R1, #2
0x6AA0	0xF88D1014  STRB	R1, [SP, #20]
0x6AA4	0xF205010C  ADDW	R1, R5, #12
0x6AA8	0xF201020C  ADDW	R2, R1, #12
0x6AAC	0x00B1    LSLS	R1, R6, #2
0x6AAE	0x1851    ADDS	R1, R2, R1
0x6AB0	0x6809    LDR	R1, [R1, #0]
0x6AB2	0xF2010208  ADDW	R2, R1, #8
0x6AB6	0x9905    LDR	R1, [SP, #20]
0x6AB8	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 470 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR282:
;usb_dcd_int.c, 471 :: 		
0x6ABA	0xF89D2014  LDRB	R2, [SP, #20]
0x6ABE	0xF3C211C0  UBFX	R1, R2, #7, #1
0x6AC2	0xB1E1    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR283
;usb_dcd_int.c, 474 :: 		
0x6AC4	0x9501    STR	R5, [SP, #4]
0x6AC6	0x9602    STR	R6, [SP, #8]
0x6AC8	0x9403    STR	R4, [SP, #12]
0x6ACA	0x4631    MOV	R1, R6
0x6ACC	0x4628    MOV	R0, R5
0x6ACE	0xF7FDFE03  BL	__Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo+0
0x6AD2	0x9C03    LDR	R4, [SP, #12]
0x6AD4	0x9E02    LDR	R6, [SP, #8]
0x6AD6	0x9D01    LDR	R5, [SP, #4]
;usb_dcd_int.c, 476 :: 		
0x6AD8	0x2100    MOVS	R1, #0
0x6ADA	0x9105    STR	R1, [SP, #20]
0x6ADC	0xF89D1014  LDRB	R1, [SP, #20]
0x6AE0	0xF0410180  ORR	R1, R1, #128
0x6AE4	0xF88D1014  STRB	R1, [SP, #20]
0x6AE8	0xF205010C  ADDW	R1, R5, #12
0x6AEC	0xF201020C  ADDW	R2, R1, #12
0x6AF0	0x00B1    LSLS	R1, R6, #2
0x6AF2	0x1851    ADDS	R1, R2, R1
0x6AF4	0x6809    LDR	R1, [R1, #0]
0x6AF6	0xF2010208  ADDW	R2, R1, #8
0x6AFA	0x9905    LDR	R1, [SP, #20]
0x6AFC	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 477 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR283:
;usb_dcd_int.c, 478 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR273:
;usb_dcd_int.c, 479 :: 		
0x6AFE	0x1C76    ADDS	R6, R6, #1
;usb_dcd_int.c, 480 :: 		
0x6B00	0x0864    LSRS	R4, R4, #1
;usb_dcd_int.c, 481 :: 		
; pdev end address is: 20 (R5)
; epnum end address is: 24 (R6)
; ep_intr end address is: 16 (R4)
0x6B02	0xE722    B	L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR271
L___Lib_USB_32F10x_CL_DCD_HandleInEP_ISR272:
;usb_dcd_int.c, 483 :: 		
0x6B04	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 484 :: 		
L_end_DCD_HandleInEP_ISR:
0x6B06	0xF8DDE000  LDR	LR, [SP, #0]
0x6B0A	0xB007    ADD	SP, SP, #28
0x6B0C	0x4770    BX	LR
0x6B0E	0xBF00    NOP
0x6B10	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleInEP_ISR
__Lib_USB_32F10x_CL_USB_OTG_ReadDevAllInEPItr:
;usb_core.c, 1907 :: 		
; pdev start address is: 0 (R0)
0x48B8	0xB081    SUB	SP, SP, #4
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 1910 :: 		
0x48BA	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x48BE	0x1D09    ADDS	R1, R1, #4
0x48C0	0x680A    LDR	R2, [R1, #0]
0x48C2	0xF2020118  ADDW	R1, R2, #24
0x48C6	0x6809    LDR	R1, [R1, #0]
; v start address is: 0 (R0)
0x48C8	0x4608    MOV	R0, R1
;usb_core.c, 1911 :: 		
0x48CA	0xF202011C  ADDW	R1, R2, #28
0x48CE	0x6809    LDR	R1, [R1, #0]
0x48D0	0xEA000201  AND	R2, R0, R1, LSL #0
; v end address is: 0 (R0)
;usb_core.c, 1912 :: 		
0x48D4	0xF64F71FF  MOVW	R1, #65535
0x48D8	0xEA020101  AND	R1, R2, R1, LSL #0
0x48DC	0x4608    MOV	R0, R1
;usb_core.c, 1913 :: 		
L_end_USB_OTG_ReadDevAllInEPItr:
0x48DE	0xB001    ADD	SP, SP, #4
0x48E0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadDevAllInEPItr
__Lib_USB_32F10x_CL_DCD_ReadDevInEP:
;usb_dcd_int.c, 845 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x4678	0xB081    SUB	SP, SP, #4
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usb_dcd_int.c, 848 :: 		
0x467A	0xF200050C  ADDW	R5, R0, #12
; pdev end address is: 0 (R0)
0x467E	0x1D2A    ADDS	R2, R5, #4
0x4680	0x6813    LDR	R3, [R2, #0]
0x4682	0xF2030210  ADDW	R2, R3, #16
0x4686	0x6812    LDR	R2, [R2, #0]
; msk start address is: 0 (R0)
0x4688	0x4610    MOV	R0, R2
;usb_dcd_int.c, 849 :: 		
0x468A	0xF2030234  ADDW	R2, R3, #52
0x468E	0x6812    LDR	R2, [R2, #0]
; emp start address is: 12 (R3)
0x4690	0x4613    MOV	R3, R2
;usb_dcd_int.c, 850 :: 		
0x4692	0xFA23F201  LSR	R2, R3, R1
; emp end address is: 12 (R3)
0x4696	0xF0020201  AND	R2, R2, #1
0x469A	0x01D2    LSLS	R2, R2, #7
0x469C	0xEA400402  ORR	R4, R0, R2, LSL #0
; msk end address is: 0 (R0)
;usb_dcd_int.c, 851 :: 		
0x46A0	0xF205030C  ADDW	R3, R5, #12
0x46A4	0x008A    LSLS	R2, R1, #2
; epnum end address is: 4 (R1)
0x46A6	0x189A    ADDS	R2, R3, R2
0x46A8	0x6812    LDR	R2, [R2, #0]
0x46AA	0x3208    ADDS	R2, #8
0x46AC	0x6812    LDR	R2, [R2, #0]
0x46AE	0x4022    ANDS	R2, R4
;usb_dcd_int.c, 852 :: 		
0x46B0	0x4610    MOV	R0, R2
;usb_dcd_int.c, 853 :: 		
L_end_DCD_ReadDevInEP:
0x46B2	0xB001    ADD	SP, SP, #4
0x46B4	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_ReadDevInEP
__Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo:
;usb_dcd_int.c, 638 :: 		
; epnum start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x46D8	0xB082    SUB	SP, SP, #8
0x46DA	0xF8CDE000  STR	LR, [SP, #0]
; epnum end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; epnum start address is: 4 (R1)
;usb_dcd_int.c, 642 :: 		
;usb_dcd_int.c, 644 :: 		
0x46DE	0x2200    MOVS	R2, #0
0x46E0	0x9201    STR	R2, [SP, #4]
;usb_dcd_int.c, 646 :: 		
0x46E2	0xF5007288  ADD	R2, R0, #272
0x46E6	0xF202030C  ADDW	R3, R2, #12
0x46EA	0x2228    MOVS	R2, #40
0x46EC	0x434A    MULS	R2, R1, R2
0x46EE	0x189C    ADDS	R4, R3, R2
; ep start address is: 24 (R6)
0x46F0	0x4626    MOV	R6, R4
;usb_dcd_int.c, 648 :: 		
0x46F2	0xF2040214  ADDW	R2, R4, #20
0x46F6	0x6813    LDR	R3, [R2, #0]
0x46F8	0xF2040218  ADDW	R2, R4, #24
0x46FC	0x6812    LDR	R2, [R2, #0]
0x46FE	0x1A9B    SUB	R3, R3, R2
; len start address is: 20 (R5)
0x4700	0x461D    MOV	R5, R3
;usb_dcd_int.c, 650 :: 		
0x4702	0xF2040208  ADDW	R2, R4, #8
0x4706	0x6812    LDR	R2, [R2, #0]
0x4708	0x4293    CMP	R3, R2
0x470A	0xD903    BLS	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo612
; len end address is: 20 (R5)
;usb_dcd_int.c, 652 :: 		
0x470C	0xF2060208  ADDW	R2, R6, #8
0x4710	0x6813    LDR	R3, [R2, #0]
; len start address is: 12 (R3)
; len end address is: 12 (R3)
;usb_dcd_int.c, 653 :: 		
0x4712	0xE000    B	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo304
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo612:
;usb_dcd_int.c, 650 :: 		
0x4714	0x462B    MOV	R3, R5
;usb_dcd_int.c, 653 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo304:
;usb_dcd_int.c, 655 :: 		
; len start address is: 12 (R3)
0x4716	0x1CDA    ADDS	R2, R3, #3
; len end address is: 12 (R3)
0x4718	0x0892    LSRS	R2, R2, #2
; len32b start address is: 16 (R4)
0x471A	0x4614    MOV	R4, R2
;usb_dcd_int.c, 656 :: 		
0x471C	0xF200020C  ADDW	R2, R0, #12
0x4720	0xF202030C  ADDW	R3, R2, #12
0x4724	0x008A    LSLS	R2, R1, #2
0x4726	0x189A    ADDS	R2, R3, R2
0x4728	0x6812    LDR	R2, [R2, #0]
0x472A	0x3218    ADDS	R2, #24
0x472C	0x6812    LDR	R2, [R2, #0]
0x472E	0x9201    STR	R2, [SP, #4]
; pdev end address is: 0 (R0)
; epnum end address is: 4 (R1)
; len32b end address is: 16 (R4)
0x4730	0x4680    MOV	R8, R0
0x4732	0x460F    MOV	R7, R1
0x4734	0x4623    MOV	R3, R4
;usb_dcd_int.c, 660 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo305:
; pdev start address is: 32 (R8)
; epnum start address is: 28 (R7)
; len32b start address is: 12 (R3)
; ep start address is: 24 (R6)
; ep end address is: 24 (R6)
; epnum start address is: 28 (R7)
; epnum end address is: 28 (R7)
; pdev start address is: 32 (R8)
; pdev end address is: 32 (R8)
0x4736	0xF8BD2004  LDRH	R2, [SP, #4]
0x473A	0xF3C2020F  UBFX	R2, R2, #0, #16
;usb_dcd_int.c, 661 :: 		
0x473E	0x429A    CMP	R2, R3
0x4740	0xD943    BLS	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo611
; len32b end address is: 12 (R3)
; ep end address is: 24 (R6)
; epnum end address is: 28 (R7)
; pdev end address is: 32 (R8)
; pdev start address is: 32 (R8)
; epnum start address is: 28 (R7)
; ep start address is: 24 (R6)
0x4742	0xF2060418  ADDW	R4, R6, #24
0x4746	0xF2060214  ADDW	R2, R6, #20
0x474A	0x6813    LDR	R3, [R2, #0]
0x474C	0x6822    LDR	R2, [R4, #0]
0x474E	0x429A    CMP	R2, R3
0x4750	0xD23B    BCS	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo610
;usb_dcd_int.c, 662 :: 		
0x4752	0xF2060214  ADDW	R2, R6, #20
0x4756	0x6812    LDR	R2, [R2, #0]
0x4758	0xB3BA    CBZ	R2, L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo609
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo608:
;usb_dcd_int.c, 665 :: 		
0x475A	0xF2060214  ADDW	R2, R6, #20
0x475E	0x6813    LDR	R3, [R2, #0]
0x4760	0xF2060218  ADDW	R2, R6, #24
0x4764	0x6812    LDR	R2, [R2, #0]
0x4766	0x1A9B    SUB	R3, R3, R2
; len start address is: 36 (R9)
0x4768	0x4699    MOV	R9, R3
;usb_dcd_int.c, 667 :: 		
0x476A	0xF2060208  ADDW	R2, R6, #8
0x476E	0x6812    LDR	R2, [R2, #0]
0x4770	0x4293    CMP	R3, R2
0x4772	0xD904    BLS	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo613
; len end address is: 36 (R9)
;usb_dcd_int.c, 669 :: 		
0x4774	0xF2060208  ADDW	R2, R6, #8
0x4778	0xF8D29000  LDR	R9, [R2, #0]
; len start address is: 36 (R9)
; len end address is: 36 (R9)
;usb_dcd_int.c, 670 :: 		
0x477C	0xE7FF    B	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo309
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo613:
;usb_dcd_int.c, 667 :: 		
;usb_dcd_int.c, 670 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo309:
;usb_dcd_int.c, 671 :: 		
; len start address is: 36 (R9)
0x477E	0xF1090203  ADD	R2, R9, #3
0x4782	0x0892    LSRS	R2, R2, #2
; len32b start address is: 40 (R10)
0x4784	0x4692    MOV	R10, R2
;usb_dcd_int.c, 673 :: 		
0x4786	0xF206020C  ADDW	R2, R6, #12
0x478A	0x6812    LDR	R2, [R2, #0]
0x478C	0xFA1FF389  UXTH	R3, R9
0x4790	0x4611    MOV	R1, R2
0x4792	0xB2FA    UXTB	R2, R7
0x4794	0x4640    MOV	R0, R8
0x4796	0xF7FBFD35  BL	__Lib_USB_32F10x_CL_USB_OTG_WritePacket+0
;usb_dcd_int.c, 675 :: 		
0x479A	0xF206030C  ADDW	R3, R6, #12
0x479E	0x681A    LDR	R2, [R3, #0]
0x47A0	0xEB020209  ADD	R2, R2, R9, LSL #0
0x47A4	0x601A    STR	R2, [R3, #0]
;usb_dcd_int.c, 676 :: 		
0x47A6	0xF2060318  ADDW	R3, R6, #24
0x47AA	0x681A    LDR	R2, [R3, #0]
0x47AC	0xEB020209  ADD	R2, R2, R9, LSL #0
; len end address is: 36 (R9)
0x47B0	0x601A    STR	R2, [R3, #0]
;usb_dcd_int.c, 678 :: 		
0x47B2	0xF108020C  ADD	R2, R8, #12
0x47B6	0xF202030C  ADDW	R3, R2, #12
0x47BA	0x00BA    LSLS	R2, R7, #2
0x47BC	0x189A    ADDS	R2, R3, R2
0x47BE	0x6812    LDR	R2, [R2, #0]
0x47C0	0x3218    ADDS	R2, #24
0x47C2	0x6812    LDR	R2, [R2, #0]
0x47C4	0x9201    STR	R2, [SP, #4]
;usb_dcd_int.c, 679 :: 		
; ep end address is: 24 (R6)
; epnum end address is: 28 (R7)
; pdev end address is: 32 (R8)
; len32b end address is: 40 (R10)
0x47C6	0x4653    MOV	R3, R10
0x47C8	0xE7B5    B	L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo305
;usb_dcd_int.c, 661 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo611:
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo610:
;usb_dcd_int.c, 662 :: 		
L___Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo609:
;usb_dcd_int.c, 681 :: 		
0x47CA	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 682 :: 		
L_end_DCD_WriteEmptyTxFifo:
0x47CC	0xF8DDE000  LDR	LR, [SP, #0]
0x47D0	0xB002    ADD	SP, SP, #8
0x47D2	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo
__Lib_USB_32F10x_CL_DCD_HandleResume_ISR:
;usb_dcd_int.c, 346 :: 		
; pdev start address is: 0 (R0)
0x671C	0xB085    SUB	SP, SP, #20
0x671E	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 352 :: 		
0x6722	0xF200010A  ADDW	R1, R0, #10
0x6726	0x7809    LDRB	R1, [R1, #0]
0x6728	0xB1A1    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleResume_ISR267
;usb_dcd_int.c, 355 :: 		
0x672A	0xF200010C  ADDW	R1, R0, #12
0x672E	0xF5017280  ADD	R2, R1, #256
0x6732	0x6811    LDR	R1, [R2, #0]
0x6734	0x9104    STR	R1, [SP, #16]
;usb_dcd_int.c, 356 :: 		
0x6736	0xF89D1010  LDRB	R1, [SP, #16]
0x673A	0xF36F0141  BFC	R1, #1, #1
0x673E	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 357 :: 		
0x6742	0xF89D1010  LDRB	R1, [SP, #16]
0x6746	0xF36F0100  BFC	R1, #0, #1
0x674A	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 358 :: 		
0x674E	0x6812    LDR	R2, [R2, #0]
0x6750	0x9904    LDR	R1, [SP, #16]
0x6752	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 359 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleResume_ISR267:
;usb_dcd_int.c, 362 :: 		
0x6754	0x2100    MOVS	R1, #0
0x6756	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 363 :: 		
0x6758	0xF89D100C  LDRB	R1, [SP, #12]
0x675C	0xF0410101  ORR	R1, R1, #1
0x6760	0xF88D100C  STRB	R1, [SP, #12]
;usb_dcd_int.c, 364 :: 		
0x6764	0xF200010C  ADDW	R1, R0, #12
0x6768	0x1D09    ADDS	R1, R1, #4
0x676A	0x6809    LDR	R1, [R1, #0]
0x676C	0x1D0B    ADDS	R3, R1, #4
0x676E	0x681A    LDR	R2, [R3, #0]
0x6770	0x9903    LDR	R1, [SP, #12]
0x6772	0x43C9    MVN	R1, R1
0x6774	0xEA020101  AND	R1, R2, R1, LSL #0
0x6778	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 367 :: 		
0x677A	0x490D    LDR	R1, [PC, #52]
0x677C	0x6809    LDR	R1, [R1, #0]
0x677E	0x3118    ADDS	R1, #24
0x6780	0x6809    LDR	R1, [R1, #0]
0x6782	0x9001    STR	R0, [SP, #4]
0x6784	0x4788    BLX	R1
0x6786	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 370 :: 		
0x6788	0x2100    MOVS	R1, #0
0x678A	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 371 :: 		
0x678C	0xF89D100B  LDRB	R1, [SP, #11]
0x6790	0xF0410180  ORR	R1, R1, #128
0x6794	0xF88D100B  STRB	R1, [SP, #11]
;usb_dcd_int.c, 372 :: 		
0x6798	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x679C	0x6809    LDR	R1, [R1, #0]
0x679E	0xF2010214  ADDW	R2, R1, #20
0x67A2	0x9902    LDR	R1, [SP, #8]
0x67A4	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 373 :: 		
0x67A6	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 374 :: 		
L_end_DCD_HandleResume_ISR:
0x67A8	0xF8DDE000  LDR	LR, [SP, #0]
0x67AC	0xB005    ADD	SP, SP, #20
0x67AE	0x4770    BX	LR
0x67B0	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleResume_ISR
__Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR:
;usb_dcd_int.c, 382 :: 		
; pdev start address is: 0 (R0)
0x6640	0xB086    SUB	SP, SP, #24
0x6642	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 387 :: 		
;usb_dcd_int.c, 389 :: 		
0x6646	0xF5007188  ADD	R1, R0, #272
0x664A	0x1C89    ADDS	R1, R1, #2
0x664C	0x7809    LDRB	R1, [R1, #0]
; prev_status start address is: 12 (R3)
0x664E	0xB2CB    UXTB	R3, R1
;usb_dcd_int.c, 390 :: 		
0x6650	0x4930    LDR	R1, [PC, #192]
0x6652	0x6809    LDR	R1, [R1, #0]
0x6654	0x3114    ADDS	R1, #20
0x6656	0x6809    LDR	R1, [R1, #0]
0x6658	0xF88D3004  STRB	R3, [SP, #4]
0x665C	0x9002    STR	R0, [SP, #8]
0x665E	0x4788    BLX	R1
0x6660	0x9802    LDR	R0, [SP, #8]
0x6662	0xF89D3004  LDRB	R3, [SP, #4]
;usb_dcd_int.c, 392 :: 		
0x6666	0xF200020C  ADDW	R2, R0, #12
0x666A	0x1D11    ADDS	R1, R2, #4
0x666C	0x6809    LDR	R1, [R1, #0]
0x666E	0x3108    ADDS	R1, #8
0x6670	0x6809    LDR	R1, [R1, #0]
0x6672	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 395 :: 		
0x6674	0x2100    MOVS	R1, #0
0x6676	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 396 :: 		
0x6678	0xF89D100D  LDRB	R1, [SP, #13]
0x667C	0xF0410108  ORR	R1, R1, #8
0x6680	0xF88D100D  STRB	R1, [SP, #13]
;usb_dcd_int.c, 397 :: 		
0x6684	0x6811    LDR	R1, [R2, #0]
0x6686	0xF2010214  ADDW	R2, R1, #20
0x668A	0x9903    LDR	R1, [SP, #12]
0x668C	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 399 :: 		
0x668E	0xF200010A  ADDW	R1, R0, #10
0x6692	0x7809    LDRB	R1, [R1, #0]
0x6694	0x2900    CMP	R1, #0
0x6696	0xD037    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR621
0x6698	0xF89D2014  LDRB	R2, [SP, #20]
0x669C	0xF3C20100  UBFX	R1, R2, #0, #1
0x66A0	0xB391    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR620
;usb_dcd_int.c, 400 :: 		
0x66A2	0xF5007188  ADD	R1, R0, #272
0x66A6	0x1D49    ADDS	R1, R1, #5
0x66A8	0x7809    LDRB	R1, [R1, #0]
0x66AA	0x2901    CMP	R1, #1
0x66AC	0xD12C    BNE	L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR619
;usb_dcd_int.c, 401 :: 		
0x66AE	0x2B03    CMP	R3, #3
0x66B0	0xD12A    BNE	L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR618
; prev_status end address is: 12 (R3)
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR617:
;usb_dcd_int.c, 404 :: 		
0x66B2	0x2100    MOVS	R1, #0
0x66B4	0x9104    STR	R1, [SP, #16]
;usb_dcd_int.c, 405 :: 		
0x66B6	0xF89D1010  LDRB	R1, [SP, #16]
0x66BA	0xF0410101  ORR	R1, R1, #1
0x66BE	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 406 :: 		
0x66C2	0xF200010C  ADDW	R1, R0, #12
0x66C6	0xF5017180  ADD	R1, R1, #256
0x66CA	0x680B    LDR	R3, [R1, #0]
0x66CC	0x6819    LDR	R1, [R3, #0]
0x66CE	0xF00132FF  AND	R2, R1, #-1
0x66D2	0x9904    LDR	R1, [SP, #16]
0x66D4	0xEA420101  ORR	R1, R2, R1, LSL #0
0x66D8	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 408 :: 		
0x66DA	0xF89D1010  LDRB	R1, [SP, #16]
0x66DE	0xF0410102  ORR	R1, R1, #2
0x66E2	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 409 :: 		
0x66E6	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x66EA	0xF5017180  ADD	R1, R1, #256
0x66EE	0x680B    LDR	R3, [R1, #0]
0x66F0	0x6819    LDR	R1, [R3, #0]
0x66F2	0xF00132FF  AND	R2, R1, #-1
0x66F6	0x9904    LDR	R1, [SP, #16]
0x66F8	0xEA420101  ORR	R1, R2, R1, LSL #0
0x66FC	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 412 :: 		
0x66FE	0x4A06    LDR	R2, [PC, #24]
0x6700	0x6811    LDR	R1, [R2, #0]
0x6702	0xF0410106  ORR	R1, R1, #6
0x6706	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 399 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR621:
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR620:
;usb_dcd_int.c, 400 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR619:
;usb_dcd_int.c, 401 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR618:
;usb_dcd_int.c, 414 :: 		
0x6708	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 415 :: 		
L_end_DCD_HandleUSBSuspend_ISR:
0x670A	0xF8DDE000  LDR	LR, [SP, #0]
0x670E	0xB006    ADD	SP, SP, #24
0x6710	0x4770    BX	LR
0x6712	0xBF00    NOP
0x6714	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
0x6718	0xED10E000  	#3758157072
; end of __Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR
__Lib_USB_32F10x_CL_DCD_HandleSof_ISR:
;usb_dcd_int.c, 564 :: 		
; pdev start address is: 0 (R0)
0x68D8	0xB083    SUB	SP, SP, #12
0x68DA	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 569 :: 		
0x68DE	0x490D    LDR	R1, [PC, #52]
0x68E0	0x6809    LDR	R1, [R1, #0]
0x68E2	0x310C    ADDS	R1, #12
0x68E4	0x6809    LDR	R1, [R1, #0]
0x68E6	0x9001    STR	R0, [SP, #4]
0x68E8	0x4788    BLX	R1
0x68EA	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 572 :: 		
0x68EC	0x2100    MOVS	R1, #0
0x68EE	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 573 :: 		
0x68F0	0xF89D1008  LDRB	R1, [SP, #8]
0x68F4	0xF0410108  ORR	R1, R1, #8
0x68F8	0xF88D1008  STRB	R1, [SP, #8]
;usb_dcd_int.c, 574 :: 		
0x68FC	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x6900	0x6809    LDR	R1, [R1, #0]
0x6902	0xF2010214  ADDW	R2, R1, #20
0x6906	0x9902    LDR	R1, [SP, #8]
0x6908	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 576 :: 		
0x690A	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 577 :: 		
L_end_DCD_HandleSof_ISR:
0x690C	0xF8DDE000  LDR	LR, [SP, #0]
0x6910	0xB003    ADD	SP, SP, #12
0x6912	0x4770    BX	LR
0x6914	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleSof_ISR
__Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR:
;usb_dcd_int.c, 585 :: 		
; pdev start address is: 0 (R0)
0x67B4	0xB083    SUB	SP, SP, #12
0x67B6	0xF8CDE000  STR	LR, [SP, #0]
0x67BA	0x4605    MOV	R5, R0
; pdev end address is: 0 (R0)
; pdev start address is: 20 (R5)
;usb_dcd_int.c, 592 :: 		
0x67BC	0x2100    MOVS	R1, #0
0x67BE	0x9101    STR	R1, [SP, #4]
;usb_dcd_int.c, 593 :: 		
0x67C0	0xF89D1004  LDRB	R1, [SP, #4]
0x67C4	0xF0410110  ORR	R1, R1, #16
0x67C8	0xF88D1004  STRB	R1, [SP, #4]
;usb_dcd_int.c, 594 :: 		
0x67CC	0xF205010C  ADDW	R1, R5, #12
0x67D0	0x6809    LDR	R1, [R1, #0]
0x67D2	0xF2010318  ADDW	R3, R1, #24
0x67D6	0x681A    LDR	R2, [R3, #0]
0x67D8	0x9901    LDR	R1, [SP, #4]
0x67DA	0x43C9    MVN	R1, R1
0x67DC	0xEA020101  AND	R1, R2, R1, LSL #0
0x67E0	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 597 :: 		
0x67E2	0xF205010C  ADDW	R1, R5, #12
0x67E6	0x6809    LDR	R1, [R1, #0]
0x67E8	0x3120    ADDS	R1, #32
0x67EA	0x6809    LDR	R1, [R1, #0]
0x67EC	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 599 :: 		
0x67EE	0xF5057188  ADD	R1, R5, #272
0x67F2	0xF5017319  ADD	R3, R1, #612
0x67F6	0xF89D1008  LDRB	R1, [SP, #8]
0x67FA	0xF3C10103  UBFX	R1, R1, #0, #4
0x67FE	0xB2CA    UXTB	R2, R1
0x6800	0x2128    MOVS	R1, #40
0x6802	0x4351    MULS	R1, R2, R1
0x6804	0x1859    ADDS	R1, R3, R1
; ep start address is: 24 (R6)
0x6806	0x460E    MOV	R6, R1
;usb_dcd_int.c, 601 :: 		
0x6808	0xE03B    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR295
; ep end address is: 24 (R6)
;usb_dcd_int.c, 603 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR297:
;usb_dcd_int.c, 604 :: 		
0x680A	0xE054    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 605 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR298:
;usb_dcd_int.c, 606 :: 		
; ep start address is: 24 (R6)
0x680C	0xF8BD1008  LDRH	R1, [SP, #8]
0x6810	0xF3C1110A  UBFX	R1, R1, #4, #11
0x6814	0xB1F1    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR299
;usb_dcd_int.c, 608 :: 		
0x6816	0xF8BD1008  LDRH	R1, [SP, #8]
0x681A	0xF3C1110A  UBFX	R1, R1, #4, #11
0x681E	0xB28A    UXTH	R2, R1
0x6820	0xF206010C  ADDW	R1, R6, #12
0x6824	0x6809    LDR	R1, [R1, #0]
0x6826	0x4628    MOV	R0, R5
0x6828	0xF7FEF814  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadPacket+0
;usb_dcd_int.c, 609 :: 		
0x682C	0xF206030C  ADDW	R3, R6, #12
0x6830	0xF8BD1008  LDRH	R1, [SP, #8]
0x6834	0xF3C1110A  UBFX	R1, R1, #4, #11
0x6838	0xB28A    UXTH	R2, R1
0x683A	0x6819    LDR	R1, [R3, #0]
0x683C	0x1889    ADDS	R1, R1, R2
0x683E	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 610 :: 		
0x6840	0xF2060318  ADDW	R3, R6, #24
; ep end address is: 24 (R6)
0x6844	0xF8BD1008  LDRH	R1, [SP, #8]
0x6848	0xF3C1110A  UBFX	R1, R1, #4, #11
0x684C	0xB28A    UXTH	R2, R1
0x684E	0x6819    LDR	R1, [R3, #0]
0x6850	0x1889    ADDS	R1, R1, R2
0x6852	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 611 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR299:
;usb_dcd_int.c, 612 :: 		
0x6854	0xE02F    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 613 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR300:
;usb_dcd_int.c, 614 :: 		
0x6856	0xE02E    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 615 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR301:
;usb_dcd_int.c, 616 :: 		
0x6858	0xE02D    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 617 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR302:
;usb_dcd_int.c, 619 :: 		
; ep start address is: 24 (R6)
0x685A	0xF5057188  ADD	R1, R5, #272
0x685E	0xF20141BC  ADDW	R1, R1, #1212
0x6862	0x2208    MOVS	R2, #8
0x6864	0x4628    MOV	R0, R5
0x6866	0xF7FDFFF5  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadPacket+0
;usb_dcd_int.c, 620 :: 		
0x686A	0xF2060318  ADDW	R3, R6, #24
; ep end address is: 24 (R6)
0x686E	0xF8BD1008  LDRH	R1, [SP, #8]
0x6872	0xF3C1110A  UBFX	R1, R1, #4, #11
0x6876	0xB28A    UXTH	R2, R1
0x6878	0x6819    LDR	R1, [R3, #0]
0x687A	0x1889    ADDS	R1, R1, R2
0x687C	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 621 :: 		
0x687E	0xE01A    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 622 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR303:
;usb_dcd_int.c, 623 :: 		
0x6880	0xE019    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296
;usb_dcd_int.c, 624 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR295:
; ep start address is: 24 (R6)
0x6882	0x9902    LDR	R1, [SP, #8]
0x6884	0xF3C14143  UBFX	R1, R1, #17, #4
0x6888	0x2901    CMP	R1, #1
0x688A	0xD0BE    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR297
0x688C	0x9902    LDR	R1, [SP, #8]
0x688E	0xF3C14143  UBFX	R1, R1, #17, #4
0x6892	0x2902    CMP	R1, #2
0x6894	0xD0BA    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR298
0x6896	0x9902    LDR	R1, [SP, #8]
0x6898	0xF3C14143  UBFX	R1, R1, #17, #4
0x689C	0x2903    CMP	R1, #3
0x689E	0xD0DA    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR300
0x68A0	0x9902    LDR	R1, [SP, #8]
0x68A2	0xF3C14143  UBFX	R1, R1, #17, #4
0x68A6	0x2904    CMP	R1, #4
0x68A8	0xD0D6    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR301
0x68AA	0x9902    LDR	R1, [SP, #8]
0x68AC	0xF3C14143  UBFX	R1, R1, #17, #4
0x68B0	0x2906    CMP	R1, #6
0x68B2	0xD0D2    BEQ	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR302
; ep end address is: 24 (R6)
0x68B4	0xE7E4    B	L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR303
; pdev end address is: 20 (R5)
L___Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR296:
;usb_dcd_int.c, 627 :: 		
; pdev start address is: 20 (R5)
0x68B6	0xF205010C  ADDW	R1, R5, #12
; pdev end address is: 20 (R5)
0x68BA	0x6809    LDR	R1, [R1, #0]
0x68BC	0xF2010318  ADDW	R3, R1, #24
0x68C0	0x6819    LDR	R1, [R3, #0]
0x68C2	0xF00132FF  AND	R2, R1, #-1
0x68C6	0x9901    LDR	R1, [SP, #4]
0x68C8	0xEA420101  ORR	R1, R2, R1, LSL #0
0x68CC	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 629 :: 		
0x68CE	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 630 :: 		
L_end_DCD_HandleRxStatusQueueLevel_ISR:
0x68D0	0xF8DDE000  LDR	LR, [SP, #0]
0x68D4	0xB003    ADD	SP, SP, #12
0x68D6	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR
__Lib_USB_32F10x_CL_USB_OTG_ReadPacket:
;usb_core.c, 199 :: 		
; len start address is: 8 (R2)
; dest start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x4854	0xB081    SUB	SP, SP, #4
0x4856	0xF8AD2000  STRH	R2, [SP, #0]
0x485A	0x4602    MOV	R2, R0
0x485C	0xF8BD0000  LDRH	R0, [SP, #0]
; len end address is: 8 (R2)
; dest end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 8 (R2)
; dest start address is: 4 (R1)
; len start address is: 0 (R0)
;usb_core.c, 201 :: 		
;usb_core.c, 202 :: 		
0x4860	0x1CC3    ADDS	R3, R0, #3
0x4862	0xB29B    UXTH	R3, R3
; len end address is: 0 (R0)
0x4864	0x089B    LSRS	R3, R3, #2
0x4866	0xB29B    UXTH	R3, R3
; count32b start address is: 0 (R0)
0x4868	0xB298    UXTH	R0, R3
;usb_core.c, 204 :: 		
0x486A	0xF202030C  ADDW	R3, R2, #12
; pdev end address is: 8 (R2)
0x486E	0x33C4    ADDS	R3, #196
0x4870	0x681B    LDR	R3, [R3, #0]
; fifo start address is: 12 (R3)
;usb_core.c, 206 :: 		
; i start address is: 8 (R2)
0x4872	0x2200    MOVS	R2, #0
; dest end address is: 4 (R1)
; count32b end address is: 0 (R0)
; fifo end address is: 12 (R3)
; i end address is: 8 (R2)
0x4874	0x4614    MOV	R4, R2
0x4876	0x460A    MOV	R2, R1
0x4878	0x4601    MOV	R1, R0
0x487A	0x4618    MOV	R0, R3
L___Lib_USB_32F10x_CL_USB_OTG_ReadPacket48:
; i start address is: 16 (R4)
; fifo start address is: 0 (R0)
; fifo start address is: 0 (R0)
; fifo end address is: 0 (R0)
; count32b start address is: 4 (R1)
; dest start address is: 8 (R2)
0x487C	0x428C    CMP	R4, R1
0x487E	0xD204    BCS	L___Lib_USB_32F10x_CL_USB_OTG_ReadPacket49
; fifo end address is: 0 (R0)
;usb_core.c, 208 :: 		
; fifo start address is: 0 (R0)
0x4880	0x6803    LDR	R3, [R0, #0]
0x4882	0x6013    STR	R3, [R2, #0]
;usb_core.c, 206 :: 		
0x4884	0x1C64    ADDS	R4, R4, #1
0x4886	0x1D12    ADDS	R2, R2, #4
;usb_core.c, 210 :: 		
; fifo end address is: 0 (R0)
; count32b end address is: 4 (R1)
; i end address is: 16 (R4)
0x4888	0xE7F8    B	L___Lib_USB_32F10x_CL_USB_OTG_ReadPacket48
L___Lib_USB_32F10x_CL_USB_OTG_ReadPacket49:
;usb_core.c, 211 :: 		
0x488A	0x4610    MOV	R0, R2
; dest end address is: 8 (R2)
;usb_core.c, 212 :: 		
L_end_USB_OTG_ReadPacket:
0x488C	0xB001    ADD	SP, SP, #4
0x488E	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_ReadPacket
__Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR:
;usb_dcd_int.c, 690 :: 		
; pdev start address is: 0 (R0)
0x5740	0xB088    SUB	SP, SP, #32
0x5742	0xF8CDE000  STR	LR, [SP, #0]
0x5746	0x4606    MOV	R6, R0
; pdev end address is: 0 (R0)
; pdev start address is: 24 (R6)
;usb_dcd_int.c, 700 :: 		
0x5748	0x2100    MOVS	R1, #0
0x574A	0x9106    STR	R1, [SP, #24]
;usb_dcd_int.c, 701 :: 		
0x574C	0x2100    MOVS	R1, #0
0x574E	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 702 :: 		
0x5750	0x2100    MOVS	R1, #0
0x5752	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 703 :: 		
0x5754	0x2100    MOVS	R1, #0
0x5756	0x9104    STR	R1, [SP, #16]
;usb_dcd_int.c, 704 :: 		
0x5758	0x2100    MOVS	R1, #0
0x575A	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 705 :: 		
0x575C	0x2100    MOVS	R1, #0
0x575E	0x9107    STR	R1, [SP, #28]
;usb_dcd_int.c, 708 :: 		
0x5760	0xF89D1018  LDRB	R1, [SP, #24]
0x5764	0xF0410101  ORR	R1, R1, #1
0x5768	0xF88D1018  STRB	R1, [SP, #24]
;usb_dcd_int.c, 709 :: 		
0x576C	0xF206010C  ADDW	R1, R6, #12
0x5770	0x1D09    ADDS	R1, R1, #4
0x5772	0x6809    LDR	R1, [R1, #0]
0x5774	0x1D0B    ADDS	R3, R1, #4
0x5776	0x681A    LDR	R2, [R3, #0]
0x5778	0x9906    LDR	R1, [SP, #24]
0x577A	0x43C9    MVN	R1, R1
0x577C	0xEA020101  AND	R1, R2, R1, LSL #0
0x5780	0x6019    STR	R1, [R3, #0]
;usb_dcd_int.c, 712 :: 		
0x5782	0x2100    MOVS	R1, #0
0x5784	0x4630    MOV	R0, R6
0x5786	0xF7FAFFD5  BL	__Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo+0
;usb_dcd_int.c, 714 :: 		
; i start address is: 12 (R3)
0x578A	0x2300    MOVS	R3, #0
; pdev end address is: 24 (R6)
; i end address is: 12 (R3)
0x578C	0x4630    MOV	R0, R6
L___Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR310:
; i start address is: 12 (R3)
; pdev start address is: 0 (R0)
0x578E	0x1C41    ADDS	R1, R0, #1
0x5790	0x7809    LDRB	R1, [R1, #0]
0x5792	0x428B    CMP	R3, R1
0x5794	0xD217    BCS	L___Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR311
;usb_dcd_int.c, 716 :: 		
0x5796	0xF200010C  ADDW	R1, R0, #12
0x579A	0xF201020C  ADDW	R2, R1, #12
0x579E	0x0099    LSLS	R1, R3, #2
0x57A0	0x1851    ADDS	R1, R2, R1
0x57A2	0x6809    LDR	R1, [R1, #0]
0x57A4	0xF2010208  ADDW	R2, R1, #8
0x57A8	0x21FF    MOVS	R1, #255
0x57AA	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 717 :: 		
0x57AC	0xF200010C  ADDW	R1, R0, #12
0x57B0	0xF2010248  ADDW	R2, R1, #72
0x57B4	0x0099    LSLS	R1, R3, #2
0x57B6	0x1851    ADDS	R1, R2, R1
0x57B8	0x6809    LDR	R1, [R1, #0]
0x57BA	0xF2010208  ADDW	R2, R1, #8
0x57BE	0x21FF    MOVS	R1, #255
0x57C0	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 714 :: 		
0x57C2	0x1C5B    ADDS	R3, R3, #1
;usb_dcd_int.c, 718 :: 		
; i end address is: 12 (R3)
0x57C4	0xE7E3    B	L___Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR310
L___Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR311:
;usb_dcd_int.c, 719 :: 		
0x57C6	0xF200010C  ADDW	R1, R0, #12
0x57CA	0x1D09    ADDS	R1, R1, #4
0x57CC	0x6809    LDR	R1, [R1, #0]
0x57CE	0xF2010218  ADDW	R2, R1, #24
0x57D2	0xF04F31FF  MOV	R1, #-1
0x57D6	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 721 :: 		
0x57D8	0x2201    MOVS	R2, #1
0x57DA	0xF8BD1008  LDRH	R1, [SP, #8]
0x57DE	0xF362010F  BFI	R1, R2, #0, #16
0x57E2	0xF8AD1008  STRH	R1, [SP, #8]
;usb_dcd_int.c, 722 :: 		
0x57E6	0x2201    MOVS	R2, #1
0x57E8	0x9902    LDR	R1, [SP, #8]
0x57EA	0xF362411F  BFI	R1, R2, #16, #16
0x57EE	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 723 :: 		
0x57F0	0xF200010C  ADDW	R1, R0, #12
0x57F4	0x1D09    ADDS	R1, R1, #4
0x57F6	0x6809    LDR	R1, [R1, #0]
0x57F8	0xF201021C  ADDW	R2, R1, #28
0x57FC	0x9902    LDR	R1, [SP, #8]
0x57FE	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 725 :: 		
0x5800	0xF89D100C  LDRB	R1, [SP, #12]
0x5804	0xF0410108  ORR	R1, R1, #8
0x5808	0xF88D100C  STRB	R1, [SP, #12]
;usb_dcd_int.c, 726 :: 		
0x580C	0xF89D100C  LDRB	R1, [SP, #12]
0x5810	0xF0410101  ORR	R1, R1, #1
0x5814	0xF88D100C  STRB	R1, [SP, #12]
;usb_dcd_int.c, 727 :: 		
0x5818	0xF89D100C  LDRB	R1, [SP, #12]
0x581C	0xF0410102  ORR	R1, R1, #2
0x5820	0xF88D100C  STRB	R1, [SP, #12]
;usb_dcd_int.c, 728 :: 		
0x5824	0xF200010C  ADDW	R1, R0, #12
0x5828	0x1D09    ADDS	R1, R1, #4
0x582A	0x6809    LDR	R1, [R1, #0]
0x582C	0xF2010214  ADDW	R2, R1, #20
0x5830	0x9903    LDR	R1, [SP, #12]
0x5832	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 732 :: 		
0x5834	0xF89D1010  LDRB	R1, [SP, #16]
0x5838	0xF0410101  ORR	R1, R1, #1
0x583C	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 733 :: 		
0x5840	0xF89D1010  LDRB	R1, [SP, #16]
0x5844	0xF0410108  ORR	R1, R1, #8
0x5848	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 734 :: 		
0x584C	0xF89D1010  LDRB	R1, [SP, #16]
0x5850	0xF0410102  ORR	R1, R1, #2
0x5854	0xF88D1010  STRB	R1, [SP, #16]
;usb_dcd_int.c, 736 :: 		
0x5858	0xF200010C  ADDW	R1, R0, #12
0x585C	0x1D09    ADDS	R1, R1, #4
0x585E	0x6809    LDR	R1, [R1, #0]
0x5860	0xF2010210  ADDW	R2, R1, #16
0x5864	0x9904    LDR	R1, [SP, #16]
0x5866	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 741 :: 		
0x5868	0xF200010C  ADDW	R1, R0, #12
0x586C	0x1D0B    ADDS	R3, R1, #4
0x586E	0x6819    LDR	R1, [R3, #0]
0x5870	0x6809    LDR	R1, [R1, #0]
0x5872	0x9105    STR	R1, [SP, #20]
;usb_dcd_int.c, 742 :: 		
0x5874	0x2200    MOVS	R2, #0
0x5876	0xF8BD1014  LDRH	R1, [SP, #20]
0x587A	0xF362110A  BFI	R1, R2, #4, #7
0x587E	0xF8AD1014  STRH	R1, [SP, #20]
;usb_dcd_int.c, 743 :: 		
0x5882	0x681A    LDR	R2, [R3, #0]
0x5884	0x9905    LDR	R1, [SP, #20]
0x5886	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 747 :: 		
0x5888	0x9001    STR	R0, [SP, #4]
0x588A	0xF7FBFF91  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart+0
0x588E	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 750 :: 		
0x5890	0x2100    MOVS	R1, #0
0x5892	0x9107    STR	R1, [SP, #28]
;usb_dcd_int.c, 751 :: 		
0x5894	0xF89D101D  LDRB	R1, [SP, #29]
0x5898	0xF0410110  ORR	R1, R1, #16
0x589C	0xF88D101D  STRB	R1, [SP, #29]
;usb_dcd_int.c, 752 :: 		
0x58A0	0xF200010C  ADDW	R1, R0, #12
0x58A4	0x6809    LDR	R1, [R1, #0]
0x58A6	0xF2010214  ADDW	R2, R1, #20
0x58AA	0x9907    LDR	R1, [SP, #28]
0x58AC	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 755 :: 		
0x58AE	0x4905    LDR	R1, [PC, #20]
0x58B0	0x6809    LDR	R1, [R1, #0]
0x58B2	0x3110    ADDS	R1, #16
0x58B4	0x6809    LDR	R1, [R1, #0]
; pdev end address is: 0 (R0)
0x58B6	0x4788    BLX	R1
;usb_dcd_int.c, 756 :: 		
0x58B8	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 757 :: 		
L_end_DCD_HandleUsbReset_ISR:
0x58BA	0xF8DDE000  LDR	LR, [SP, #0]
0x58BE	0xB008    ADD	SP, SP, #32
0x58C0	0x4770    BX	LR
0x58C2	0xBF00    NOP
0x58C4	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR
__Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR:
;usb_dcd_int.c, 765 :: 		
; pdev start address is: 0 (R0)
0x5678	0xB083    SUB	SP, SP, #12
0x567A	0xF8CDE000  STR	LR, [SP, #0]
0x567E	0x4604    MOV	R4, R0
; pdev end address is: 0 (R0)
; pdev start address is: 16 (R4)
;usb_dcd_int.c, 770 :: 		
0x5680	0x4620    MOV	R0, R4
0x5682	0xF7FEFBD9  BL	__Lib_USB_32F10x_CL_USB_OTG_EP0Activate+0
;usb_dcd_int.c, 773 :: 		
0x5686	0xF204010C  ADDW	R1, R4, #12
0x568A	0x6809    LDR	R1, [R1, #0]
0x568C	0x310C    ADDS	R1, #12
0x568E	0x6809    LDR	R1, [R1, #0]
0x5690	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 776 :: 		
0x5692	0x4620    MOV	R0, R4
0x5694	0xF7FEFC26  BL	__Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed+0
0x5698	0x2803    CMP	R0, #3
0x569A	0xD10E    BNE	L___Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR313
;usb_dcd_int.c, 778 :: 		
0x569C	0x1CA2    ADDS	R2, R4, #2
0x569E	0x2100    MOVS	R1, #0
0x56A0	0x7011    STRB	R1, [R2, #0]
;usb_dcd_int.c, 779 :: 		
0x56A2	0x1D22    ADDS	R2, R4, #4
0x56A4	0xF2402100  MOVW	R1, #512
0x56A8	0x8011    STRH	R1, [R2, #0]
;usb_dcd_int.c, 780 :: 		
0x56AA	0x2209    MOVS	R2, #9
0x56AC	0xF8BD1008  LDRH	R1, [SP, #8]
0x56B0	0xF362218D  BFI	R1, R2, #10, #4
0x56B4	0xF8AD1008  STRH	R1, [SP, #8]
;usb_dcd_int.c, 781 :: 		
0x56B8	0xE00C    B	L___Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR314
L___Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR313:
;usb_dcd_int.c, 784 :: 		
0x56BA	0x1CA2    ADDS	R2, R4, #2
0x56BC	0x2101    MOVS	R1, #1
0x56BE	0x7011    STRB	R1, [R2, #0]
;usb_dcd_int.c, 785 :: 		
0x56C0	0x1D22    ADDS	R2, R4, #4
0x56C2	0x2140    MOVS	R1, #64
0x56C4	0x8011    STRH	R1, [R2, #0]
;usb_dcd_int.c, 786 :: 		
0x56C6	0x2205    MOVS	R2, #5
0x56C8	0xF8BD1008  LDRH	R1, [SP, #8]
0x56CC	0xF362218D  BFI	R1, R2, #10, #4
0x56D0	0xF8AD1008  STRH	R1, [SP, #8]
;usb_dcd_int.c, 787 :: 		
L___Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR314:
;usb_dcd_int.c, 789 :: 		
0x56D4	0xF204010C  ADDW	R1, R4, #12
0x56D8	0x6809    LDR	R1, [R1, #0]
0x56DA	0xF201020C  ADDW	R2, R1, #12
0x56DE	0x9902    LDR	R1, [SP, #8]
0x56E0	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 792 :: 		
0x56E2	0x2100    MOVS	R1, #0
0x56E4	0x9101    STR	R1, [SP, #4]
;usb_dcd_int.c, 793 :: 		
0x56E6	0xF89D1005  LDRB	R1, [SP, #5]
0x56EA	0xF0410120  ORR	R1, R1, #32
0x56EE	0xF88D1005  STRB	R1, [SP, #5]
;usb_dcd_int.c, 794 :: 		
0x56F2	0xF204010C  ADDW	R1, R4, #12
; pdev end address is: 16 (R4)
0x56F6	0x6809    LDR	R1, [R1, #0]
0x56F8	0xF2010214  ADDW	R2, R1, #20
0x56FC	0x9901    LDR	R1, [SP, #4]
0x56FE	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 795 :: 		
0x5700	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 796 :: 		
L_end_DCD_HandleEnumDone_ISR:
0x5702	0xF8DDE000  LDR	LR, [SP, #0]
0x5706	0xB003    ADD	SP, SP, #12
0x5708	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR
__Lib_USB_32F10x_CL_USB_OTG_EP0Activate:
;usb_core.c, 1448 :: 		
; pdev start address is: 0 (R0)
0x3E38	0xB084    SUB	SP, SP, #16
0x3E3A	0x4603    MOV	R3, R0
; pdev end address is: 0 (R0)
; pdev start address is: 12 (R3)
;usb_core.c, 1450 :: 		
; status start address is: 0 (R0)
0x3E3C	0x2000    MOVS	R0, #0
;usb_core.c, 1455 :: 		
0x3E3E	0x2100    MOVS	R1, #0
0x3E40	0x9103    STR	R1, [SP, #12]
;usb_core.c, 1457 :: 		
0x3E42	0xF203020C  ADDW	R2, R3, #12
0x3E46	0x1D11    ADDS	R1, R2, #4
0x3E48	0x6809    LDR	R1, [R1, #0]
0x3E4A	0x3108    ADDS	R1, #8
0x3E4C	0x6809    LDR	R1, [R1, #0]
0x3E4E	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1458 :: 		
0x3E50	0xF202010C  ADDW	R1, R2, #12
0x3E54	0x6809    LDR	R1, [R1, #0]
0x3E56	0x6809    LDR	R1, [R1, #0]
0x3E58	0x9102    STR	R1, [SP, #8]
;usb_core.c, 1460 :: 		
0x3E5A	0xE00F    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate99
;usb_core.c, 1462 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate101:
;usb_core.c, 1463 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate102:
;usb_core.c, 1464 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate103:
;usb_core.c, 1465 :: 		
0x3E5C	0x2200    MOVS	R2, #0
0x3E5E	0xF8BD1008  LDRH	R1, [SP, #8]
0x3E62	0xF362010A  BFI	R1, R2, #0, #11
0x3E66	0xF8AD1008  STRH	R1, [SP, #8]
;usb_core.c, 1466 :: 		
0x3E6A	0xE01F    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate100
;usb_core.c, 1467 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate104:
;usb_core.c, 1468 :: 		
0x3E6C	0x2203    MOVS	R2, #3
0x3E6E	0xF8BD1008  LDRH	R1, [SP, #8]
0x3E72	0xF362010A  BFI	R1, R2, #0, #11
0x3E76	0xF8AD1008  STRH	R1, [SP, #8]
;usb_core.c, 1469 :: 		
0x3E7A	0xE017    B	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate100
;usb_core.c, 1470 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate99:
0x3E7C	0xF89D1004  LDRB	R1, [SP, #4]
0x3E80	0xF3C10141  UBFX	R1, R1, #1, #2
0x3E84	0x2900    CMP	R1, #0
0x3E86	0xD0E9    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate101
0x3E88	0xF89D1004  LDRB	R1, [SP, #4]
0x3E8C	0xF3C10141  UBFX	R1, R1, #1, #2
0x3E90	0x2901    CMP	R1, #1
0x3E92	0xD0E3    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate102
0x3E94	0xF89D1004  LDRB	R1, [SP, #4]
0x3E98	0xF3C10141  UBFX	R1, R1, #1, #2
0x3E9C	0x2903    CMP	R1, #3
0x3E9E	0xD0DD    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate103
0x3EA0	0xF89D1004  LDRB	R1, [SP, #4]
0x3EA4	0xF3C10141  UBFX	R1, R1, #1, #2
0x3EA8	0x2902    CMP	R1, #2
0x3EAA	0xD0DF    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate104
L___Lib_USB_32F10x_CL_USB_OTG_EP0Activate100:
;usb_core.c, 1471 :: 		
0x3EAC	0xF203010C  ADDW	R1, R3, #12
0x3EB0	0x310C    ADDS	R1, #12
0x3EB2	0x680A    LDR	R2, [R1, #0]
0x3EB4	0x9902    LDR	R1, [SP, #8]
0x3EB6	0x6011    STR	R1, [R2, #0]
;usb_core.c, 1472 :: 		
0x3EB8	0xF89D100D  LDRB	R1, [SP, #13]
0x3EBC	0xF0410101  ORR	R1, R1, #1
0x3EC0	0xF88D100D  STRB	R1, [SP, #13]
;usb_core.c, 1473 :: 		
0x3EC4	0xF203010C  ADDW	R1, R3, #12
; pdev end address is: 12 (R3)
0x3EC8	0x1D09    ADDS	R1, R1, #4
0x3ECA	0x6809    LDR	R1, [R1, #0]
0x3ECC	0x1D0B    ADDS	R3, R1, #4
0x3ECE	0x681A    LDR	R2, [R3, #0]
0x3ED0	0x9903    LDR	R1, [SP, #12]
0x3ED2	0x43C9    MVN	R1, R1
0x3ED4	0x400A    ANDS	R2, R1
0x3ED6	0x9903    LDR	R1, [SP, #12]
0x3ED8	0xEA420101  ORR	R1, R2, R1, LSL #0
0x3EDC	0x6019    STR	R1, [R3, #0]
;usb_core.c, 1474 :: 		
; status end address is: 0 (R0)
;usb_core.c, 1475 :: 		
L_end_USB_OTG_EP0Activate:
0x3EDE	0xB004    ADD	SP, SP, #16
0x3EE0	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_EP0Activate
__Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed:
;usb_core.c, 1417 :: 		
; pdev start address is: 0 (R0)
0x3EE4	0xB082    SUB	SP, SP, #8
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_core.c, 1420 :: 		
; speed start address is: 8 (R2)
0x3EE6	0x2200    MOVS	R2, #0
;usb_core.c, 1423 :: 		
0x3EE8	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x3EEC	0x1D09    ADDS	R1, R1, #4
0x3EEE	0x6809    LDR	R1, [R1, #0]
0x3EF0	0x3108    ADDS	R1, #8
0x3EF2	0x6809    LDR	R1, [R1, #0]
0x3EF4	0x9101    STR	R1, [SP, #4]
;usb_core.c, 1425 :: 		
0x3EF6	0xE005    B	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed93
; speed end address is: 8 (R2)
;usb_core.c, 1427 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed95:
;usb_core.c, 1428 :: 		
; speed start address is: 0 (R0)
0x3EF8	0x2003    MOVS	R0, #3
;usb_core.c, 1429 :: 		
; speed end address is: 0 (R0)
0x3EFA	0xE01C    B	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed94
;usb_core.c, 1430 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed96:
;usb_core.c, 1431 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed97:
;usb_core.c, 1432 :: 		
; speed start address is: 0 (R0)
0x3EFC	0x2002    MOVS	R0, #2
;usb_core.c, 1433 :: 		
; speed end address is: 0 (R0)
0x3EFE	0xE01A    B	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed94
;usb_core.c, 1435 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed98:
;usb_core.c, 1436 :: 		
; speed start address is: 0 (R0)
0x3F00	0x2001    MOVS	R0, #1
;usb_core.c, 1437 :: 		
; speed end address is: 0 (R0)
0x3F02	0xE018    B	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed94
;usb_core.c, 1438 :: 		
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed93:
; speed start address is: 8 (R2)
0x3F04	0xF89D1004  LDRB	R1, [SP, #4]
0x3F08	0xF3C10141  UBFX	R1, R1, #1, #2
0x3F0C	0x2900    CMP	R1, #0
0x3F0E	0xD0F3    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed95
0x3F10	0xF89D1004  LDRB	R1, [SP, #4]
0x3F14	0xF3C10141  UBFX	R1, R1, #1, #2
0x3F18	0x2901    CMP	R1, #1
0x3F1A	0xD0EF    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed96
0x3F1C	0xF89D1004  LDRB	R1, [SP, #4]
0x3F20	0xF3C10141  UBFX	R1, R1, #1, #2
0x3F24	0x2903    CMP	R1, #3
0x3F26	0xD0E9    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed97
0x3F28	0xF89D1004  LDRB	R1, [SP, #4]
0x3F2C	0xF3C10141  UBFX	R1, R1, #1, #2
0x3F30	0x2902    CMP	R1, #2
0x3F32	0xD0E5    BEQ	L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed98
; speed end address is: 8 (R2)
0x3F34	0xB2D0    UXTB	R0, R2
L___Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed94:
;usb_core.c, 1440 :: 		
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
;usb_core.c, 1441 :: 		
L_end_USB_OTG_GetDeviceSpeed:
0x3F36	0xB002    ADD	SP, SP, #8
0x3F38	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed
__Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR:
;usb_dcd_int.c, 805 :: 		
; pdev start address is: 0 (R0)
0x55F8	0xB083    SUB	SP, SP, #12
0x55FA	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 809 :: 		
0x55FE	0x2100    MOVS	R1, #0
0x5600	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 811 :: 		
0x5602	0x490C    LDR	R1, [PC, #48]
0x5604	0x6809    LDR	R1, [R1, #0]
0x5606	0x311C    ADDS	R1, #28
0x5608	0x6809    LDR	R1, [R1, #0]
0x560A	0x9001    STR	R0, [SP, #4]
0x560C	0x4788    BLX	R1
0x560E	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 814 :: 		
0x5610	0xF89D100A  LDRB	R1, [SP, #10]
0x5614	0xF0410110  ORR	R1, R1, #16
0x5618	0xF88D100A  STRB	R1, [SP, #10]
;usb_dcd_int.c, 815 :: 		
0x561C	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x5620	0x6809    LDR	R1, [R1, #0]
0x5622	0xF2010214  ADDW	R2, R1, #20
0x5626	0x9902    LDR	R1, [SP, #8]
0x5628	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 817 :: 		
0x562A	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 818 :: 		
L_end_DCD_IsoINIncomplete_ISR:
0x562C	0xF8DDE000  LDR	LR, [SP, #0]
0x5630	0xB003    ADD	SP, SP, #12
0x5632	0x4770    BX	LR
0x5634	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR
__Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR:
;usb_dcd_int.c, 826 :: 		
; pdev start address is: 0 (R0)
0x5638	0xB083    SUB	SP, SP, #12
0x563A	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 830 :: 		
0x563E	0x2100    MOVS	R1, #0
0x5640	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 832 :: 		
0x5642	0x490C    LDR	R1, [PC, #48]
0x5644	0x6809    LDR	R1, [R1, #0]
0x5646	0x3120    ADDS	R1, #32
0x5648	0x6809    LDR	R1, [R1, #0]
0x564A	0x9001    STR	R0, [SP, #4]
0x564C	0x4788    BLX	R1
0x564E	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 835 :: 		
0x5650	0xF89D100A  LDRB	R1, [SP, #10]
0x5654	0xF0410120  ORR	R1, R1, #32
0x5658	0xF88D100A  STRB	R1, [SP, #10]
;usb_dcd_int.c, 836 :: 		
0x565C	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x5660	0x6809    LDR	R1, [R1, #0]
0x5662	0xF2010214  ADDW	R2, R1, #20
0x5666	0x9902    LDR	R1, [SP, #8]
0x5668	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 837 :: 		
0x566A	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 838 :: 		
L_end_DCD_IsoOUTIncomplete_ISR:
0x566C	0xF8DDE000  LDR	LR, [SP, #0]
0x5670	0xB003    ADD	SP, SP, #12
0x5672	0x4770    BX	LR
0x5674	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR
__Lib_USB_32F10x_CL_DCD_SessionRequest_ISR:
;usb_dcd_int.c, 304 :: 		
; pdev start address is: 0 (R0)
0x6008	0xB083    SUB	SP, SP, #12
0x600A	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 307 :: 		
0x600E	0x490D    LDR	R1, [PC, #52]
0x6010	0x6809    LDR	R1, [R1, #0]
0x6012	0x3124    ADDS	R1, #36
0x6014	0x6809    LDR	R1, [R1, #0]
0x6016	0x9001    STR	R0, [SP, #4]
0x6018	0x4788    BLX	R1
0x601A	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 310 :: 		
0x601C	0x2100    MOVS	R1, #0
0x601E	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 311 :: 		
0x6020	0xF89D100B  LDRB	R1, [SP, #11]
0x6024	0xF0410140  ORR	R1, R1, #64
0x6028	0xF88D100B  STRB	R1, [SP, #11]
;usb_dcd_int.c, 312 :: 		
0x602C	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x6030	0x6809    LDR	R1, [R1, #0]
0x6032	0xF2010214  ADDW	R2, R1, #20
0x6036	0x9902    LDR	R1, [SP, #8]
0x6038	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 313 :: 		
0x603A	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 314 :: 		
L_end_DCD_SessionRequest_ISR:
0x603C	0xF8DDE000  LDR	LR, [SP, #0]
0x6040	0xB003    ADD	SP, SP, #12
0x6042	0x4770    BX	LR
0x6044	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_SessionRequest_ISR
__Lib_USB_32F10x_CL_DCD_OTG_ISR:
;usb_dcd_int.c, 323 :: 		
; pdev start address is: 0 (R0)
0x61D4	0xB083    SUB	SP, SP, #12
0x61D6	0xF8CDE000  STR	LR, [SP, #0]
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
;usb_dcd_int.c, 328 :: 		
0x61DA	0xF200010C  ADDW	R1, R0, #12
0x61DE	0x6809    LDR	R1, [R1, #0]
0x61E0	0x1D09    ADDS	R1, R1, #4
0x61E2	0x6809    LDR	R1, [R1, #0]
0x61E4	0x9102    STR	R1, [SP, #8]
;usb_dcd_int.c, 330 :: 		
0x61E6	0xF89D2008  LDRB	R2, [SP, #8]
0x61EA	0xF3C20180  UBFX	R1, R2, #2, #1
0x61EE	0xB131    CBZ	R1, L___Lib_USB_32F10x_CL_DCD_OTG_ISR266
;usb_dcd_int.c, 332 :: 		
0x61F0	0x4908    LDR	R1, [PC, #32]
0x61F2	0x6809    LDR	R1, [R1, #0]
0x61F4	0x3128    ADDS	R1, #40
0x61F6	0x6809    LDR	R1, [R1, #0]
0x61F8	0x9001    STR	R0, [SP, #4]
0x61FA	0x4788    BLX	R1
0x61FC	0x9801    LDR	R0, [SP, #4]
;usb_dcd_int.c, 333 :: 		
L___Lib_USB_32F10x_CL_DCD_OTG_ISR266:
;usb_dcd_int.c, 335 :: 		
0x61FE	0xF200010C  ADDW	R1, R0, #12
; pdev end address is: 0 (R0)
0x6202	0x6809    LDR	R1, [R1, #0]
0x6204	0x1D0A    ADDS	R2, R1, #4
0x6206	0x9902    LDR	R1, [SP, #8]
0x6208	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 336 :: 		
0x620A	0x2001    MOVS	R0, #1
;usb_dcd_int.c, 337 :: 		
L_end_DCD_OTG_ISR:
0x620C	0xF8DDE000  LDR	LR, [SP, #0]
0x6210	0xB003    ADD	SP, SP, #12
0x6212	0x4770    BX	LR
0x6214	0x00A42000  	__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of __Lib_USB_32F10x_CL_DCD_OTG_ISR
_check_pressed:
;domaci2.c, 160 :: 		void check_pressed()
0x70C4	0xB081    SUB	SP, SP, #4
0x70C6	0xF8CDE000  STR	LR, [SP, #0]
;domaci2.c, 162 :: 		if (TP_TFT_Press_Detect())
0x70CA	0xF7FEFDEB  BL	_TP_TFT_Press_Detect+0
0x70CE	0xB148    CBZ	R0, L_check_pressed21
;domaci2.c, 164 :: 		if (TP_TFT_Get_Coordinates(&x_coord, &y_coord) == 0)
0x70D0	0x492C    LDR	R1, [PC, #176]
0x70D2	0x482D    LDR	R0, [PC, #180]
0x70D4	0xF7FEFE64  BL	_TP_TFT_Get_Coordinates+0
0x70D8	0xB918    CBNZ	R0, L_check_pressed22
;domaci2.c, 166 :: 		down = 1;
0x70DA	0x2101    MOVS	R1, #1
0x70DC	0xB209    SXTH	R1, R1
0x70DE	0x482B    LDR	R0, [PC, #172]
0x70E0	0x8001    STRH	R1, [R0, #0]
;domaci2.c, 167 :: 		}
L_check_pressed22:
;domaci2.c, 168 :: 		}
0x70E2	0xE04B    B	L_check_pressed23
L_check_pressed21:
;domaci2.c, 171 :: 		else if (down == 1)
0x70E4	0x4829    LDR	R0, [PC, #164]
0x70E6	0xF9B00000  LDRSH	R0, [R0, #0]
0x70EA	0x2801    CMP	R0, #1
0x70EC	0xD146    BNE	L_check_pressed24
;domaci2.c, 173 :: 		down = 0;
0x70EE	0x2100    MOVS	R1, #0
0x70F0	0xB209    SXTH	R1, R1
0x70F2	0x4826    LDR	R0, [PC, #152]
0x70F4	0x8001    STRH	R1, [R0, #0]
;domaci2.c, 174 :: 		if (x_coord > 255)
0x70F6	0x4824    LDR	R0, [PC, #144]
0x70F8	0x8800    LDRH	R0, [R0, #0]
0x70FA	0xF1B00FFF  CMP	R0, #255
0x70FE	0xD919    BLS	L_check_pressed25
;domaci2.c, 176 :: 		pressed[pressed_targets_index++] = 255;
0x7100	0x4A23    LDR	R2, [PC, #140]
0x7102	0xF9B21000  LDRSH	R1, [R2, #0]
0x7106	0x4823    LDR	R0, [PC, #140]
0x7108	0x1841    ADDS	R1, R0, R1
0x710A	0x20FF    MOVS	R0, #255
0x710C	0x7008    STRB	R0, [R1, #0]
0x710E	0x4610    MOV	R0, R2
0x7110	0xF9B00000  LDRSH	R0, [R0, #0]
0x7114	0x1C41    ADDS	R1, R0, #1
0x7116	0xB209    SXTH	R1, R1
0x7118	0x8011    STRH	R1, [R2, #0]
;domaci2.c, 177 :: 		pressed[pressed_targets_index++] = (x_coord & 0x00FF);
0x711A	0x481E    LDR	R0, [PC, #120]
0x711C	0x1841    ADDS	R1, R0, R1
0x711E	0x481A    LDR	R0, [PC, #104]
0x7120	0x8800    LDRH	R0, [R0, #0]
0x7122	0xF00000FF  AND	R0, R0, #255
0x7126	0x7008    STRB	R0, [R1, #0]
0x7128	0x4610    MOV	R0, R2
0x712A	0xF9B00000  LDRSH	R0, [R0, #0]
0x712E	0x1C40    ADDS	R0, R0, #1
0x7130	0x8010    STRH	R0, [R2, #0]
;domaci2.c, 178 :: 		}
0x7132	0xE016    B	L_check_pressed26
L_check_pressed25:
;domaci2.c, 181 :: 		pressed[pressed_targets_index++] = 0;
0x7134	0x4A16    LDR	R2, [PC, #88]
0x7136	0xF9B21000  LDRSH	R1, [R2, #0]
0x713A	0x4816    LDR	R0, [PC, #88]
0x713C	0x1841    ADDS	R1, R0, R1
0x713E	0x2000    MOVS	R0, #0
0x7140	0x7008    STRB	R0, [R1, #0]
0x7142	0x4610    MOV	R0, R2
0x7144	0xF9B00000  LDRSH	R0, [R0, #0]
0x7148	0x1C41    ADDS	R1, R0, #1
0x714A	0xB209    SXTH	R1, R1
0x714C	0x8011    STRH	R1, [R2, #0]
;domaci2.c, 182 :: 		pressed[pressed_targets_index++] = x_coord;
0x714E	0x4811    LDR	R0, [PC, #68]
0x7150	0x1841    ADDS	R1, R0, R1
0x7152	0x480D    LDR	R0, [PC, #52]
0x7154	0x8800    LDRH	R0, [R0, #0]
0x7156	0x7008    STRB	R0, [R1, #0]
0x7158	0x4610    MOV	R0, R2
0x715A	0xF9B00000  LDRSH	R0, [R0, #0]
0x715E	0x1C40    ADDS	R0, R0, #1
0x7160	0x8010    STRH	R0, [R2, #0]
;domaci2.c, 183 :: 		}
L_check_pressed26:
;domaci2.c, 184 :: 		pressed[pressed_targets_index++] = y_coord;
0x7162	0x4A0B    LDR	R2, [PC, #44]
0x7164	0xF9B21000  LDRSH	R1, [R2, #0]
0x7168	0x480A    LDR	R0, [PC, #40]
0x716A	0x1841    ADDS	R1, R0, R1
0x716C	0x4805    LDR	R0, [PC, #20]
0x716E	0x8800    LDRH	R0, [R0, #0]
0x7170	0x7008    STRB	R0, [R1, #0]
0x7172	0x4610    MOV	R0, R2
0x7174	0xF9B00000  LDRSH	R0, [R0, #0]
0x7178	0x1C40    ADDS	R0, R0, #1
0x717A	0x8010    STRH	R0, [R2, #0]
;domaci2.c, 186 :: 		}
L_check_pressed24:
L_check_pressed23:
;domaci2.c, 187 :: 		}
L_end_check_pressed:
0x717C	0xF8DDE000  LDR	LR, [SP, #0]
0x7180	0xB001    ADD	SP, SP, #4
0x7182	0x4770    BX	LR
0x7184	0x01202000  	_y_coord+0
0x7188	0x011A2000  	_x_coord+0
0x718C	0x00002000  	_down+0
0x7190	0x00022000  	_pressed_targets_index+0
0x7194	0x01222000  	_pressed+0
; end of _check_pressed
_TP_TFT_Press_Detect:
;__Lib_TouchPanel_TFT.c, 116 :: 		
0x5CA4	0xB082    SUB	SP, SP, #8
0x5CA6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 121 :: 		
0x5CAA	0x2100    MOVS	R1, #0
0x5CAC	0xB249    SXTB	R1, R1
0x5CAE	0x4819    LDR	R0, [PC, #100]
0x5CB0	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 122 :: 		
0x5CB2	0x4819    LDR	R0, [PC, #100]
0x5CB4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 124 :: 		
0x5CB6	0xF7FEF8AB  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 126 :: 		
0x5CBA	0x4818    LDR	R0, [PC, #96]
0x5CBC	0x7804    LDRB	R4, [R0, #0]
0x5CBE	0xB2A0    UXTH	R0, R4
0x5CC0	0x4C17    LDR	R4, [PC, #92]
0x5CC2	0x6824    LDR	R4, [R4, #0]
0x5CC4	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 127 :: 		
0x5CC6	0x4917    LDR	R1, [PC, #92]
0x5CC8	0xF9B11000  LDRSH	R1, [R1, #0]
0x5CCC	0xB200    SXTH	R0, R0
0x5CCE	0x4288    CMP	R0, R1
0x5CD0	0xF2400000  MOVW	R0, #0
0x5CD4	0xDD00    BLE	L__TP_TFT_Press_Detect42
0x5CD6	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect42:
; result start address is: 8 (R2)
0x5CD8	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 129 :: 		
0x5CDA	0xF7FEF899  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 131 :: 		
0x5CDE	0x480F    LDR	R0, [PC, #60]
0x5CE0	0x7804    LDRB	R4, [R0, #0]
0x5CE2	0xF88D2004  STRB	R2, [SP, #4]
0x5CE6	0xB2A0    UXTH	R0, R4
0x5CE8	0x4C0D    LDR	R4, [PC, #52]
0x5CEA	0x6824    LDR	R4, [R4, #0]
0x5CEC	0x47A0    BLX	R4
0x5CEE	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 132 :: 		
0x5CF2	0x490C    LDR	R1, [PC, #48]
0x5CF4	0xF9B11000  LDRSH	R1, [R1, #0]
0x5CF8	0xB200    SXTH	R0, R0
0x5CFA	0x4288    CMP	R0, R1
0x5CFC	0xF2400000  MOVW	R0, #0
0x5D00	0xDD00    BLE	L__TP_TFT_Press_Detect43
0x5D02	0x2001    MOVS	R0, #1
L__TP_TFT_Press_Detect43:
0x5D04	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 133 :: 		
0x5D08	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 134 :: 		
L_end_TP_TFT_Press_Detect:
0x5D0A	0xF8DDE000  LDR	LR, [SP, #0]
0x5D0E	0xB002    ADD	SP, SP, #8
0x5D10	0x4770    BX	LR
0x5D12	0xBF00    NOP
0x5D14	0x81A04221  	DriveX_Right+0
0x5D18	0x81A44221  	DriveY_Up+0
0x5D1C	0x03372000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x5D20	0x02F42000  	_ADC_Get_Sample_Ptr+0
0x5D24	0x03442000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Press_Detect
__Lib_TouchPanel_TFT_Delay_300us:
;__Lib_TouchPanel_TFT.c, 22 :: 		
0x3E10	0xB081    SUB	SP, SP, #4
0x3E12	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 23 :: 		
0x3E16	0xF7FEFA83  BL	_Delay_50us+0
0x3E1A	0xF7FEFA81  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 24 :: 		
0x3E1E	0xF7FEFA7F  BL	_Delay_50us+0
0x3E22	0xF7FEFA7D  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 25 :: 		
0x3E26	0xF7FEFA7B  BL	_Delay_50us+0
0x3E2A	0xF7FEFA79  BL	_Delay_50us+0
;__Lib_TouchPanel_TFT.c, 26 :: 		
L_end_Delay_300us:
0x3E2E	0xF8DDE000  LDR	LR, [SP, #0]
0x3E32	0xB001    ADD	SP, SP, #4
0x3E34	0x4770    BX	LR
; end of __Lib_TouchPanel_TFT_Delay_300us
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x2320	0xF2402757  MOVW	R7, #599
0x2324	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x2328	0x1E7F    SUBS	R7, R7, #1
0x232A	0xD1FD    BNE	L_Delay_50us6
0x232C	0xBF00    NOP
0x232E	0xBF00    NOP
0x2330	0xBF00    NOP
0x2332	0xBF00    NOP
0x2334	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x2336	0x4770    BX	LR
; end of _Delay_50us
_TP_TFT_Get_Coordinates:
;__Lib_TouchPanel_TFT.c, 136 :: 		
; y_coordinate start address is: 4 (R1)
; x_coordinate start address is: 0 (R0)
0x5DA0	0xB084    SUB	SP, SP, #16
0x5DA2	0xF8CDE000  STR	LR, [SP, #0]
0x5DA6	0x4688    MOV	R8, R1
0x5DA8	0x4601    MOV	R1, R0
; y_coordinate end address is: 4 (R1)
; x_coordinate end address is: 0 (R0)
; x_coordinate start address is: 4 (R1)
; y_coordinate start address is: 32 (R8)
;__Lib_TouchPanel_TFT.c, 141 :: 		
0x5DAA	0xF8CD8004  STR	R8, [SP, #4]
0x5DAE	0x9102    STR	R1, [SP, #8]
0x5DB0	0xF7FEFBFA  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX+0
0x5DB4	0x9902    LDR	R1, [SP, #8]
0x5DB6	0xF8DD8004  LDR	R8, [SP, #4]
0x5DBA	0x4A7C    LDR	R2, [PC, #496]
0x5DBC	0x8812    LDRH	R2, [R2, #0]
0x5DBE	0x1A82    SUB	R2, R0, R2
; x_coord_int start address is: 16 (R4)
0x5DC0	0xB214    SXTH	R4, R2
;__Lib_TouchPanel_TFT.c, 142 :: 		
0x5DC2	0xF8AD4004  STRH	R4, [SP, #4]
0x5DC6	0xF8CD8008  STR	R8, [SP, #8]
0x5DCA	0x9103    STR	R1, [SP, #12]
0x5DCC	0xF7FEFC0C  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY+0
0x5DD0	0x9903    LDR	R1, [SP, #12]
0x5DD2	0xF8DD8008  LDR	R8, [SP, #8]
0x5DD6	0xF9BD4004  LDRSH	R4, [SP, #4]
0x5DDA	0x4A75    LDR	R2, [PC, #468]
0x5DDC	0x8812    LDRH	R2, [R2, #0]
0x5DDE	0x1A80    SUB	R0, R0, R2
0x5DE0	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 144 :: 		
0x5DE2	0x4A74    LDR	R2, [PC, #464]
0x5DE4	0x7812    LDRB	R2, [R2, #0]
0x5DE6	0x2A01    CMP	R2, #1
0x5DE8	0xF0408050  BNE	L_TP_TFT_Get_Coordinates0
;__Lib_TouchPanel_TFT.c, 145 :: 		
0x5DEC	0x4A72    LDR	R2, [PC, #456]
0x5DEE	0x8813    LDRH	R3, [R2, #0]
0x5DF0	0x4A72    LDR	R2, [PC, #456]
0x5DF2	0x8812    LDRH	R2, [R2, #0]
0x5DF4	0x429A    CMP	R2, R3
0x5DF6	0xD91E    BLS	L_TP_TFT_Get_Coordinates1
;__Lib_TouchPanel_TFT.c, 146 :: 		
; tmp start address is: 20 (R5)
0x5DF8	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 147 :: 		
0x5DFA	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x5DFC	0x4A6E    LDR	R2, [PC, #440]
0x5DFE	0x8812    LDRH	R2, [R2, #0]
0x5E00	0xFB03F402  MUL	R4, R3, R2
0x5E04	0x4A69    LDR	R2, [PC, #420]
0x5E06	0x8813    LDRH	R3, [R2, #0]
0x5E08	0x4A6D    LDR	R2, [PC, #436]
0x5E0A	0x8812    LDRH	R2, [R2, #0]
0x5E0C	0x1AD2    SUB	R2, R2, R3
0x5E0E	0xB292    UXTH	R2, R2
0x5E10	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x5E14	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 148 :: 		
0x5E16	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x5E18	0x4A68    LDR	R2, [PC, #416]
0x5E1A	0x8812    LDRH	R2, [R2, #0]
0x5E1C	0xFB03F402  MUL	R4, R3, R2
0x5E20	0x4A63    LDR	R2, [PC, #396]
0x5E22	0x8813    LDRH	R3, [R2, #0]
0x5E24	0x4A67    LDR	R2, [PC, #412]
0x5E26	0x8812    LDRH	R2, [R2, #0]
0x5E28	0x1AD2    SUB	R2, R2, R3
0x5E2A	0xB292    UXTH	R2, R2
0x5E2C	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 8 (R2)
0x5E30	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 149 :: 		
0x5E32	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
0x5E34	0xE029    B	L_TP_TFT_Get_Coordinates2
L_TP_TFT_Get_Coordinates1:
;__Lib_TouchPanel_TFT.c, 150 :: 		
; x_coord_int start address is: 16 (R4)
0x5E36	0x4A61    LDR	R2, [PC, #388]
0x5E38	0x8813    LDRH	R3, [R2, #0]
0x5E3A	0x4A5F    LDR	R2, [PC, #380]
0x5E3C	0x8812    LDRH	R2, [R2, #0]
0x5E3E	0x429A    CMP	R2, R3
0x5E40	0xD921    BLS	L__TP_TFT_Get_Coordinates32
;__Lib_TouchPanel_TFT.c, 151 :: 		
0x5E42	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x5E44	0x4E5D    LDR	R6, [PC, #372]
0x5E46	0x8832    LDRH	R2, [R6, #0]
0x5E48	0xFB03F402  MUL	R4, R3, R2
0x5E4C	0x4A57    LDR	R2, [PC, #348]
0x5E4E	0x8813    LDRH	R3, [R2, #0]
0x5E50	0x4A5B    LDR	R2, [PC, #364]
0x5E52	0x8812    LDRH	R2, [R2, #0]
0x5E54	0x1AD2    SUB	R2, R2, R3
0x5E56	0xB292    UXTH	R2, R2
0x5E58	0xFB94F5F2  SDIV	R5, R4, R2
;__Lib_TouchPanel_TFT.c, 152 :: 		
0x5E5C	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x5E5E	0x4A56    LDR	R2, [PC, #344]
0x5E60	0x8812    LDRH	R2, [R2, #0]
0x5E62	0xFB03F402  MUL	R4, R3, R2
0x5E66	0x4A52    LDR	R2, [PC, #328]
0x5E68	0x8813    LDRH	R3, [R2, #0]
0x5E6A	0x4A56    LDR	R2, [PC, #344]
0x5E6C	0x8812    LDRH	R2, [R2, #0]
0x5E6E	0x1AD2    SUB	R2, R2, R3
0x5E70	0xB292    UXTH	R2, R2
0x5E72	0xFB94F2F2  SDIV	R2, R4, R2
; y_coord_int start address is: 0 (R0)
0x5E76	0xB210    SXTH	R0, R2
;__Lib_TouchPanel_TFT.c, 153 :: 		
0x5E78	0xB2AB    UXTH	R3, R5
0x5E7A	0x4632    MOV	R2, R6
0x5E7C	0x8812    LDRH	R2, [R2, #0]
0x5E7E	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 12 (R3)
0x5E80	0xB213    SXTH	R3, R2
; x_coord_int end address is: 12 (R3)
; y_coord_int end address is: 0 (R0)
0x5E82	0xB21A    SXTH	R2, R3
;__Lib_TouchPanel_TFT.c, 154 :: 		
0x5E84	0xE000    B	L_TP_TFT_Get_Coordinates3
L__TP_TFT_Get_Coordinates32:
;__Lib_TouchPanel_TFT.c, 150 :: 		
0x5E86	0xB222    SXTH	R2, R4
;__Lib_TouchPanel_TFT.c, 154 :: 		
L_TP_TFT_Get_Coordinates3:
; x_coord_int start address is: 8 (R2)
; y_coord_int start address is: 0 (R0)
0x5E88	0xB216    SXTH	R6, R2
; x_coord_int end address is: 8 (R2)
; y_coord_int end address is: 0 (R0)
L_TP_TFT_Get_Coordinates2:
;__Lib_TouchPanel_TFT.c, 155 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
; x_coord_int end address is: 24 (R6)
0x5E8A	0xE058    B	L_TP_TFT_Get_Coordinates4
L_TP_TFT_Get_Coordinates0:
;__Lib_TouchPanel_TFT.c, 157 :: 		
; x_coord_int start address is: 16 (R4)
0x5E8C	0x4A4A    LDR	R2, [PC, #296]
0x5E8E	0x8813    LDRH	R3, [R2, #0]
0x5E90	0x4A4A    LDR	R2, [PC, #296]
0x5E92	0x8812    LDRH	R2, [R2, #0]
0x5E94	0x429A    CMP	R2, R3
0x5E96	0xD926    BLS	L_TP_TFT_Get_Coordinates5
;__Lib_TouchPanel_TFT.c, 158 :: 		
; tmp start address is: 20 (R5)
0x5E98	0xB205    SXTH	R5, R0
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 159 :: 		
0x5E9A	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x5E9C	0x4F46    LDR	R7, [PC, #280]
0x5E9E	0x883A    LDRH	R2, [R7, #0]
0x5EA0	0xFB03F402  MUL	R4, R3, R2
0x5EA4	0x4A41    LDR	R2, [PC, #260]
0x5EA6	0x8813    LDRH	R3, [R2, #0]
0x5EA8	0x4A45    LDR	R2, [PC, #276]
0x5EAA	0x8812    LDRH	R2, [R2, #0]
0x5EAC	0x1AD2    SUB	R2, R2, R3
0x5EAE	0xB292    UXTH	R2, R2
0x5EB0	0xFB94F6F2  SDIV	R6, R4, R2
;__Lib_TouchPanel_TFT.c, 160 :: 		
0x5EB4	0xB22B    SXTH	R3, R5
; tmp end address is: 20 (R5)
0x5EB6	0x4D41    LDR	R5, [PC, #260]
0x5EB8	0x882A    LDRH	R2, [R5, #0]
0x5EBA	0xFB03F402  MUL	R4, R3, R2
0x5EBE	0x4A3C    LDR	R2, [PC, #240]
0x5EC0	0x8813    LDRH	R3, [R2, #0]
0x5EC2	0x4A40    LDR	R2, [PC, #256]
0x5EC4	0x8812    LDRH	R2, [R2, #0]
0x5EC6	0x1AD2    SUB	R2, R2, R3
0x5EC8	0xB292    UXTH	R2, R2
0x5ECA	0xFB94F4F2  SDIV	R4, R4, R2
;__Lib_TouchPanel_TFT.c, 161 :: 		
0x5ECE	0xB2B3    UXTH	R3, R6
0x5ED0	0x463A    MOV	R2, R7
0x5ED2	0x8812    LDRH	R2, [R2, #0]
0x5ED4	0x1AD0    SUB	R0, R2, R3
0x5ED6	0xB200    SXTH	R0, R0
; y_coord_int start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 162 :: 		
0x5ED8	0xB2A3    UXTH	R3, R4
0x5EDA	0x462A    MOV	R2, R5
0x5EDC	0x8812    LDRH	R2, [R2, #0]
0x5EDE	0x1AD2    SUB	R2, R2, R3
; x_coord_int start address is: 8 (R2)
0x5EE0	0xB212    SXTH	R2, R2
;__Lib_TouchPanel_TFT.c, 163 :: 		
; x_coord_int end address is: 8 (R2)
0x5EE2	0xB216    SXTH	R6, R2
0x5EE4	0xE02B    B	L_TP_TFT_Get_Coordinates6
L_TP_TFT_Get_Coordinates5:
; x_coord_int start address is: 16 (R4)
0x5EE6	0x4A35    LDR	R2, [PC, #212]
0x5EE8	0x8813    LDRH	R3, [R2, #0]
0x5EEA	0x4A33    LDR	R2, [PC, #204]
0x5EEC	0x8812    LDRH	R2, [R2, #0]
0x5EEE	0x429A    CMP	R2, R3
0x5EF0	0xD921    BLS	L__TP_TFT_Get_Coordinates33
;__Lib_TouchPanel_TFT.c, 164 :: 		
0x5EF2	0xB223    SXTH	R3, R4
; x_coord_int end address is: 16 (R4)
0x5EF4	0x4A31    LDR	R2, [PC, #196]
0x5EF6	0x8812    LDRH	R2, [R2, #0]
0x5EF8	0xFB03F402  MUL	R4, R3, R2
0x5EFC	0x4A2B    LDR	R2, [PC, #172]
0x5EFE	0x8813    LDRH	R3, [R2, #0]
0x5F00	0x4A2F    LDR	R2, [PC, #188]
0x5F02	0x8812    LDRH	R2, [R2, #0]
0x5F04	0x1AD2    SUB	R2, R2, R3
0x5F06	0xB292    UXTH	R2, R2
0x5F08	0xFB94F2F2  SDIV	R2, R4, R2
; x_coord_int start address is: 24 (R6)
0x5F0C	0xB216    SXTH	R6, R2
;__Lib_TouchPanel_TFT.c, 165 :: 		
0x5F0E	0xB203    SXTH	R3, R0
; y_coord_int end address is: 0 (R0)
0x5F10	0x4D29    LDR	R5, [PC, #164]
0x5F12	0x882A    LDRH	R2, [R5, #0]
0x5F14	0xFB03F402  MUL	R4, R3, R2
0x5F18	0x4A25    LDR	R2, [PC, #148]
0x5F1A	0x8813    LDRH	R3, [R2, #0]
0x5F1C	0x4A29    LDR	R2, [PC, #164]
0x5F1E	0x8812    LDRH	R2, [R2, #0]
0x5F20	0x1AD2    SUB	R2, R2, R3
0x5F22	0xB292    UXTH	R2, R2
0x5F24	0xFB94F3F2  SDIV	R3, R4, R2
0x5F28	0x462A    MOV	R2, R5
0x5F2A	0x8812    LDRH	R2, [R2, #0]
0x5F2C	0x1AD2    SUB	R2, R2, R3
; y_coord_int start address is: 0 (R0)
0x5F2E	0xB210    SXTH	R0, R2
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
0x5F30	0xB202    SXTH	R2, R0
0x5F32	0xB230    SXTH	R0, R6
;__Lib_TouchPanel_TFT.c, 166 :: 		
0x5F34	0xE001    B	L_TP_TFT_Get_Coordinates7
L__TP_TFT_Get_Coordinates33:
;__Lib_TouchPanel_TFT.c, 163 :: 		
0x5F36	0xB202    SXTH	R2, R0
0x5F38	0xB220    SXTH	R0, R4
;__Lib_TouchPanel_TFT.c, 166 :: 		
L_TP_TFT_Get_Coordinates7:
; y_coord_int start address is: 8 (R2)
; x_coord_int start address is: 0 (R0)
0x5F3A	0xB206    SXTH	R6, R0
; y_coord_int end address is: 8 (R2)
; x_coord_int end address is: 0 (R0)
0x5F3C	0xB210    SXTH	R0, R2
L_TP_TFT_Get_Coordinates6:
;__Lib_TouchPanel_TFT.c, 167 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L_TP_TFT_Get_Coordinates4:
;__Lib_TouchPanel_TFT.c, 168 :: 		
; y_coord_int start address is: 0 (R0)
; x_coord_int start address is: 24 (R6)
0x5F3E	0x2E00    CMP	R6, #0
0x5F40	0xDB04    BLT	L__TP_TFT_Get_Coordinates25
0x5F42	0x4A1E    LDR	R2, [PC, #120]
0x5F44	0x8812    LDRH	R2, [R2, #0]
0x5F46	0x4296    CMP	R6, R2
0x5F48	0xD200    BCS	L__TP_TFT_Get_Coordinates24
0x5F4A	0xE001    B	L_TP_TFT_Get_Coordinates10
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates25:
L__TP_TFT_Get_Coordinates24:
;__Lib_TouchPanel_TFT.c, 169 :: 		
0x5F4C	0x2001    MOVS	R0, #1
0x5F4E	0xE028    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates10:
;__Lib_TouchPanel_TFT.c, 170 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x5F50	0x2800    CMP	R0, #0
0x5F52	0xDB04    BLT	L__TP_TFT_Get_Coordinates27
0x5F54	0x4A18    LDR	R2, [PC, #96]
0x5F56	0x8812    LDRH	R2, [R2, #0]
0x5F58	0x4290    CMP	R0, R2
0x5F5A	0xD200    BCS	L__TP_TFT_Get_Coordinates26
0x5F5C	0xE001    B	L_TP_TFT_Get_Coordinates13
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
L__TP_TFT_Get_Coordinates27:
L__TP_TFT_Get_Coordinates26:
;__Lib_TouchPanel_TFT.c, 171 :: 		
0x5F5E	0x2001    MOVS	R0, #1
0x5F60	0xE01F    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates13:
;__Lib_TouchPanel_TFT.c, 175 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x5F62	0x4D19    LDR	R5, [PC, #100]
0x5F64	0x882A    LDRH	R2, [R5, #0]
0x5F66	0x1AB4    SUB	R4, R6, R2
; x_coord_diff start address is: 28 (R7)
0x5F68	0xB227    SXTH	R7, R4
;__Lib_TouchPanel_TFT.c, 176 :: 		
0x5F6A	0x4B18    LDR	R3, [PC, #96]
0x5F6C	0x881A    LDRH	R2, [R3, #0]
0x5F6E	0x1A82    SUB	R2, R0, R2
; y_coord_diff start address is: 36 (R9)
0x5F70	0xFA0FF982  SXTH	R9, R2
;__Lib_TouchPanel_TFT.c, 177 :: 		
0x5F74	0x802E    STRH	R6, [R5, #0]
;__Lib_TouchPanel_TFT.c, 178 :: 		
0x5F76	0x8018    STRH	R0, [R3, #0]
;__Lib_TouchPanel_TFT.c, 181 :: 		
0x5F78	0xB222    SXTH	R2, R4
0x5F7A	0x2A05    CMP	R2, #5
0x5F7C	0xDC0B    BGT	L__TP_TFT_Get_Coordinates31
0x5F7E	0xF1B90F05  CMP	R9, #5
0x5F82	0xDC08    BGT	L__TP_TFT_Get_Coordinates30
;__Lib_TouchPanel_TFT.c, 182 :: 		
0x5F84	0xF06F0204  MVN	R2, #4
0x5F88	0x4297    CMP	R7, R2
0x5F8A	0xDB04    BLT	L__TP_TFT_Get_Coordinates29
; x_coord_diff end address is: 28 (R7)
0x5F8C	0xF06F0204  MVN	R2, #4
0x5F90	0x4591    CMP	R9, R2
0x5F92	0xDB00    BLT	L__TP_TFT_Get_Coordinates28
; y_coord_diff end address is: 36 (R9)
0x5F94	0xE001    B	L_TP_TFT_Get_Coordinates16
; x_coordinate end address is: 4 (R1)
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 181 :: 		
L__TP_TFT_Get_Coordinates31:
L__TP_TFT_Get_Coordinates30:
;__Lib_TouchPanel_TFT.c, 182 :: 		
L__TP_TFT_Get_Coordinates29:
L__TP_TFT_Get_Coordinates28:
;__Lib_TouchPanel_TFT.c, 183 :: 		
0x5F96	0x2001    MOVS	R0, #1
0x5F98	0xE003    B	L_end_TP_TFT_Get_Coordinates
L_TP_TFT_Get_Coordinates16:
;__Lib_TouchPanel_TFT.c, 185 :: 		
; x_coord_int start address is: 24 (R6)
; y_coord_int start address is: 0 (R0)
; y_coordinate start address is: 32 (R8)
; x_coordinate start address is: 4 (R1)
0x5F9A	0x800E    STRH	R6, [R1, #0]
; x_coordinate end address is: 4 (R1)
; x_coord_int end address is: 24 (R6)
;__Lib_TouchPanel_TFT.c, 186 :: 		
0x5F9C	0xF8A80000  STRH	R0, [R8, #0]
; y_coordinate end address is: 32 (R8)
; y_coord_int end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 187 :: 		
0x5FA0	0x2000    MOVS	R0, #0
;__Lib_TouchPanel_TFT.c, 188 :: 		
L_end_TP_TFT_Get_Coordinates:
0x5FA2	0xF8DDE000  LDR	LR, [SP, #0]
0x5FA6	0xB004    ADD	SP, SP, #16
0x5FA8	0x4770    BX	LR
0x5FAA	0xBF00    NOP
0x5FAC	0x03482000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x5FB0	0x034A2000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
0x5FB4	0x00542000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
0x5FB8	0x034E2000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x5FBC	0x034C2000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x5FC0	0x03502000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x5FC4	0x03522000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
0x5FC8	0x03542000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x5FCC	0x03562000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Get_Coordinates
__Lib_TouchPanel_TFT_TP_TFT_GetX:
;__Lib_TouchPanel_TFT.c, 92 :: 		
0x45A8	0xB081    SUB	SP, SP, #4
0x45AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 95 :: 		
0x45AE	0x2101    MOVS	R1, #1
0x45B0	0xB249    SXTB	R1, R1
0x45B2	0x4809    LDR	R0, [PC, #36]
0x45B4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 96 :: 		
0x45B6	0x2100    MOVS	R1, #0
0x45B8	0xB249    SXTB	R1, R1
0x45BA	0x4808    LDR	R0, [PC, #32]
0x45BC	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 98 :: 		
0x45BE	0xF7FFFC27  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 100 :: 		
0x45C2	0x4807    LDR	R0, [PC, #28]
0x45C4	0x7804    LDRB	R4, [R0, #0]
0x45C6	0xB2A0    UXTH	R0, R4
0x45C8	0x4C06    LDR	R4, [PC, #24]
0x45CA	0x6824    LDR	R4, [R4, #0]
0x45CC	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 101 :: 		
;__Lib_TouchPanel_TFT.c, 102 :: 		
L_end_TP_TFT_GetX:
0x45CE	0xF8DDE000  LDR	LR, [SP, #0]
0x45D2	0xB001    ADD	SP, SP, #4
0x45D4	0x4770    BX	LR
0x45D6	0xBF00    NOP
0x45D8	0x81A04221  	DriveX_Right+0
0x45DC	0x81A44221  	DriveY_Up+0
0x45E0	0x03462000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x45E4	0x02F42000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX
__Lib_TouchPanel_TFT_TP_TFT_GetY:
;__Lib_TouchPanel_TFT.c, 104 :: 		
0x45E8	0xB081    SUB	SP, SP, #4
0x45EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 107 :: 		
0x45EE	0x2100    MOVS	R1, #0
0x45F0	0xB249    SXTB	R1, R1
0x45F2	0x4809    LDR	R0, [PC, #36]
0x45F4	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 108 :: 		
0x45F6	0x2101    MOVS	R1, #1
0x45F8	0xB249    SXTB	R1, R1
0x45FA	0x4808    LDR	R0, [PC, #32]
0x45FC	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 110 :: 		
0x45FE	0xF7FFFC07  BL	__Lib_TouchPanel_TFT_Delay_300us+0
;__Lib_TouchPanel_TFT.c, 112 :: 		
0x4602	0x4807    LDR	R0, [PC, #28]
0x4604	0x7804    LDRB	R4, [R0, #0]
0x4606	0xB2A0    UXTH	R0, R4
0x4608	0x4C06    LDR	R4, [PC, #24]
0x460A	0x6824    LDR	R4, [R4, #0]
0x460C	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 113 :: 		
;__Lib_TouchPanel_TFT.c, 114 :: 		
L_end_TP_TFT_GetY:
0x460E	0xF8DDE000  LDR	LR, [SP, #0]
0x4612	0xB001    ADD	SP, SP, #4
0x4614	0x4770    BX	LR
0x4616	0xBF00    NOP
0x4618	0x81A04221  	DriveX_Right+0
0x461C	0x81A44221  	DriveY_Up+0
0x4620	0x03372000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x4624	0x02F42000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x7368	0xB081    SUB	SP, SP, #4
0x736A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x736E	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x7370	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x7372	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x7374	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x7376	0xF64B3080  MOVW	R0, #48000
0x737A	0x4281    CMP	R1, R0
0x737C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x737E	0x4846    LDR	R0, [PC, #280]
0x7380	0x6800    LDR	R0, [R0, #0]
0x7382	0xF0400102  ORR	R1, R0, #2
0x7386	0x4844    LDR	R0, [PC, #272]
0x7388	0x6001    STR	R1, [R0, #0]
0x738A	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x738C	0xF64550C0  MOVW	R0, #24000
0x7390	0x4281    CMP	R1, R0
0x7392	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x7394	0x4840    LDR	R0, [PC, #256]
0x7396	0x6800    LDR	R0, [R0, #0]
0x7398	0xF0400101  ORR	R1, R0, #1
0x739C	0x483E    LDR	R0, [PC, #248]
0x739E	0x6001    STR	R1, [R0, #0]
0x73A0	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x73A2	0x483D    LDR	R0, [PC, #244]
0x73A4	0x6801    LDR	R1, [R0, #0]
0x73A6	0xF06F0007  MVN	R0, #7
0x73AA	0x4001    ANDS	R1, R0
0x73AC	0x483A    LDR	R0, [PC, #232]
0x73AE	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x73B0	0xF7FFFD48  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x73B4	0x4839    LDR	R0, [PC, #228]
0x73B6	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x73B8	0x4839    LDR	R0, [PC, #228]
0x73BA	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x73BC	0x4839    LDR	R0, [PC, #228]
0x73BE	0xEA020100  AND	R1, R2, R0, LSL #0
0x73C2	0x4839    LDR	R0, [PC, #228]
0x73C4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x73C6	0xF0020001  AND	R0, R2, #1
0x73CA	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x73CC	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x73CE	0x4836    LDR	R0, [PC, #216]
0x73D0	0x6800    LDR	R0, [R0, #0]
0x73D2	0xF0000002  AND	R0, R0, #2
0x73D6	0x2800    CMP	R0, #0
0x73D8	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x73DA	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x73DC	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x73DE	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x73E0	0xF4023080  AND	R0, R2, #65536
0x73E4	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x73E6	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x73E8	0x482F    LDR	R0, [PC, #188]
0x73EA	0x6800    LDR	R0, [R0, #0]
0x73EC	0xF4003000  AND	R0, R0, #131072
0x73F0	0x2800    CMP	R0, #0
0x73F2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x73F4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x73F6	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x73F8	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x73FA	0xF0025080  AND	R0, R2, #268435456
0x73FE	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x7400	0x4829    LDR	R0, [PC, #164]
0x7402	0x6800    LDR	R0, [R0, #0]
0x7404	0xF0405180  ORR	R1, R0, #268435456
0x7408	0x4827    LDR	R0, [PC, #156]
0x740A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x740C	0x4826    LDR	R0, [PC, #152]
0x740E	0x6800    LDR	R0, [R0, #0]
0x7410	0xF0005000  AND	R0, R0, #536870912
0x7414	0x2800    CMP	R0, #0
0x7416	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x7418	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x741A	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x741C	0xF0026080  AND	R0, R2, #67108864
0x7420	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x7422	0x4821    LDR	R0, [PC, #132]
0x7424	0x6800    LDR	R0, [R0, #0]
0x7426	0xF0406180  ORR	R1, R0, #67108864
0x742A	0x481F    LDR	R0, [PC, #124]
0x742C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x742E	0x4611    MOV	R1, R2
0x7430	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x7432	0x481D    LDR	R0, [PC, #116]
0x7434	0x6800    LDR	R0, [R0, #0]
0x7436	0xF0006000  AND	R0, R0, #134217728
0x743A	0x2800    CMP	R0, #0
0x743C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x743E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x7440	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x7442	0x4611    MOV	R1, R2
0x7444	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x7446	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x744A	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x744C	0x4816    LDR	R0, [PC, #88]
0x744E	0x6800    LDR	R0, [R0, #0]
0x7450	0xF0407180  ORR	R1, R0, #16777216
0x7454	0x4814    LDR	R0, [PC, #80]
0x7456	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x7458	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x745A	0x4813    LDR	R0, [PC, #76]
0x745C	0x6800    LDR	R0, [R0, #0]
0x745E	0xF0007000  AND	R0, R0, #33554432
0x7462	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x7464	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x7466	0x460A    MOV	R2, R1
0x7468	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x746A	0x480C    LDR	R0, [PC, #48]
0x746C	0x6800    LDR	R0, [R0, #0]
0x746E	0xF000010C  AND	R1, R0, #12
0x7472	0x0090    LSLS	R0, R2, #2
0x7474	0xF000000C  AND	R0, R0, #12
0x7478	0x4281    CMP	R1, R0
0x747A	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x747C	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x747E	0xF8DDE000  LDR	LR, [SP, #0]
0x7482	0xB001    ADD	SP, SP, #4
0x7484	0x4770    BX	LR
0x7486	0xBF00    NOP
0x7488	0x00811501  	#352387201
0x748C	0x8402091D  	#152929282
0x7490	0xF6440001  	#128580
0x7494	0x19400001  	#72000
0x7498	0x20004002  	FLASH_ACR+0
0x749C	0x10044002  	RCC_CFGR+0
0x74A0	0x102C4002  	RCC_CFGR2+0
0x74A4	0xFFFF000F  	#1048575
0x74A8	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x6E44	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x6E46	0x4815    LDR	R0, [PC, #84]
0x6E48	0x6800    LDR	R0, [R0, #0]
0x6E4A	0xF0400101  ORR	R1, R0, #1
0x6E4E	0x4813    LDR	R0, [PC, #76]
0x6E50	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x6E52	0x4913    LDR	R1, [PC, #76]
0x6E54	0x4813    LDR	R0, [PC, #76]
0x6E56	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x6E58	0x4810    LDR	R0, [PC, #64]
0x6E5A	0x6801    LDR	R1, [R0, #0]
0x6E5C	0x4812    LDR	R0, [PC, #72]
0x6E5E	0x4001    ANDS	R1, R0
0x6E60	0x480E    LDR	R0, [PC, #56]
0x6E62	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x6E64	0x480D    LDR	R0, [PC, #52]
0x6E66	0x6801    LDR	R1, [R0, #0]
0x6E68	0xF46F2080  MVN	R0, #262144
0x6E6C	0x4001    ANDS	R1, R0
0x6E6E	0x480B    LDR	R0, [PC, #44]
0x6E70	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x6E72	0x480C    LDR	R0, [PC, #48]
0x6E74	0x6801    LDR	R1, [R0, #0]
0x6E76	0xF46F00FE  MVN	R0, #8323072
0x6E7A	0x4001    ANDS	R1, R0
0x6E7C	0x4809    LDR	R0, [PC, #36]
0x6E7E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x6E80	0x4806    LDR	R0, [PC, #24]
0x6E82	0x6801    LDR	R1, [R0, #0]
0x6E84	0xF06F50A0  MVN	R0, #335544320
0x6E88	0x4001    ANDS	R1, R0
0x6E8A	0x4804    LDR	R0, [PC, #16]
0x6E8C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x6E8E	0xF04F0100  MOV	R1, #0
0x6E92	0x4806    LDR	R0, [PC, #24]
0x6E94	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x6E96	0xB001    ADD	SP, SP, #4
0x6E98	0x4770    BX	LR
0x6E9A	0xBF00    NOP
0x6E9C	0x10004002  	RCC_CR+0
0x6EA0	0x0000F0FF  	#-251723776
0x6EA4	0x10044002  	RCC_CFGR+0
0x6EA8	0xFFFFFEF6  	#-17367041
0x6EAC	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x74AC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x74AE	0x4902    LDR	R1, [PC, #8]
0x74B0	0x4802    LDR	R0, [PC, #8]
0x74B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x74B4	0xB001    ADD	SP, SP, #4
0x74B6	0x4770    BX	LR
0x74B8	0x19400001  	#72000
0x74BC	0x02F82000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x725C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x725E	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x7260	0xB001    ADD	SP, SP, #4
0x7262	0x4770    BX	LR
; end of ___GenExcept
0x7F00	0xB500    PUSH	(R14)
0x7F02	0xF8DFB044  LDR	R11, [PC, #68]
0x7F06	0xF8DFA044  LDR	R10, [PC, #68]
0x7F0A	0xF8DFC044  LDR	R12, [PC, #68]
0x7F0E	0xF7FEFF03  BL	27928
0x7F12	0xF8DFB040  LDR	R11, [PC, #64]
0x7F16	0xF8DFA040  LDR	R10, [PC, #64]
0x7F1A	0xF8DFC040  LDR	R12, [PC, #64]
0x7F1E	0xF7FEFEFB  BL	27928
0x7F22	0xF8DFB034  LDR	R11, [PC, #52]
0x7F26	0xF8DFA038  LDR	R10, [PC, #56]
0x7F2A	0xF8DFC038  LDR	R12, [PC, #56]
0x7F2E	0xF7FEFEF3  BL	27928
0x7F32	0xF8DFB034  LDR	R11, [PC, #52]
0x7F36	0xF8DFA034  LDR	R10, [PC, #52]
0x7F3A	0xF8DFC034  LDR	R12, [PC, #52]
0x7F3E	0xF7FEFEEB  BL	27928
0x7F42	0xBD00    POP	(R15)
0x7F44	0x4770    BX	LR
0x7F46	0xBF00    NOP
0x7F48	0x00002000  	#536870912
0x7F4C	0x00552000  	#536870997
0x7F50	0x7DFA0000  	#32250
0x7F54	0x00562000  	#536870998
0x7F58	0x00582000  	#536871000
0x7F5C	0x01CE0000  	#462
0x7F60	0x011A2000  	#536871194
0x7F64	0x7D380000  	#32056
0x7F68	0x011C2000  	#536871196
0x7F6C	0x01202000  	#536871200
0x7F70	0x4FFC0000  	#20476
0x7FD4	0xB500    PUSH	(R14)
0x7FD6	0xF8DFB010  LDR	R11, [PC, #16]
0x7FDA	0xF8DFA010  LDR	R10, [PC, #16]
0x7FDE	0xF7FEFEA5  BL	27948
0x7FE2	0xBD00    POP	(R15)
0x7FE4	0x4770    BX	LR
0x7FE6	0xBF00    NOP
0x7FE8	0x00002000  	#536870912
0x7FEC	0x09542000  	#536873300
_Timer2_interrupt:
;domaci2.c, 135 :: 		void Timer2_interrupt() iv IVT_INT_TIM2
0x7264	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7268	0xB081    SUB	SP, SP, #4
0x726A	0xF8CDE000  STR	LR, [SP, #0]
;domaci2.c, 141 :: 		USB_Polling_Proc();
0x726E	0xF7FFFE1F  BL	_USB_Polling_Proc+0
;domaci2.c, 142 :: 		kk = HID_Read();
0x7272	0xF7FFFDB9  BL	_HID_Read+0
0x7276	0x4934    LDR	R1, [PC, #208]
0x7278	0x8008    STRH	R0, [R1, #0]
;domaci2.c, 143 :: 		if(kk != 0)
0x727A	0x4608    MOV	R0, R1
0x727C	0xF9B00000  LDRSH	R0, [R0, #0]
0x7280	0x2800    CMP	R0, #0
0x7282	0xF0008054  BEQ	L_Timer2_interrupt11
;domaci2.c, 146 :: 		pressed_targets_index = 0;
0x7286	0x2100    MOVS	R1, #0
0x7288	0xB209    SXTH	R1, R1
0x728A	0x4830    LDR	R0, [PC, #192]
0x728C	0x8001    STRH	R1, [R0, #0]
;domaci2.c, 147 :: 		for (i = 0; i < 64; i++)
0x728E	0x2100    MOVS	R1, #0
0x7290	0xB209    SXTH	R1, R1
0x7292	0x482F    LDR	R0, [PC, #188]
0x7294	0x8001    STRH	R1, [R0, #0]
L_Timer2_interrupt12:
0x7296	0x482E    LDR	R0, [PC, #184]
0x7298	0xF9B00000  LDRSH	R0, [R0, #0]
0x729C	0x2840    CMP	R0, #64
0x729E	0xDA11    BGE	L_Timer2_interrupt13
;domaci2.c, 148 :: 		niz[i] = readbuff[i];
0x72A0	0x4B2B    LDR	R3, [PC, #172]
0x72A2	0xF9B31000  LDRSH	R1, [R3, #0]
0x72A6	0x482B    LDR	R0, [PC, #172]
0x72A8	0x1842    ADDS	R2, R0, R1
0x72AA	0x4618    MOV	R0, R3
0x72AC	0xF9B01000  LDRSH	R1, [R0, #0]
0x72B0	0x4829    LDR	R0, [PC, #164]
0x72B2	0x1840    ADDS	R0, R0, R1
0x72B4	0x7800    LDRB	R0, [R0, #0]
0x72B6	0x7010    STRB	R0, [R2, #0]
;domaci2.c, 147 :: 		for (i = 0; i < 64; i++)
0x72B8	0x4618    MOV	R0, R3
0x72BA	0xF9B00000  LDRSH	R0, [R0, #0]
0x72BE	0x1C40    ADDS	R0, R0, #1
0x72C0	0x8018    STRH	R0, [R3, #0]
;domaci2.c, 148 :: 		niz[i] = readbuff[i];
0x72C2	0xE7E8    B	L_Timer2_interrupt12
L_Timer2_interrupt13:
;domaci2.c, 149 :: 		for (i = 0; i < 64; i++)
0x72C4	0x2100    MOVS	R1, #0
0x72C6	0xB209    SXTH	R1, R1
0x72C8	0x4821    LDR	R0, [PC, #132]
0x72CA	0x8001    STRH	R1, [R0, #0]
L_Timer2_interrupt15:
0x72CC	0x4820    LDR	R0, [PC, #128]
0x72CE	0xF9B00000  LDRSH	R0, [R0, #0]
0x72D2	0x2840    CMP	R0, #64
0x72D4	0xDA11    BGE	L_Timer2_interrupt16
;domaci2.c, 150 :: 		writebuff[i] = pressed[i];
0x72D6	0x4B1E    LDR	R3, [PC, #120]
0x72D8	0xF9B31000  LDRSH	R1, [R3, #0]
0x72DC	0x481F    LDR	R0, [PC, #124]
0x72DE	0x1842    ADDS	R2, R0, R1
0x72E0	0x4618    MOV	R0, R3
0x72E2	0xF9B01000  LDRSH	R1, [R0, #0]
0x72E6	0x481E    LDR	R0, [PC, #120]
0x72E8	0x1840    ADDS	R0, R0, R1
0x72EA	0x7800    LDRB	R0, [R0, #0]
0x72EC	0x7010    STRB	R0, [R2, #0]
;domaci2.c, 149 :: 		for (i = 0; i < 64; i++)
0x72EE	0x4618    MOV	R0, R3
0x72F0	0xF9B00000  LDRSH	R0, [R0, #0]
0x72F4	0x1C40    ADDS	R0, R0, #1
0x72F6	0x8018    STRH	R0, [R3, #0]
;domaci2.c, 150 :: 		writebuff[i] = pressed[i];
0x72F8	0xE7E8    B	L_Timer2_interrupt15
L_Timer2_interrupt16:
;domaci2.c, 151 :: 		HID_Write(&writebuff, 64);
0x72FA	0x2140    MOVS	R1, #64
0x72FC	0x4817    LDR	R0, [PC, #92]
0x72FE	0xF7FFFC71  BL	_HID_Write+0
;domaci2.c, 152 :: 		for (i = 0; i < 64; i++)
0x7302	0x2100    MOVS	R1, #0
0x7304	0xB209    SXTH	R1, R1
0x7306	0x4812    LDR	R0, [PC, #72]
0x7308	0x8001    STRH	R1, [R0, #0]
L_Timer2_interrupt18:
0x730A	0x4811    LDR	R0, [PC, #68]
0x730C	0xF9B00000  LDRSH	R0, [R0, #0]
0x7310	0x2840    CMP	R0, #64
0x7312	0xDA0C    BGE	L_Timer2_interrupt19
;domaci2.c, 153 :: 		pressed[i] = 0;
0x7314	0x4A0E    LDR	R2, [PC, #56]
0x7316	0xF9B21000  LDRSH	R1, [R2, #0]
0x731A	0x4811    LDR	R0, [PC, #68]
0x731C	0x1841    ADDS	R1, R0, R1
0x731E	0x2000    MOVS	R0, #0
0x7320	0x7008    STRB	R0, [R1, #0]
;domaci2.c, 152 :: 		for (i = 0; i < 64; i++)
0x7322	0x4610    MOV	R0, R2
0x7324	0xF9B00000  LDRSH	R0, [R0, #0]
0x7328	0x1C40    ADDS	R0, R0, #1
0x732A	0x8010    STRH	R0, [R2, #0]
;domaci2.c, 153 :: 		pressed[i] = 0;
0x732C	0xE7ED    B	L_Timer2_interrupt18
L_Timer2_interrupt19:
;domaci2.c, 155 :: 		}
L_Timer2_interrupt11:
;domaci2.c, 156 :: 		draw_targets(niz);
0x732E	0x4809    LDR	R0, [PC, #36]
0x7330	0xF7FFFC90  BL	_draw_targets+0
;domaci2.c, 157 :: 		TIM2_SR.UIF = 0;
0x7334	0x2100    MOVS	R1, #0
0x7336	0xB249    SXTB	R1, R1
0x7338	0x480A    LDR	R0, [PC, #40]
0x733A	0x6001    STR	R1, [R0, #0]
;domaci2.c, 158 :: 		}
L_end_Timer2_interrupt:
0x733C	0xF8DDE000  LDR	LR, [SP, #0]
0x7340	0xB001    ADD	SP, SP, #4
0x7342	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x7346	0x4770    BX	LR
0x7348	0x01182000  	_kk+0
0x734C	0x00022000  	_pressed_targets_index+0
0x7350	0x02622000  	_i+0
0x7354	0x02642000  	_niz+0
0x7358	0x01622000  	_readbuff+0
0x735C	0x01E22000  	_writebuff+0
0x7360	0x01222000  	_pressed+0
0x7364	0x02004200  	TIM2_SR+0
; end of _Timer2_interrupt
_HID_Read:
;__Lib_USB_32F10x_CL.c, 161 :: 		
0x6DE8	0xB082    SUB	SP, SP, #8
0x6DEA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_USB_32F10x_CL.c, 166 :: 		
; phandle start address is: 4 (R1)
0x6DEE	0x4913    LDR	R1, [PC, #76]
;__Lib_USB_32F10x_CL.c, 169 :: 		
0x6DF0	0xF5017088  ADD	R0, R1, #272
0x6DF4	0x1C80    ADDS	R0, R0, #2
0x6DF6	0x7800    LDRB	R0, [R0, #0]
0x6DF8	0x2803    CMP	R0, #3
0x6DFA	0xD001    BEQ	L_HID_Read496
; phandle end address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 170 :: 		
0x6DFC	0x2000    MOVS	R0, #0
0x6DFE	0xE019    B	L_end_HID_Read
L_HID_Read496:
;__Lib_USB_32F10x_CL.c, 172 :: 		
; phandle start address is: 4 (R1)
0x6E00	0xF5017088  ADD	R0, R1, #272
; phandle end address is: 4 (R1)
0x6E04	0xF5007019  ADD	R0, R0, #612
0x6E08	0x3028    ADDS	R0, #40
;__Lib_USB_32F10x_CL.c, 174 :: 		
0x6E0A	0x3018    ADDS	R0, #24
0x6E0C	0x6800    LDR	R0, [R0, #0]
0x6E0E	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_USB_32F10x_CL.c, 177 :: 		
0x6E12	0xB280    UXTH	R0, R0
0x6E14	0xB138    CBZ	R0, L_HID_Read497
;__Lib_USB_32F10x_CL.c, 180 :: 		
0x6E16	0x480A    LDR	R0, [PC, #40]
0x6E18	0x6800    LDR	R0, [R0, #0]
;__Lib_USB_32F10x_CL.c, 181 :: 		
0x6E1A	0x2340    MOVS	R3, #64
;__Lib_USB_32F10x_CL.c, 180 :: 		
0x6E1C	0x4602    MOV	R2, R0
;__Lib_USB_32F10x_CL.c, 179 :: 		
0x6E1E	0x2101    MOVS	R1, #1
;__Lib_USB_32F10x_CL.c, 178 :: 		
0x6E20	0x4806    LDR	R0, [PC, #24]
;__Lib_USB_32F10x_CL.c, 181 :: 		
0x6E22	0xF7FAFA95  BL	__Lib_USB_32F10x_CL_DCD_EP_PrepareRx+0
L_HID_Read497:
;__Lib_USB_32F10x_CL.c, 182 :: 		
0x6E26	0x2000    MOVS	R0, _USB_INTERRUPT
0x6E28	0xB910    CBNZ	R0, L_HID_Read498
;__Lib_USB_32F10x_CL.c, 183 :: 		
0x6E2A	0x4804    LDR	R0, [PC, #16]
0x6E2C	0xF7FFF920  BL	__Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler+0
L_HID_Read498:
;__Lib_USB_32F10x_CL.c, 185 :: 		
0x6E30	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_USB_32F10x_CL.c, 186 :: 		
L_end_HID_Read:
0x6E34	0xF8DDE000  LDR	LR, [SP, #0]
0x6E38	0xB002    ADD	SP, SP, #8
0x6E3A	0x4770    BX	LR
0x6E3C	0x035C2000  	__Lib_USB_32F10x_CL_USB_OTG_dev+0
0x6E40	0x00AC2000  	__Lib_USB_32F10x_CL_USB_Read_Buffer+0
; end of _HID_Read
__Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler:
;usb_dcd_int.c, 209 :: 		
0x6070	0xB085    SUB	SP, SP, #20
0x6072	0xF8CDE000  STR	LR, [SP, #0]
0x6076	0x9004    STR	R0, [SP, #16]
;usb_dcd_int.c, 212 :: 		
0x6078	0xF04F0100  MOV	R1, #0
0x607C	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 214 :: 		
0x607E	0x9804    LDR	R0, [SP, #16]
0x6080	0xF000F9C4  BL	__Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode+0
0x6084	0x2800    CMP	R0, #0
0x6086	0xF00080A0  BEQ	L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler251
;usb_dcd_int.c, 216 :: 		
0x608A	0x9804    LDR	R0, [SP, #16]
0x608C	0xF000F9CE  BL	__Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr+0
0x6090	0x9002    STR	R0, [SP, #8]
;usb_dcd_int.c, 217 :: 		
0x6092	0x9902    LDR	R1, [SP, #8]
0x6094	0xB909    CBNZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler252
;usb_dcd_int.c, 219 :: 		
0x6096	0x2000    MOVS	R0, #0
0x6098	0xE098    B	L_end_USBD_OTG_ISR_Handler
;usb_dcd_int.c, 220 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler252:
;usb_dcd_int.c, 222 :: 		
0x609A	0xF89D200A  LDRB	R2, [SP, #10]
0x609E	0xF3C201C0  UBFX	R1, R2, #3, #1
0x60A2	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler253
;usb_dcd_int.c, 224 :: 		
0x60A4	0x9804    LDR	R0, [SP, #16]
0x60A6	0xF000F9D1  BL	__Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR+0
0x60AA	0x9903    LDR	R1, [SP, #12]
0x60AC	0x4301    ORRS	R1, R0
0x60AE	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 225 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler253:
;usb_dcd_int.c, 227 :: 		
0x60B0	0xF89D200A  LDRB	R2, [SP, #10]
0x60B4	0xF3C20180  UBFX	R1, R2, #2, #1
0x60B8	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler254
;usb_dcd_int.c, 229 :: 		
0x60BA	0x9804    LDR	R0, [SP, #16]
0x60BC	0xF000FC38  BL	__Lib_USB_32F10x_CL_DCD_HandleInEP_ISR+0
0x60C0	0x9903    LDR	R1, [SP, #12]
0x60C2	0x4301    ORRS	R1, R0
0x60C4	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 230 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler254:
;usb_dcd_int.c, 232 :: 		
0x60C6	0xF89D2008  LDRB	R2, [SP, #8]
0x60CA	0xF3C20140  UBFX	R1, R2, #1, #1
0x60CE	0xB171    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler255
;usb_dcd_int.c, 237 :: 		
0x60D0	0x2100    MOVS	R1, #0
0x60D2	0x9101    STR	R1, [SP, #4]
;usb_dcd_int.c, 238 :: 		
0x60D4	0xF89D1004  LDRB	R1, [SP, #4]
0x60D8	0xF0410102  ORR	R1, R1, #2
0x60DC	0xF88D1004  STRB	R1, [SP, #4]
;usb_dcd_int.c, 239 :: 		
0x60E0	0x9904    LDR	R1, [SP, #16]
0x60E2	0x310C    ADDS	R1, #12
0x60E4	0x6809    LDR	R1, [R1, #0]
0x60E6	0xF2010214  ADDW	R2, R1, #20
0x60EA	0x9901    LDR	R1, [SP, #4]
0x60EC	0x6011    STR	R1, [R2, #0]
;usb_dcd_int.c, 240 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler255:
;usb_dcd_int.c, 242 :: 		
0x60EE	0xF89D200B  LDRB	R2, [SP, #11]
0x60F2	0xF3C211C0  UBFX	R1, R2, #7, #1
0x60F6	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler256
;usb_dcd_int.c, 244 :: 		
0x60F8	0x9804    LDR	R0, [SP, #16]
0x60FA	0xF000FB0F  BL	__Lib_USB_32F10x_CL_DCD_HandleResume_ISR+0
0x60FE	0x9903    LDR	R1, [SP, #12]
0x6100	0x4301    ORRS	R1, R0
0x6102	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 245 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler256:
;usb_dcd_int.c, 247 :: 		
0x6104	0xF89D2009  LDRB	R2, [SP, #9]
0x6108	0xF3C201C0  UBFX	R1, R2, #3, #1
0x610C	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler257
;usb_dcd_int.c, 249 :: 		
0x610E	0x9804    LDR	R0, [SP, #16]
0x6110	0xF000FA96  BL	__Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR+0
0x6114	0x9903    LDR	R1, [SP, #12]
0x6116	0x4301    ORRS	R1, R0
0x6118	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 250 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler257:
;usb_dcd_int.c, 251 :: 		
0x611A	0xF89D2008  LDRB	R2, [SP, #8]
0x611E	0xF3C201C0  UBFX	R1, R2, #3, #1
0x6122	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler258
;usb_dcd_int.c, 253 :: 		
0x6124	0x9804    LDR	R0, [SP, #16]
0x6126	0xF000FBD7  BL	__Lib_USB_32F10x_CL_DCD_HandleSof_ISR+0
0x612A	0x9903    LDR	R1, [SP, #12]
0x612C	0x4301    ORRS	R1, R0
0x612E	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 255 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler258:
;usb_dcd_int.c, 257 :: 		
0x6130	0xF89D2008  LDRB	R2, [SP, #8]
0x6134	0xF3C21100  UBFX	R1, R2, #4, #1
0x6138	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler259
;usb_dcd_int.c, 259 :: 		
0x613A	0x9804    LDR	R0, [SP, #16]
0x613C	0xF000FB3A  BL	__Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR+0
0x6140	0x9903    LDR	R1, [SP, #12]
0x6142	0x4301    ORRS	R1, R0
0x6144	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 261 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler259:
;usb_dcd_int.c, 263 :: 		
0x6146	0xF89D2009  LDRB	R2, [SP, #9]
0x614A	0xF3C21100  UBFX	R1, R2, #4, #1
0x614E	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler260
;usb_dcd_int.c, 265 :: 		
0x6150	0x9804    LDR	R0, [SP, #16]
0x6152	0xF7FFFAF5  BL	__Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR+0
0x6156	0x9903    LDR	R1, [SP, #12]
0x6158	0x4301    ORRS	R1, R0
0x615A	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 267 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler260:
;usb_dcd_int.c, 268 :: 		
0x615C	0xF89D2009  LDRB	R2, [SP, #9]
0x6160	0xF3C21140  UBFX	R1, R2, #5, #1
0x6164	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler261
;usb_dcd_int.c, 270 :: 		
0x6166	0x9804    LDR	R0, [SP, #16]
0x6168	0xF7FFFA86  BL	__Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR+0
0x616C	0x9903    LDR	R1, [SP, #12]
0x616E	0x4301    ORRS	R1, R0
0x6170	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 271 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler261:
;usb_dcd_int.c, 273 :: 		
0x6172	0xF89D200A  LDRB	R2, [SP, #10]
0x6176	0xF3C21100  UBFX	R1, R2, #4, #1
0x617A	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler262
;usb_dcd_int.c, 275 :: 		
0x617C	0x9804    LDR	R0, [SP, #16]
0x617E	0xF7FFFA3B  BL	__Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR+0
0x6182	0x9903    LDR	R1, [SP, #12]
0x6184	0x4301    ORRS	R1, R0
0x6186	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 276 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler262:
;usb_dcd_int.c, 278 :: 		
0x6188	0xF89D200A  LDRB	R2, [SP, #10]
0x618C	0xF3C21140  UBFX	R1, R2, #5, #1
0x6190	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler263
;usb_dcd_int.c, 280 :: 		
0x6192	0x9804    LDR	R0, [SP, #16]
0x6194	0xF7FFFA50  BL	__Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR+0
0x6198	0x9903    LDR	R1, [SP, #12]
0x619A	0x4301    ORRS	R1, R0
0x619C	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 281 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler263:
;usb_dcd_int.c, 283 :: 		
0x619E	0xF89D200B  LDRB	R2, [SP, #11]
0x61A2	0xF3C21180  UBFX	R1, R2, #6, #1
0x61A6	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler264
;usb_dcd_int.c, 285 :: 		
0x61A8	0x9804    LDR	R0, [SP, #16]
0x61AA	0xF7FFFF2D  BL	__Lib_USB_32F10x_CL_DCD_SessionRequest_ISR+0
0x61AE	0x9903    LDR	R1, [SP, #12]
0x61B0	0x4301    ORRS	R1, R0
0x61B2	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 286 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler264:
;usb_dcd_int.c, 288 :: 		
0x61B4	0xF89D2008  LDRB	R2, [SP, #8]
0x61B8	0xF3C20180  UBFX	R1, R2, #2, #1
0x61BC	0xB129    CBZ	R1, L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler265
;usb_dcd_int.c, 290 :: 		
0x61BE	0x9804    LDR	R0, [SP, #16]
0x61C0	0xF000F808  BL	__Lib_USB_32F10x_CL_DCD_OTG_ISR+0
0x61C4	0x9903    LDR	R1, [SP, #12]
0x61C6	0x4301    ORRS	R1, R0
0x61C8	0x9103    STR	R1, [SP, #12]
;usb_dcd_int.c, 291 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler265:
;usb_dcd_int.c, 293 :: 		
L___Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler251:
;usb_dcd_int.c, 294 :: 		
0x61CA	0x9803    LDR	R0, [SP, #12]
;usb_dcd_int.c, 295 :: 		
L_end_USBD_OTG_ISR_Handler:
0x61CC	0xF8DDE000  LDR	LR, [SP, #0]
0x61D0	0xB005    ADD	SP, SP, #20
0x61D2	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler
_HID_Write:
;__Lib_USB_32F10x_CL.c, 188 :: 		
; len start address is: 4 (R1)
; writebuff start address is: 0 (R0)
0x6BE4	0xB082    SUB	SP, SP, #8
0x6BE6	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 4 (R1)
; writebuff end address is: 0 (R0)
; writebuff start address is: 0 (R0)
; len start address is: 4 (R1)
;__Lib_USB_32F10x_CL.c, 193 :: 		
; phandle start address is: 44 (R11)
0x6BEA	0xF8DFB060  LDR	R11, [PC, #96]
;__Lib_USB_32F10x_CL.c, 196 :: 		
0x6BEE	0xF50B7288  ADD	R2, R11, #272
0x6BF2	0x1C92    ADDS	R2, R2, #2
0x6BF4	0x7812    LDRB	R2, [R2, #0]
0x6BF6	0x2A03    CMP	R2, #3
0x6BF8	0xD001    BEQ	L_HID_Write499
; writebuff end address is: 0 (R0)
; len end address is: 4 (R1)
; phandle end address is: 44 (R11)
;__Lib_USB_32F10x_CL.c, 197 :: 		
0x6BFA	0x2000    MOVS	R0, #0
0x6BFC	0xE021    B	L_end_HID_Write
L_HID_Write499:
;__Lib_USB_32F10x_CL.c, 199 :: 		
; phandle start address is: 44 (R11)
; len start address is: 4 (R1)
; writebuff start address is: 0 (R0)
0x6BFE	0xB2CA    UXTB	R2, R1
; len end address is: 4 (R1)
0x6C00	0x4601    MOV	R1, R0
; writebuff end address is: 0 (R0)
0x6C02	0x4812    LDR	R0, [PC, #72]
0x6C04	0xF7FFFA20  BL	__Lib_USB_32F10x_CL_USBD_HID_SendReport+0
;__Lib_USB_32F10x_CL.c, 201 :: 		
0x6C08	0xF50B7088  ADD	R0, R11, #272
; phandle end address is: 44 (R11)
0x6C0C	0x300C    ADDS	R0, #12
0x6C0E	0x3028    ADDS	R0, #40
; ep start address is: 0 (R0)
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 203 :: 		
L_HID_Write500:
;__Lib_USB_32F10x_CL.c, 204 :: 		
; ep start address is: 0 (R0)
; ep end address is: 0 (R0)
0x6C10	0x2200    MOVS	R2, _USB_INTERRUPT
0x6C12	0xB922    CBNZ	R2, L_HID_Write502
; ep end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 205 :: 		
; ep start address is: 0 (R0)
0x6C14	0x9001    STR	R0, [SP, #4]
0x6C16	0x480D    LDR	R0, [PC, #52]
0x6C18	0xF7FFFA2A  BL	__Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler+0
0x6C1C	0x9801    LDR	R0, [SP, #4]
L_HID_Write502:
;__Lib_USB_32F10x_CL.c, 206 :: 		
0x6C1E	0xF2000218  ADDW	R2, R0, #24
0x6C22	0x6812    LDR	R2, [R2, #0]
; cnt start address is: 4 (R1)
0x6C24	0xB2D1    UXTB	R1, R2
;__Lib_USB_32F10x_CL.c, 207 :: 		
0x6C26	0xB2D2    UXTB	R2, R2
0x6C28	0xB10A    CBZ	R2, L_HID_Write503
; ep end address is: 0 (R0)
;__Lib_USB_32F10x_CL.c, 208 :: 		
0x6C2A	0xB2C8    UXTB	R0, R1
; cnt end address is: 4 (R1)
0x6C2C	0xE009    B	L_end_HID_Write
L_HID_Write503:
;__Lib_USB_32F10x_CL.c, 209 :: 		
; ep start address is: 0 (R0)
0x6C2E	0x4A08    LDR	R2, [PC, #32]
0x6C30	0x6812    LDR	R2, [R2, #0]
0x6C32	0x2A00    CMP	R2, #0
0x6C34	0xD000    BEQ	L_HID_Write504
;__Lib_USB_32F10x_CL.c, 210 :: 		
0x6C36	0xE000    B	L_HID_Write501
L_HID_Write504:
;__Lib_USB_32F10x_CL.c, 211 :: 		
0x6C38	0xE7EA    B	L_HID_Write500
L_HID_Write501:
;__Lib_USB_32F10x_CL.c, 212 :: 		
0x6C3A	0xF2000218  ADDW	R2, R0, #24
; ep end address is: 0 (R0)
0x6C3E	0x6812    LDR	R2, [R2, #0]
0x6C40	0xB2D0    UXTB	R0, R2
;__Lib_USB_32F10x_CL.c, 213 :: 		
L_end_HID_Write:
0x6C42	0xF8DDE000  LDR	LR, [SP, #0]
0x6C46	0xB002    ADD	SP, SP, #8
0x6C48	0x4770    BX	LR
0x6C4A	0xBF00    NOP
0x6C4C	0x035C2000  	__Lib_USB_32F10x_CL_USB_OTG_dev+0
0x6C50	0x011C2000  	__Lib_USB_32F10x_CL__USB_Stop_Waiting+0
; end of _HID_Write
__Lib_USB_32F10x_CL_USBD_HID_SendReport:
;usbd_hid_core.c, 440 :: 		
; len start address is: 8 (R2)
; report start address is: 4 (R1)
; pdev start address is: 0 (R0)
0x6048	0xB081    SUB	SP, SP, #4
0x604A	0xF8CDE000  STR	LR, [SP, #0]
; len end address is: 8 (R2)
; report end address is: 4 (R1)
; pdev end address is: 0 (R0)
; pdev start address is: 0 (R0)
; report start address is: 4 (R1)
; len start address is: 8 (R2)
;usbd_hid_core.c, 442 :: 		
0x604E	0xF5007388  ADD	R3, R0, #272
0x6052	0x1C9B    ADDS	R3, R3, #2
0x6054	0x781B    LDRB	R3, [R3, #0]
0x6056	0x2B03    CMP	R3, #3
0x6058	0xD104    BNE	L___Lib_USB_32F10x_CL_USBD_HID_SendReport338
;usbd_hid_core.c, 444 :: 		
0x605A	0xB293    UXTH	R3, R2
; len end address is: 8 (R2)
0x605C	0x460A    MOV	R2, R1
; report end address is: 4 (R1)
0x605E	0x2181    MOVS	R1, #129
; pdev end address is: 0 (R0)
0x6060	0xF7FBFB72  BL	__Lib_USB_32F10x_CL_DCD_EP_Tx+0
;usbd_hid_core.c, 445 :: 		
L___Lib_USB_32F10x_CL_USBD_HID_SendReport338:
;usbd_hid_core.c, 446 :: 		
0x6064	0x2000    MOVS	R0, #0
;usbd_hid_core.c, 447 :: 		
L_end_USBD_HID_SendReport:
0x6066	0xF8DDE000  LDR	LR, [SP, #0]
0x606A	0xB001    ADD	SP, SP, #4
0x606C	0x4770    BX	LR
; end of __Lib_USB_32F10x_CL_USBD_HID_SendReport
_draw_targets:
;domaci2.c, 109 :: 		void draw_targets(unsigned char targets[])
; targets start address is: 0 (R0)
0x6C54	0xB082    SUB	SP, SP, #8
0x6C56	0xF8CDE000  STR	LR, [SP, #0]
; targets end address is: 0 (R0)
; targets start address is: 0 (R0)
;domaci2.c, 113 :: 		TFT_Set_Pen(0, 3);
0x6C5A	0x9001    STR	R0, [SP, #4]
0x6C5C	0x2103    MOVS	R1, #3
0x6C5E	0x2000    MOVS	R0, #0
0x6C60	0xF7FFFE5A  BL	_TFT_Set_Pen+0
;domaci2.c, 115 :: 		TFT_Set_Brush(1, CL_BLUE, 0, 0, 0, 0);
0x6C64	0x2200    MOVS	R2, #0
0x6C66	0x2100    MOVS	R1, #0
0x6C68	0xB404    PUSH	(R2)
0x6C6A	0xB402    PUSH	(R1)
0x6C6C	0x2300    MOVS	R3, #0
0x6C6E	0x2200    MOVS	R2, #0
0x6C70	0xF240011F  MOVW	R1, #31
0x6C74	0x2001    MOVS	R0, #1
0x6C76	0xF7FFFF95  BL	_TFT_Set_Brush+0
0x6C7A	0xB002    ADD	SP, SP, #8
0x6C7C	0x9801    LDR	R0, [SP, #4]
;domaci2.c, 117 :: 		TFT_Circle(targets[0] + targets[1], targets[2], TARGET_DIAMETER);
0x6C7E	0x1C81    ADDS	R1, R0, #2
0x6C80	0x7809    LDRB	R1, [R1, #0]
0x6C82	0xB2CB    UXTB	R3, R1
0x6C84	0x7802    LDRB	R2, [R0, #0]
0x6C86	0x1C41    ADDS	R1, R0, #1
0x6C88	0x7809    LDRB	R1, [R1, #0]
0x6C8A	0x1851    ADDS	R1, R2, R1
0x6C8C	0x9001    STR	R0, [SP, #4]
0x6C8E	0xF2400214  MOVW	R2, #20
0x6C92	0xB212    SXTH	R2, R2
0x6C94	0xB208    SXTH	R0, R1
0x6C96	0xB219    SXTH	R1, R3
0x6C98	0xF7FEFE16  BL	_TFT_Circle+0
;domaci2.c, 119 :: 		TFT_Set_Brush(1, CL_GREEN, 0, 0, 0, 0);
0x6C9C	0x2200    MOVS	R2, #0
0x6C9E	0x2100    MOVS	R1, #0
0x6CA0	0xB404    PUSH	(R2)
0x6CA2	0xB402    PUSH	(R1)
0x6CA4	0x2300    MOVS	R3, #0
0x6CA6	0x2200    MOVS	R2, #0
0x6CA8	0xF2404100  MOVW	R1, #1024
0x6CAC	0x2001    MOVS	R0, #1
0x6CAE	0xF7FFFF79  BL	_TFT_Set_Brush+0
0x6CB2	0xB002    ADD	SP, SP, #8
0x6CB4	0x9801    LDR	R0, [SP, #4]
;domaci2.c, 121 :: 		TFT_Circle(targets[3] + targets[4], targets[5], TARGET_DIAMETER);
0x6CB6	0x1D41    ADDS	R1, R0, #5
0x6CB8	0x7809    LDRB	R1, [R1, #0]
0x6CBA	0xB2CB    UXTB	R3, R1
0x6CBC	0x1CC1    ADDS	R1, R0, #3
0x6CBE	0x780A    LDRB	R2, [R1, #0]
0x6CC0	0x1D01    ADDS	R1, R0, #4
0x6CC2	0x7809    LDRB	R1, [R1, #0]
0x6CC4	0x1851    ADDS	R1, R2, R1
0x6CC6	0x9001    STR	R0, [SP, #4]
0x6CC8	0xF2400214  MOVW	R2, #20
0x6CCC	0xB212    SXTH	R2, R2
0x6CCE	0xB208    SXTH	R0, R1
0x6CD0	0xB219    SXTH	R1, R3
0x6CD2	0xF7FEFDF9  BL	_TFT_Circle+0
;domaci2.c, 125 :: 		TFT_Set_Brush(1, 0, 0, 0, 0, 0);
0x6CD6	0x2200    MOVS	R2, #0
0x6CD8	0x2100    MOVS	R1, #0
0x6CDA	0xB404    PUSH	(R2)
0x6CDC	0xB402    PUSH	(R1)
0x6CDE	0x2300    MOVS	R3, #0
0x6CE0	0x2200    MOVS	R2, #0
0x6CE2	0x2100    MOVS	R1, #0
0x6CE4	0x2001    MOVS	R0, #1
0x6CE6	0xF7FFFF5D  BL	_TFT_Set_Brush+0
0x6CEA	0xB002    ADD	SP, SP, #8
0x6CEC	0x9801    LDR	R0, [SP, #4]
;domaci2.c, 126 :: 		TFT_Circle(targets[6] + targets[7], targets[8], TARGET_DIAMETER);
0x6CEE	0xF2000108  ADDW	R1, R0, #8
0x6CF2	0x7809    LDRB	R1, [R1, #0]
0x6CF4	0xB2CB    UXTB	R3, R1
0x6CF6	0x1D81    ADDS	R1, R0, #6
0x6CF8	0x780A    LDRB	R2, [R1, #0]
0x6CFA	0x1DC1    ADDS	R1, R0, #7
; targets end address is: 0 (R0)
0x6CFC	0x7809    LDRB	R1, [R1, #0]
0x6CFE	0x1851    ADDS	R1, R2, R1
0x6D00	0xF2400214  MOVW	R2, #20
0x6D04	0xB212    SXTH	R2, R2
0x6D06	0xB208    SXTH	R0, R1
0x6D08	0xB219    SXTH	R1, R3
0x6D0A	0xF7FEFDDD  BL	_TFT_Circle+0
;domaci2.c, 131 :: 		}
L_end_draw_targets:
0x6D0E	0xF8DDE000  LDR	LR, [SP, #0]
0x6D12	0xB002    ADD	SP, SP, #8
0x6D14	0x4770    BX	LR
; end of _draw_targets
_TFT_Circle:
;__Lib_TFT.c, 849 :: 		
; radius start address is: 8 (R2)
0x58C8	0xB087    SUB	SP, SP, #28
0x58CA	0xF8CDE000  STR	LR, [SP, #0]
0x58CE	0xF8AD0014  STRH	R0, [SP, #20]
0x58D2	0xB210    SXTH	R0, R2
0x58D4	0xF8AD1018  STRH	R1, [SP, #24]
; radius end address is: 8 (R2)
; radius start address is: 0 (R0)
;__Lib_TFT.c, 855 :: 		
0x58D8	0x4BDC    LDR	R3, [PC, #880]
0x58DA	0x781B    LDRB	R3, [R3, #0]
0x58DC	0xB15B    CBZ	R3, L_TFT_Circle93
;__Lib_TFT.c, 856 :: 		
0x58DE	0xF8AD0004  STRH	R0, [SP, #4]
0x58E2	0x2301    MOVS	R3, #1
0x58E4	0xB202    SXTH	R2, R0
0x58E6	0xF9BD1018  LDRSH	R1, [SP, #24]
0x58EA	0xF9BD0014  LDRSH	R0, [SP, #20]
0x58EE	0xF7FEFB43  BL	__Lib_TFT__TFT_Circle_Fill+0
0x58F2	0xF9BD0004  LDRSH	R0, [SP, #4]
;__Lib_TFT.c, 857 :: 		
L_TFT_Circle93:
;__Lib_TFT.c, 860 :: 		
0x58F6	0x4DD6    LDR	R5, [PC, #856]
0x58F8	0x882B    LDRH	R3, [R5, #0]
0x58FA	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_TFT.c, 861 :: 		
0x58FE	0x4CD5    LDR	R4, [PC, #852]
0x5900	0x7823    LDRB	R3, [R4, #0]
0x5902	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_TFT.c, 862 :: 		
0x5906	0x4BD4    LDR	R3, [PC, #848]
0x5908	0x881B    LDRH	R3, [R3, #0]
0x590A	0x802B    STRH	R3, [R5, #0]
;__Lib_TFT.c, 863 :: 		
0x590C	0x2300    MOVS	R3, #0
0x590E	0x7023    STRB	R3, [R4, #0]
;__Lib_TFT.c, 865 :: 		
0x5910	0x0044    LSLS	R4, R0, #1
0x5912	0xB224    SXTH	R4, R4
0x5914	0x4BD1    LDR	R3, [PC, #836]
0x5916	0x781B    LDRB	R3, [R3, #0]
0x5918	0x42A3    CMP	R3, R4
0x591A	0xDD0D    BLE	L_TFT_Circle94
;__Lib_TFT.c, 866 :: 		
0x591C	0x4BCF    LDR	R3, [PC, #828]
0x591E	0x781B    LDRB	R3, [R3, #0]
0x5920	0x18C3    ADDS	R3, R0, R3
0x5922	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
0x5924	0x105B    ASRS	R3, R3, #1
0x5926	0xB21A    SXTH	R2, R3
0x5928	0x2301    MOVS	R3, #1
0x592A	0xF9BD1018  LDRSH	R1, [SP, #24]
0x592E	0xF9BD0014  LDRSH	R0, [SP, #20]
0x5932	0xF7FEFB21  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 867 :: 		
0x5936	0xE1A4    B	L_TFT_Circle95
L_TFT_Circle94:
;__Lib_TFT.c, 871 :: 		
; radius start address is: 0 (R0)
0x5938	0x2300    MOVS	R3, #0
0x593A	0xB21B    SXTH	R3, R3
0x593C	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 872 :: 		
0x5940	0xF9BD4014  LDRSH	R4, [SP, #20]
0x5944	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5948	0x1B1B    SUB	R3, R3, R4
0x594A	0xF8AD300E  STRH	R3, [SP, #14]
;__Lib_TFT.c, 873 :: 		
0x594E	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 874 :: 		
0x5952	0x0043    LSLS	R3, R0, #1
0x5954	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
;__Lib_TFT.c, 875 :: 		
0x5956	0xF1C30303  RSB	R3, R3, #3
0x595A	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 876 :: 		
L_TFT_Circle96:
0x595E	0xF9BD300A  LDRSH	R3, [SP, #10]
0x5962	0x1C5C    ADDS	R4, R3, #1
0x5964	0xB224    SXTH	R4, R4
0x5966	0xF9BD300C  LDRSH	R3, [SP, #12]
0x596A	0x42A3    CMP	R3, R4
0x596C	0xF2808189  BGE	L_TFT_Circle97
;__Lib_TFT.c, 878 :: 		
0x5970	0x4BBA    LDR	R3, [PC, #744]
0x5972	0x781B    LDRB	R3, [R3, #0]
0x5974	0xB903    CBNZ	R3, L_TFT_Circle98
;__Lib_TFT.c, 879 :: 		
0x5976	0xE184    B	L_TFT_Circle97
L_TFT_Circle98:
;__Lib_TFT.c, 880 :: 		
0x5978	0x4BB8    LDR	R3, [PC, #736]
0x597A	0x781B    LDRB	R3, [R3, #0]
0x597C	0x2B01    CMP	R3, #1
0x597E	0xF0408099  BNE	L_TFT_Circle99
;__Lib_TFT.c, 881 :: 		
0x5982	0x4BB5    LDR	R3, [PC, #724]
0x5984	0x881E    LDRH	R6, [R3, #0]
0x5986	0xF9BD400A  LDRSH	R4, [SP, #10]
0x598A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x598E	0x191D    ADDS	R5, R3, R4
0x5990	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5994	0xF9BD3014  LDRSH	R3, [SP, #20]
0x5998	0x191B    ADDS	R3, R3, R4
0x599A	0xB2B2    UXTH	R2, R6
0x599C	0xB229    SXTH	R1, R5
0x599E	0xB218    SXTH	R0, R3
0x59A0	0xF7FCFB5A  BL	_TFT_Dot+0
;__Lib_TFT.c, 882 :: 		
0x59A4	0x4BAC    LDR	R3, [PC, #688]
0x59A6	0x881E    LDRH	R6, [R3, #0]
0x59A8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x59AC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x59B0	0x1B1D    SUB	R5, R3, R4
0x59B2	0xF9BD400C  LDRSH	R4, [SP, #12]
0x59B6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x59BA	0x191B    ADDS	R3, R3, R4
0x59BC	0xB2B2    UXTH	R2, R6
0x59BE	0xB229    SXTH	R1, R5
0x59C0	0xB218    SXTH	R0, R3
0x59C2	0xF7FCFB49  BL	_TFT_Dot+0
;__Lib_TFT.c, 883 :: 		
0x59C6	0x4BA4    LDR	R3, [PC, #656]
0x59C8	0x881E    LDRH	R6, [R3, #0]
0x59CA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x59CE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x59D2	0x191D    ADDS	R5, R3, R4
0x59D4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x59D8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x59DC	0x1B1B    SUB	R3, R3, R4
0x59DE	0xB2B2    UXTH	R2, R6
0x59E0	0xB229    SXTH	R1, R5
0x59E2	0xB218    SXTH	R0, R3
0x59E4	0xF7FCFB38  BL	_TFT_Dot+0
;__Lib_TFT.c, 884 :: 		
0x59E8	0x4B9B    LDR	R3, [PC, #620]
0x59EA	0x881E    LDRH	R6, [R3, #0]
0x59EC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x59F0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x59F4	0x1B1D    SUB	R5, R3, R4
0x59F6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x59FA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x59FE	0x1B1B    SUB	R3, R3, R4
0x5A00	0xB2B2    UXTH	R2, R6
0x5A02	0xB229    SXTH	R1, R5
0x5A04	0xB218    SXTH	R0, R3
0x5A06	0xF7FCFB27  BL	_TFT_Dot+0
;__Lib_TFT.c, 885 :: 		
0x5A0A	0x4B93    LDR	R3, [PC, #588]
0x5A0C	0x881E    LDRH	R6, [R3, #0]
0x5A0E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5A12	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5A16	0x191D    ADDS	R5, R3, R4
0x5A18	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5A1C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5A20	0x191C    ADDS	R4, R3, R4
0x5A22	0xB224    SXTH	R4, R4
0x5A24	0xF9BD300E  LDRSH	R3, [SP, #14]
0x5A28	0x1AE3    SUB	R3, R4, R3
0x5A2A	0xB2B2    UXTH	R2, R6
0x5A2C	0xB229    SXTH	R1, R5
0x5A2E	0xB218    SXTH	R0, R3
0x5A30	0xF7FCFB12  BL	_TFT_Dot+0
;__Lib_TFT.c, 886 :: 		
0x5A34	0x4B88    LDR	R3, [PC, #544]
0x5A36	0x881E    LDRH	R6, [R3, #0]
0x5A38	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5A3C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5A40	0x1B1D    SUB	R5, R3, R4
0x5A42	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5A46	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5A4A	0x191C    ADDS	R4, R3, R4
0x5A4C	0xB224    SXTH	R4, R4
0x5A4E	0xF9BD300E  LDRSH	R3, [SP, #14]
0x5A52	0x1AE3    SUB	R3, R4, R3
0x5A54	0xB2B2    UXTH	R2, R6
0x5A56	0xB229    SXTH	R1, R5
0x5A58	0xB218    SXTH	R0, R3
0x5A5A	0xF7FCFAFD  BL	_TFT_Dot+0
;__Lib_TFT.c, 887 :: 		
0x5A5E	0x4B7E    LDR	R3, [PC, #504]
0x5A60	0x881E    LDRH	R6, [R3, #0]
0x5A62	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5A66	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5A6A	0x191D    ADDS	R5, R3, R4
0x5A6C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5A70	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5A74	0x1B1C    SUB	R4, R3, R4
0x5A76	0xB224    SXTH	R4, R4
0x5A78	0xF9BD300E  LDRSH	R3, [SP, #14]
0x5A7C	0x1AE3    SUB	R3, R4, R3
0x5A7E	0xB2B2    UXTH	R2, R6
0x5A80	0xB229    SXTH	R1, R5
0x5A82	0xB218    SXTH	R0, R3
0x5A84	0xF7FCFAE8  BL	_TFT_Dot+0
;__Lib_TFT.c, 888 :: 		
0x5A88	0x4B73    LDR	R3, [PC, #460]
0x5A8A	0x881E    LDRH	R6, [R3, #0]
0x5A8C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5A90	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5A94	0x1B1D    SUB	R5, R3, R4
0x5A96	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5A9A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5A9E	0x1B1C    SUB	R4, R3, R4
0x5AA0	0xB224    SXTH	R4, R4
0x5AA2	0xF9BD300E  LDRSH	R3, [SP, #14]
0x5AA6	0x1AE3    SUB	R3, R4, R3
0x5AA8	0xB2B2    UXTH	R2, R6
0x5AAA	0xB229    SXTH	R1, R5
0x5AAC	0xB218    SXTH	R0, R3
0x5AAE	0xF7FCFAD3  BL	_TFT_Dot+0
;__Lib_TFT.c, 889 :: 		
0x5AB2	0xE0AF    B	L_TFT_Circle100
L_TFT_Circle99:
;__Lib_TFT.c, 890 :: 		
0x5AB4	0x4B69    LDR	R3, [PC, #420]
0x5AB6	0x781B    LDRB	R3, [R3, #0]
0x5AB8	0x085E    LSRS	R6, R3, #1
0x5ABA	0xB2F6    UXTB	R6, R6
0x5ABC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5AC0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5AC4	0x191D    ADDS	R5, R3, R4
0x5AC6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5ACA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x5ACE	0x191B    ADDS	R3, R3, R4
0x5AD0	0xB2F2    UXTB	R2, R6
0x5AD2	0xB229    SXTH	R1, R5
0x5AD4	0xB218    SXTH	R0, R3
0x5AD6	0x2301    MOVS	R3, #1
0x5AD8	0xF7FEFA4E  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 891 :: 		
0x5ADC	0x4B5F    LDR	R3, [PC, #380]
0x5ADE	0x781B    LDRB	R3, [R3, #0]
0x5AE0	0x085E    LSRS	R6, R3, #1
0x5AE2	0xB2F6    UXTB	R6, R6
0x5AE4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5AE8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5AEC	0x1B1D    SUB	R5, R3, R4
0x5AEE	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5AF2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x5AF6	0x191B    ADDS	R3, R3, R4
0x5AF8	0xB2F2    UXTB	R2, R6
0x5AFA	0xB229    SXTH	R1, R5
0x5AFC	0xB218    SXTH	R0, R3
0x5AFE	0x2301    MOVS	R3, #1
0x5B00	0xF7FEFA3A  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 892 :: 		
0x5B04	0x4B55    LDR	R3, [PC, #340]
0x5B06	0x781B    LDRB	R3, [R3, #0]
0x5B08	0x085E    LSRS	R6, R3, #1
0x5B0A	0xB2F6    UXTB	R6, R6
0x5B0C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5B10	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5B14	0x191D    ADDS	R5, R3, R4
0x5B16	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5B1A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x5B1E	0x1B1B    SUB	R3, R3, R4
0x5B20	0xB2F2    UXTB	R2, R6
0x5B22	0xB229    SXTH	R1, R5
0x5B24	0xB218    SXTH	R0, R3
0x5B26	0x2301    MOVS	R3, #1
0x5B28	0xF7FEFA26  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 893 :: 		
0x5B2C	0x4B4B    LDR	R3, [PC, #300]
0x5B2E	0x781B    LDRB	R3, [R3, #0]
0x5B30	0x085E    LSRS	R6, R3, #1
0x5B32	0xB2F6    UXTB	R6, R6
0x5B34	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5B38	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5B3C	0x1B1D    SUB	R5, R3, R4
0x5B3E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5B42	0xF9BD3014  LDRSH	R3, [SP, #20]
0x5B46	0x1B1B    SUB	R3, R3, R4
0x5B48	0xB2F2    UXTB	R2, R6
0x5B4A	0xB229    SXTH	R1, R5
0x5B4C	0xB218    SXTH	R0, R3
0x5B4E	0x2301    MOVS	R3, #1
0x5B50	0xF7FEFA12  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 894 :: 		
0x5B54	0x4B41    LDR	R3, [PC, #260]
0x5B56	0x781B    LDRB	R3, [R3, #0]
0x5B58	0x085E    LSRS	R6, R3, #1
0x5B5A	0xB2F6    UXTB	R6, R6
0x5B5C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5B60	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5B64	0x191D    ADDS	R5, R3, R4
0x5B66	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5B6A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5B6E	0x191C    ADDS	R4, R3, R4
0x5B70	0xB224    SXTH	R4, R4
0x5B72	0xF9BD300E  LDRSH	R3, [SP, #14]
0x5B76	0x1AE3    SUB	R3, R4, R3
0x5B78	0xB2F2    UXTB	R2, R6
0x5B7A	0xB229    SXTH	R1, R5
0x5B7C	0xB218    SXTH	R0, R3
0x5B7E	0x2301    MOVS	R3, #1
0x5B80	0xF7FEF9FA  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 895 :: 		
0x5B84	0x4B35    LDR	R3, [PC, #212]
0x5B86	0x781B    LDRB	R3, [R3, #0]
0x5B88	0x085E    LSRS	R6, R3, #1
0x5B8A	0xB2F6    UXTB	R6, R6
0x5B8C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5B90	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5B94	0x1B1D    SUB	R5, R3, R4
0x5B96	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5B9A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5B9E	0x191C    ADDS	R4, R3, R4
0x5BA0	0xB224    SXTH	R4, R4
0x5BA2	0xF9BD300E  LDRSH	R3, [SP, #14]
0x5BA6	0x1AE3    SUB	R3, R4, R3
0x5BA8	0xB2F2    UXTB	R2, R6
0x5BAA	0xB229    SXTH	R1, R5
0x5BAC	0xB218    SXTH	R0, R3
0x5BAE	0x2301    MOVS	R3, #1
0x5BB0	0xF7FEF9E2  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 896 :: 		
0x5BB4	0x4B29    LDR	R3, [PC, #164]
0x5BB6	0x781B    LDRB	R3, [R3, #0]
0x5BB8	0x085E    LSRS	R6, R3, #1
0x5BBA	0xB2F6    UXTB	R6, R6
0x5BBC	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5BC0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5BC4	0x191D    ADDS	R5, R3, R4
0x5BC6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5BCA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5BCE	0x1B1C    SUB	R4, R3, R4
0x5BD0	0xB224    SXTH	R4, R4
0x5BD2	0xF9BD300E  LDRSH	R3, [SP, #14]
0x5BD6	0x1AE3    SUB	R3, R4, R3
0x5BD8	0xB2F2    UXTB	R2, R6
0x5BDA	0xB229    SXTH	R1, R5
0x5BDC	0xB218    SXTH	R0, R3
0x5BDE	0x2301    MOVS	R3, #1
0x5BE0	0xF7FEF9CA  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 897 :: 		
0x5BE4	0x4B1D    LDR	R3, [PC, #116]
0x5BE6	0x781B    LDRB	R3, [R3, #0]
0x5BE8	0x085E    LSRS	R6, R3, #1
0x5BEA	0xB2F6    UXTB	R6, R6
0x5BEC	0xF9BD400C  LDRSH	R4, [SP, #12]
0x5BF0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5BF4	0x1B1D    SUB	R5, R3, R4
0x5BF6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5BFA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x5BFE	0x1B1C    SUB	R4, R3, R4
0x5C00	0xB224    SXTH	R4, R4
0x5C02	0xF9BD300E  LDRSH	R3, [SP, #14]
0x5C06	0x1AE3    SUB	R3, R4, R3
0x5C08	0xB2F2    UXTB	R2, R6
0x5C0A	0xB229    SXTH	R1, R5
0x5C0C	0xB218    SXTH	R0, R3
0x5C0E	0x2301    MOVS	R3, #1
0x5C10	0xF7FEF9B2  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 898 :: 		
L_TFT_Circle100:
;__Lib_TFT.c, 900 :: 		
0x5C14	0xF9BD3008  LDRSH	R3, [SP, #8]
0x5C18	0x2B00    CMP	R3, #0
0x5C1A	0xDA0B    BGE	L_TFT_Circle101
;__Lib_TFT.c, 901 :: 		
0x5C1C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x5C20	0x009B    LSLS	R3, R3, #2
0x5C22	0xB21B    SXTH	R3, R3
0x5C24	0x1D9C    ADDS	R4, R3, #6
0x5C26	0xB224    SXTH	R4, R4
0x5C28	0xF9BD3008  LDRSH	R3, [SP, #8]
0x5C2C	0x191B    ADDS	R3, R3, R4
0x5C2E	0xF8AD3008  STRH	R3, [SP, #8]
0x5C32	0xE020    B	L_TFT_Circle102
L_TFT_Circle101:
;__Lib_TFT.c, 903 :: 		
0x5C34	0xF9BD400A  LDRSH	R4, [SP, #10]
0x5C38	0xF9BD300C  LDRSH	R3, [SP, #12]
0x5C3C	0x1B1B    SUB	R3, R3, R4
0x5C3E	0xB21B    SXTH	R3, R3
0x5C40	0x009B    LSLS	R3, R3, #2
0x5C42	0xB21B    SXTH	R3, R3
0x5C44	0xF203040A  ADDW	R4, R3, #10
0x5C48	0xF000B80A  B	#20
0x5C4C	0x03322000  	__Lib_TFT_BrushEnabled+0
0x5C50	0x03342000  	__Lib_TFT_BrushColor+0
0x5C54	0x03332000  	__Lib_TFT_GradientEnabled+0
0x5C58	0x03302000  	__Lib_TFT_PenColor+0
0x5C5C	0x03272000  	__Lib_TFT_PenWidth+0
0x5C60	0xB224    SXTH	R4, R4
0x5C62	0xF9BD3008  LDRSH	R3, [SP, #8]
0x5C66	0x191B    ADDS	R3, R3, R4
0x5C68	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 904 :: 		
0x5C6C	0xF9BD300A  LDRSH	R3, [SP, #10]
0x5C70	0x1E5B    SUBS	R3, R3, #1
0x5C72	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_TFT.c, 905 :: 		
L_TFT_Circle102:
;__Lib_TFT.c, 906 :: 		
0x5C76	0xF9BD300C  LDRSH	R3, [SP, #12]
0x5C7A	0x1C5B    ADDS	R3, R3, #1
0x5C7C	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 907 :: 		
0x5C80	0xE66D    B	L_TFT_Circle96
L_TFT_Circle97:
;__Lib_TFT.c, 908 :: 		
L_TFT_Circle95:
;__Lib_TFT.c, 910 :: 		
0x5C82	0xF8BD4010  LDRH	R4, [SP, #16]
0x5C86	0x4B05    LDR	R3, [PC, #20]
0x5C88	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 911 :: 		
0x5C8A	0xF89D4012  LDRB	R4, [SP, #18]
0x5C8E	0x4B04    LDR	R3, [PC, #16]
0x5C90	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 912 :: 		
L_end_TFT_Circle:
0x5C92	0xF8DDE000  LDR	LR, [SP, #0]
0x5C96	0xB007    ADD	SP, SP, #28
0x5C98	0x4770    BX	LR
0x5C9A	0xBF00    NOP
0x5C9C	0x03342000  	__Lib_TFT_BrushColor+0
0x5CA0	0x03332000  	__Lib_TFT_GradientEnabled+0
; end of _TFT_Circle
__Lib_TFT__TFT_Circle_Fill:
;__Lib_TFT.c, 770 :: 		
; radius start address is: 8 (R2)
0x3F78	0xB089    SUB	SP, SP, #36
0x3F7A	0xF8CDE000  STR	LR, [SP, #0]
0x3F7E	0xF8AD0018  STRH	R0, [SP, #24]
0x3F82	0xF8AD101C  STRH	R1, [SP, #28]
0x3F86	0xF88D3020  STRB	R3, [SP, #32]
; radius end address is: 8 (R2)
; radius start address is: 8 (R2)
;__Lib_TFT.c, 775 :: 		
0x3F8A	0x4EE2    LDR	R6, [PC, #904]
0x3F8C	0x7834    LDRB	R4, [R6, #0]
0x3F8E	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 776 :: 		
0x3F92	0x4DE1    LDR	R5, [PC, #900]
0x3F94	0x882C    LDRH	R4, [R5, #0]
0x3F96	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 777 :: 		
0x3F9A	0x2401    MOVS	R4, #1
0x3F9C	0x7034    STRB	R4, [R6, #0]
;__Lib_TFT.c, 778 :: 		
0x3F9E	0x4CDF    LDR	R4, [PC, #892]
0x3FA0	0x8824    LDRH	R4, [R4, #0]
0x3FA2	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 780 :: 		
0x3FA4	0xF9BD4018  LDRSH	R4, [SP, #24]
0x3FA8	0x1AA4    SUB	R4, R4, R2
0x3FAA	0xB224    SXTH	R4, R4
0x3FAC	0x1C64    ADDS	R4, R4, #1
0x3FAE	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 781 :: 		
0x3FB2	0xF9BD4018  LDRSH	R4, [SP, #24]
0x3FB6	0x18A4    ADDS	R4, R4, R2
0x3FB8	0xB224    SXTH	R4, R4
0x3FBA	0x1E64    SUBS	R4, R4, #1
0x3FBC	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 782 :: 		
0x3FC0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x3FC4	0x1AA4    SUB	R4, R4, R2
0x3FC6	0xB224    SXTH	R4, R4
0x3FC8	0x1C64    ADDS	R4, R4, #1
0x3FCA	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 783 :: 		
0x3FCE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x3FD2	0x18A4    ADDS	R4, R4, R2
0x3FD4	0xB224    SXTH	R4, R4
0x3FD6	0x1E64    SUBS	R4, R4, #1
0x3FD8	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 786 :: 		
0x3FDC	0x2400    MOVS	R4, #0
0x3FDE	0xB224    SXTH	R4, R4
0x3FE0	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 787 :: 		
0x3FE4	0xF9BD5018  LDRSH	R5, [SP, #24]
0x3FE8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x3FEC	0x1B64    SUB	R4, R4, R5
0x3FEE	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 788 :: 		
0x3FF2	0xF8AD2006  STRH	R2, [SP, #6]
;__Lib_TFT.c, 789 :: 		
0x3FF6	0x0054    LSLS	R4, R2, #1
0x3FF8	0xB224    SXTH	R4, R4
; radius end address is: 8 (R2)
;__Lib_TFT.c, 790 :: 		
0x3FFA	0xF1C40403  RSB	R4, R4, #3
0x3FFE	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 791 :: 		
L___Lib_TFT__TFT_Circle_Fill83:
0x4002	0xF9BD4006  LDRSH	R4, [SP, #6]
0x4006	0x1C65    ADDS	R5, R4, #1
0x4008	0xB22D    SXTH	R5, R5
0x400A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x400E	0x42AC    CMP	R4, R5
0x4010	0xF280829B  BGE	L___Lib_TFT__TFT_Circle_Fill84
;__Lib_TFT.c, 792 :: 		
0x4014	0x4CC2    LDR	R4, [PC, #776]
0x4016	0x7824    LDRB	R4, [R4, #0]
0x4018	0x2C00    CMP	R4, #0
0x401A	0xF00081AE  BEQ	L___Lib_TFT__TFT_Circle_Fill85
;__Lib_TFT.c, 793 :: 		
0x401E	0x4CC1    LDR	R4, [PC, #772]
0x4020	0x7824    LDRB	R4, [R4, #0]
0x4022	0x2C00    CMP	R4, #0
0x4024	0xF04080CD  BNE	L___Lib_TFT__TFT_Circle_Fill86
;__Lib_TFT.c, 795 :: 		
0x4028	0xF9BD5010  LDRSH	R5, [SP, #16]
0x402C	0xF9BD4012  LDRSH	R4, [SP, #18]
0x4030	0x1B67    SUB	R7, R4, R5
0x4032	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4036	0xF9BD401C  LDRSH	R4, [SP, #28]
0x403A	0x1965    ADDS	R5, R4, R5
0x403C	0xB22D    SXTH	R5, R5
0x403E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x4042	0x1B2E    SUB	R6, R5, R4
0x4044	0x4CB8    LDR	R4, [PC, #736]
0x4046	0x8825    LDRH	R5, [R4, #0]
0x4048	0x4CB8    LDR	R4, [PC, #736]
0x404A	0x8824    LDRH	R4, [R4, #0]
0x404C	0xB2BB    UXTH	R3, R7
0x404E	0xB2B2    UXTH	R2, R6
0x4050	0xB2A9    UXTH	R1, R5
0x4052	0xB2A0    UXTH	R0, R4
0x4054	0xF7FEFB58  BL	_TFT_GetCurrentColor+0
0x4058	0x2101    MOVS	R1, #1
0x405A	0xF002FC5D  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 796 :: 		
0x405E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4062	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4066	0x1967    ADDS	R7, R4, R5
0x4068	0xF9BD5008  LDRSH	R5, [SP, #8]
0x406C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4070	0x1B66    SUB	R6, R4, R5
0x4072	0xF9BD5008  LDRSH	R5, [SP, #8]
0x4076	0xF9BD4018  LDRSH	R4, [SP, #24]
0x407A	0x1964    ADDS	R4, R4, R5
0x407C	0xB23A    SXTH	R2, R7
0x407E	0xB231    SXTH	R1, R6
0x4080	0xB220    SXTH	R0, R4
0x4082	0xF7FFF9E1  BL	_TFT_H_Line+0
;__Lib_TFT.c, 798 :: 		
0x4086	0xF9BD5010  LDRSH	R5, [SP, #16]
0x408A	0xF9BD4012  LDRSH	R4, [SP, #18]
0x408E	0x1B67    SUB	R7, R4, R5
0x4090	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4094	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4098	0x1B65    SUB	R5, R4, R5
0x409A	0xB22D    SXTH	R5, R5
0x409C	0xF9BD4010  LDRSH	R4, [SP, #16]
0x40A0	0x1B2E    SUB	R6, R5, R4
0x40A2	0x4CA1    LDR	R4, [PC, #644]
0x40A4	0x8825    LDRH	R5, [R4, #0]
0x40A6	0x4CA1    LDR	R4, [PC, #644]
0x40A8	0x8824    LDRH	R4, [R4, #0]
0x40AA	0xB2BB    UXTH	R3, R7
0x40AC	0xB2B2    UXTH	R2, R6
0x40AE	0xB2A9    UXTH	R1, R5
0x40B0	0xB2A0    UXTH	R0, R4
0x40B2	0xF7FEFB29  BL	_TFT_GetCurrentColor+0
0x40B6	0x2101    MOVS	R1, #1
0x40B8	0xF002FC2E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 799 :: 		
0x40BC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x40C0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x40C4	0x1B67    SUB	R7, R4, R5
0x40C6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x40CA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x40CE	0x1B66    SUB	R6, R4, R5
0x40D0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x40D4	0xF9BD4018  LDRSH	R4, [SP, #24]
0x40D8	0x1964    ADDS	R4, R4, R5
0x40DA	0xB23A    SXTH	R2, R7
0x40DC	0xB231    SXTH	R1, R6
0x40DE	0xB220    SXTH	R0, R4
0x40E0	0xF7FFF9B2  BL	_TFT_H_Line+0
;__Lib_TFT.c, 801 :: 		
0x40E4	0xF9BD5010  LDRSH	R5, [SP, #16]
0x40E8	0xF9BD4012  LDRSH	R4, [SP, #18]
0x40EC	0x1B67    SUB	R7, R4, R5
0x40EE	0xF9BD5008  LDRSH	R5, [SP, #8]
0x40F2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x40F6	0x1965    ADDS	R5, R4, R5
0x40F8	0xB22D    SXTH	R5, R5
0x40FA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x40FE	0x1B2E    SUB	R6, R5, R4
0x4100	0x4C89    LDR	R4, [PC, #548]
0x4102	0x8825    LDRH	R5, [R4, #0]
0x4104	0x4C89    LDR	R4, [PC, #548]
0x4106	0x8824    LDRH	R4, [R4, #0]
0x4108	0xB2BB    UXTH	R3, R7
0x410A	0xB2B2    UXTH	R2, R6
0x410C	0xB2A9    UXTH	R1, R5
0x410E	0xB2A0    UXTH	R0, R4
0x4110	0xF7FEFAFA  BL	_TFT_GetCurrentColor+0
0x4114	0x2101    MOVS	R1, #1
0x4116	0xF002FBFF  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 802 :: 		
0x411A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x411E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4122	0x1967    ADDS	R7, R4, R5
0x4124	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4128	0xF9BD401C  LDRSH	R4, [SP, #28]
0x412C	0x1B65    SUB	R5, R4, R5
0x412E	0xB22D    SXTH	R5, R5
0x4130	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4134	0x1B2E    SUB	R6, R5, R4
0x4136	0xF9BD5006  LDRSH	R5, [SP, #6]
0x413A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x413E	0x1965    ADDS	R5, R4, R5
0x4140	0xB22D    SXTH	R5, R5
0x4142	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4146	0x1B2C    SUB	R4, R5, R4
0x4148	0xB23A    SXTH	R2, R7
0x414A	0xB231    SXTH	R1, R6
0x414C	0xB220    SXTH	R0, R4
0x414E	0xF7FFF97B  BL	_TFT_H_Line+0
;__Lib_TFT.c, 804 :: 		
0x4152	0xF9BD5010  LDRSH	R5, [SP, #16]
0x4156	0xF9BD4012  LDRSH	R4, [SP, #18]
0x415A	0x1B67    SUB	R7, R4, R5
0x415C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x4160	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4164	0x1B65    SUB	R5, R4, R5
0x4166	0xB22D    SXTH	R5, R5
0x4168	0xF9BD4010  LDRSH	R4, [SP, #16]
0x416C	0x1B2E    SUB	R6, R5, R4
0x416E	0x4C6E    LDR	R4, [PC, #440]
0x4170	0x8825    LDRH	R5, [R4, #0]
0x4172	0x4C6E    LDR	R4, [PC, #440]
0x4174	0x8824    LDRH	R4, [R4, #0]
0x4176	0xB2BB    UXTH	R3, R7
0x4178	0xB2B2    UXTH	R2, R6
0x417A	0xB2A9    UXTH	R1, R5
0x417C	0xB2A0    UXTH	R0, R4
0x417E	0xF7FEFAC3  BL	_TFT_GetCurrentColor+0
0x4182	0x2101    MOVS	R1, #1
0x4184	0xF002FBC8  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 805 :: 		
0x4188	0xF9BD5008  LDRSH	R5, [SP, #8]
0x418C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4190	0x1B67    SUB	R7, R4, R5
0x4192	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4196	0xF9BD401C  LDRSH	R4, [SP, #28]
0x419A	0x1B65    SUB	R5, R4, R5
0x419C	0xB22D    SXTH	R5, R5
0x419E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x41A2	0x1B2E    SUB	R6, R5, R4
0x41A4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x41A8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x41AC	0x1965    ADDS	R5, R4, R5
0x41AE	0xB22D    SXTH	R5, R5
0x41B0	0xF9BD400A  LDRSH	R4, [SP, #10]
0x41B4	0x1B2C    SUB	R4, R5, R4
0x41B6	0xB23A    SXTH	R2, R7
0x41B8	0xB231    SXTH	R1, R6
0x41BA	0xB220    SXTH	R0, R4
0x41BC	0xF7FFF944  BL	_TFT_H_Line+0
;__Lib_TFT.c, 806 :: 		
0x41C0	0xE0DA    B	L___Lib_TFT__TFT_Circle_Fill87
L___Lib_TFT__TFT_Circle_Fill86:
;__Lib_TFT.c, 808 :: 		
0x41C2	0xF9BD500C  LDRSH	R5, [SP, #12]
0x41C6	0xF9BD400E  LDRSH	R4, [SP, #14]
0x41CA	0x1B67    SUB	R7, R4, R5
0x41CC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x41D0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x41D4	0x1965    ADDS	R5, R4, R5
0x41D6	0xB22D    SXTH	R5, R5
0x41D8	0xF9BD400C  LDRSH	R4, [SP, #12]
0x41DC	0x1B2E    SUB	R6, R5, R4
0x41DE	0x4C52    LDR	R4, [PC, #328]
0x41E0	0x8825    LDRH	R5, [R4, #0]
0x41E2	0x4C52    LDR	R4, [PC, #328]
0x41E4	0x8824    LDRH	R4, [R4, #0]
0x41E6	0xB2BB    UXTH	R3, R7
0x41E8	0xB2B2    UXTH	R2, R6
0x41EA	0xB2A9    UXTH	R1, R5
0x41EC	0xB2A0    UXTH	R0, R4
0x41EE	0xF7FEFA8B  BL	_TFT_GetCurrentColor+0
0x41F2	0x2101    MOVS	R1, #1
0x41F4	0xF002FB90  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 809 :: 		
0x41F8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x41FC	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4200	0x1967    ADDS	R7, R4, R5
0x4202	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4206	0xF9BD401C  LDRSH	R4, [SP, #28]
0x420A	0x1B66    SUB	R6, R4, R5
0x420C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4210	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4214	0x1964    ADDS	R4, R4, R5
0x4216	0xB23A    SXTH	R2, R7
0x4218	0xB231    SXTH	R1, R6
0x421A	0xB220    SXTH	R0, R4
0x421C	0xF7FFF9DE  BL	_TFT_V_Line+0
;__Lib_TFT.c, 811 :: 		
0x4220	0xF9BD500C  LDRSH	R5, [SP, #12]
0x4224	0xF9BD400E  LDRSH	R4, [SP, #14]
0x4228	0x1B67    SUB	R7, R4, R5
0x422A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x422E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4232	0x1B65    SUB	R5, R4, R5
0x4234	0xB22D    SXTH	R5, R5
0x4236	0xF9BD400C  LDRSH	R4, [SP, #12]
0x423A	0x1B2E    SUB	R6, R5, R4
0x423C	0x4C3A    LDR	R4, [PC, #232]
0x423E	0x8825    LDRH	R5, [R4, #0]
0x4240	0x4C3A    LDR	R4, [PC, #232]
0x4242	0x8824    LDRH	R4, [R4, #0]
0x4244	0xB2BB    UXTH	R3, R7
0x4246	0xB2B2    UXTH	R2, R6
0x4248	0xB2A9    UXTH	R1, R5
0x424A	0xB2A0    UXTH	R0, R4
0x424C	0xF7FEFA5C  BL	_TFT_GetCurrentColor+0
0x4250	0x2101    MOVS	R1, #1
0x4252	0xF002FB61  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 812 :: 		
0x4256	0xF9BD5008  LDRSH	R5, [SP, #8]
0x425A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x425E	0x1B67    SUB	R7, R4, R5
0x4260	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4264	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4268	0x1B66    SUB	R6, R4, R5
0x426A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x426E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4272	0x1964    ADDS	R4, R4, R5
0x4274	0xB23A    SXTH	R2, R7
0x4276	0xB231    SXTH	R1, R6
0x4278	0xB220    SXTH	R0, R4
0x427A	0xF7FFF9AF  BL	_TFT_V_Line+0
;__Lib_TFT.c, 814 :: 		
0x427E	0xF9BD500C  LDRSH	R5, [SP, #12]
0x4282	0xF9BD400E  LDRSH	R4, [SP, #14]
0x4286	0x1B67    SUB	R7, R4, R5
0x4288	0xF9BD5006  LDRSH	R5, [SP, #6]
0x428C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4290	0x1965    ADDS	R5, R4, R5
0x4292	0xB22D    SXTH	R5, R5
0x4294	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4298	0x1B2D    SUB	R5, R5, R4
0x429A	0xB22D    SXTH	R5, R5
0x429C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x42A0	0x1B2E    SUB	R6, R5, R4
0x42A2	0x4C21    LDR	R4, [PC, #132]
0x42A4	0x8825    LDRH	R5, [R4, #0]
0x42A6	0x4C21    LDR	R4, [PC, #132]
0x42A8	0x8824    LDRH	R4, [R4, #0]
0x42AA	0xB2BB    UXTH	R3, R7
0x42AC	0xB2B2    UXTH	R2, R6
0x42AE	0xB2A9    UXTH	R1, R5
0x42B0	0xB2A0    UXTH	R0, R4
0x42B2	0xF7FEFA29  BL	_TFT_GetCurrentColor+0
0x42B6	0x2101    MOVS	R1, #1
0x42B8	0xF002FB2E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 815 :: 		
0x42BC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x42C0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x42C4	0x1965    ADDS	R5, R4, R5
0x42C6	0xB22D    SXTH	R5, R5
0x42C8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x42CC	0x1B2F    SUB	R7, R5, R4
0x42CE	0xF9BD5008  LDRSH	R5, [SP, #8]
0x42D2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x42D6	0x1B66    SUB	R6, R4, R5
0x42D8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x42DC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x42E0	0x1964    ADDS	R4, R4, R5
0x42E2	0xB23A    SXTH	R2, R7
0x42E4	0xB231    SXTH	R1, R6
0x42E6	0xB220    SXTH	R0, R4
0x42E8	0xF7FFF978  BL	_TFT_V_Line+0
;__Lib_TFT.c, 817 :: 		
0x42EC	0xF9BD500C  LDRSH	R5, [SP, #12]
0x42F0	0xF9BD400E  LDRSH	R4, [SP, #14]
0x42F4	0x1B67    SUB	R7, R4, R5
0x42F6	0xF9BD5006  LDRSH	R5, [SP, #6]
0x42FA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x42FE	0x1B65    SUB	R5, R4, R5
0x4300	0xB22D    SXTH	R5, R5
0x4302	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4306	0x1B2D    SUB	R5, R5, R4
0x4308	0xB22D    SXTH	R5, R5
0x430A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x430E	0x1B2E    SUB	R6, R5, R4
0x4310	0x4C05    LDR	R4, [PC, #20]
0x4312	0xE00D    B	#26
0x4314	0x03272000  	__Lib_TFT_PenWidth+0
0x4318	0x03302000  	__Lib_TFT_PenColor+0
0x431C	0x03342000  	__Lib_TFT_BrushColor+0
0x4320	0x03332000  	__Lib_TFT_GradientEnabled+0
0x4324	0x03362000  	__Lib_TFT_GradientOrientation+0
0x4328	0x033A2000  	__Lib_TFT_GradColorTo+0
0x432C	0x03382000  	__Lib_TFT_GradColorFrom+0
0x4330	0x8825    LDRH	R5, [R4, #0]
0x4332	0x4C8C    LDR	R4, [PC, #560]
0x4334	0x8824    LDRH	R4, [R4, #0]
0x4336	0xB2BB    UXTH	R3, R7
0x4338	0xB2B2    UXTH	R2, R6
0x433A	0xB2A9    UXTH	R1, R5
0x433C	0xB2A0    UXTH	R0, R4
0x433E	0xF7FEF9E3  BL	_TFT_GetCurrentColor+0
0x4342	0x2101    MOVS	R1, #1
0x4344	0xF002FAE8  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 818 :: 		
0x4348	0xF9BD5006  LDRSH	R5, [SP, #6]
0x434C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4350	0x1B65    SUB	R5, R4, R5
0x4352	0xB22D    SXTH	R5, R5
0x4354	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4358	0x1B2F    SUB	R7, R5, R4
0x435A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x435E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4362	0x1B66    SUB	R6, R4, R5
0x4364	0xF9BD5008  LDRSH	R5, [SP, #8]
0x4368	0xF9BD401C  LDRSH	R4, [SP, #28]
0x436C	0x1964    ADDS	R4, R4, R5
0x436E	0xB23A    SXTH	R2, R7
0x4370	0xB231    SXTH	R1, R6
0x4372	0xB220    SXTH	R0, R4
0x4374	0xF7FFF932  BL	_TFT_V_Line+0
;__Lib_TFT.c, 819 :: 		
L___Lib_TFT__TFT_Circle_Fill87:
;__Lib_TFT.c, 820 :: 		
0x4378	0xE0BC    B	L___Lib_TFT__TFT_Circle_Fill88
L___Lib_TFT__TFT_Circle_Fill85:
;__Lib_TFT.c, 821 :: 		
0x437A	0xF89D4020  LDRB	R4, [SP, #32]
0x437E	0x2C00    CMP	R4, #0
0x4380	0xD158    BNE	L___Lib_TFT__TFT_Circle_Fill89
;__Lib_TFT.c, 823 :: 		
0x4382	0xF9BD5008  LDRSH	R5, [SP, #8]
0x4386	0xF9BD4018  LDRSH	R4, [SP, #24]
0x438A	0x1967    ADDS	R7, R4, R5
0x438C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4390	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4394	0x1B66    SUB	R6, R4, R5
0x4396	0xF9BD5006  LDRSH	R5, [SP, #6]
0x439A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x439E	0x1964    ADDS	R4, R4, R5
0x43A0	0xB23A    SXTH	R2, R7
0x43A2	0xB231    SXTH	R1, R6
0x43A4	0xB220    SXTH	R0, R4
0x43A6	0xF7FFF919  BL	_TFT_V_Line+0
;__Lib_TFT.c, 824 :: 		
0x43AA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x43AE	0xF9BD4018  LDRSH	R4, [SP, #24]
0x43B2	0x1B67    SUB	R7, R4, R5
0x43B4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x43B8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x43BC	0x1B66    SUB	R6, R4, R5
0x43BE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x43C2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x43C6	0x1964    ADDS	R4, R4, R5
0x43C8	0xB23A    SXTH	R2, R7
0x43CA	0xB231    SXTH	R1, R6
0x43CC	0xB220    SXTH	R0, R4
0x43CE	0xF7FFF905  BL	_TFT_V_Line+0
;__Lib_TFT.c, 825 :: 		
0x43D2	0xF9BD5006  LDRSH	R5, [SP, #6]
0x43D6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x43DA	0x1965    ADDS	R5, R4, R5
0x43DC	0xB22D    SXTH	R5, R5
0x43DE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x43E2	0x1B2F    SUB	R7, R5, R4
0x43E4	0xF9BD5008  LDRSH	R5, [SP, #8]
0x43E8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x43EC	0x1B66    SUB	R6, R4, R5
0x43EE	0xF9BD5008  LDRSH	R5, [SP, #8]
0x43F2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x43F6	0x1964    ADDS	R4, R4, R5
0x43F8	0xB23A    SXTH	R2, R7
0x43FA	0xB231    SXTH	R1, R6
0x43FC	0xB220    SXTH	R0, R4
0x43FE	0xF7FFF8ED  BL	_TFT_V_Line+0
;__Lib_TFT.c, 826 :: 		
0x4402	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4406	0xF9BD401C  LDRSH	R4, [SP, #28]
0x440A	0x1B65    SUB	R5, R4, R5
0x440C	0xB22D    SXTH	R5, R5
0x440E	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4412	0x1B2F    SUB	R7, R5, R4
0x4414	0xF9BD5008  LDRSH	R5, [SP, #8]
0x4418	0xF9BD401C  LDRSH	R4, [SP, #28]
0x441C	0x1B66    SUB	R6, R4, R5
0x441E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x4422	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4426	0x1964    ADDS	R4, R4, R5
0x4428	0xB23A    SXTH	R2, R7
0x442A	0xB231    SXTH	R1, R6
0x442C	0xB220    SXTH	R0, R4
0x442E	0xF7FFF8D5  BL	_TFT_V_Line+0
;__Lib_TFT.c, 827 :: 		
0x4432	0xE05F    B	L___Lib_TFT__TFT_Circle_Fill90
L___Lib_TFT__TFT_Circle_Fill89:
;__Lib_TFT.c, 829 :: 		
0x4434	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4438	0xF9BD401C  LDRSH	R4, [SP, #28]
0x443C	0x1967    ADDS	R7, R4, R5
0x443E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x4442	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4446	0x1B66    SUB	R6, R4, R5
0x4448	0xF9BD5008  LDRSH	R5, [SP, #8]
0x444C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4450	0x1964    ADDS	R4, R4, R5
0x4452	0xB23A    SXTH	R2, R7
0x4454	0xB231    SXTH	R1, R6
0x4456	0xB220    SXTH	R0, R4
0x4458	0xF7FEFFF6  BL	_TFT_H_Line+0
;__Lib_TFT.c, 830 :: 		
0x445C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4460	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4464	0x1B67    SUB	R7, R4, R5
0x4466	0xF9BD5008  LDRSH	R5, [SP, #8]
0x446A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x446E	0x1B66    SUB	R6, R4, R5
0x4470	0xF9BD5008  LDRSH	R5, [SP, #8]
0x4474	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4478	0x1964    ADDS	R4, R4, R5
0x447A	0xB23A    SXTH	R2, R7
0x447C	0xB231    SXTH	R1, R6
0x447E	0xB220    SXTH	R0, R4
0x4480	0xF7FEFFE2  BL	_TFT_H_Line+0
;__Lib_TFT.c, 831 :: 		
0x4484	0xF9BD5008  LDRSH	R5, [SP, #8]
0x4488	0xF9BD401C  LDRSH	R4, [SP, #28]
0x448C	0x1967    ADDS	R7, R4, R5
0x448E	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4492	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4496	0x1B65    SUB	R5, R4, R5
0x4498	0xB22D    SXTH	R5, R5
0x449A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x449E	0x1B2E    SUB	R6, R5, R4
0x44A0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x44A4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x44A8	0x1965    ADDS	R5, R4, R5
0x44AA	0xB22D    SXTH	R5, R5
0x44AC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x44B0	0x1B2C    SUB	R4, R5, R4
0x44B2	0xB23A    SXTH	R2, R7
0x44B4	0xB231    SXTH	R1, R6
0x44B6	0xB220    SXTH	R0, R4
0x44B8	0xF7FEFFC6  BL	_TFT_H_Line+0
;__Lib_TFT.c, 832 :: 		
0x44BC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x44C0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x44C4	0x1B67    SUB	R7, R4, R5
0x44C6	0xF9BD5006  LDRSH	R5, [SP, #6]
0x44CA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x44CE	0x1B65    SUB	R5, R4, R5
0x44D0	0xB22D    SXTH	R5, R5
0x44D2	0xF9BD400A  LDRSH	R4, [SP, #10]
0x44D6	0x1B2E    SUB	R6, R5, R4
0x44D8	0xF9BD5006  LDRSH	R5, [SP, #6]
0x44DC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x44E0	0x1965    ADDS	R5, R4, R5
0x44E2	0xB22D    SXTH	R5, R5
0x44E4	0xF9BD400A  LDRSH	R4, [SP, #10]
0x44E8	0x1B2C    SUB	R4, R5, R4
0x44EA	0xB23A    SXTH	R2, R7
0x44EC	0xB231    SXTH	R1, R6
0x44EE	0xB220    SXTH	R0, R4
0x44F0	0xF7FEFFAA  BL	_TFT_H_Line+0
;__Lib_TFT.c, 833 :: 		
L___Lib_TFT__TFT_Circle_Fill90:
;__Lib_TFT.c, 834 :: 		
L___Lib_TFT__TFT_Circle_Fill88:
;__Lib_TFT.c, 836 :: 		
0x44F4	0xF9BD4004  LDRSH	R4, [SP, #4]
0x44F8	0x2C00    CMP	R4, #0
0x44FA	0xDA0B    BGE	L___Lib_TFT__TFT_Circle_Fill91
;__Lib_TFT.c, 837 :: 		
0x44FC	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4500	0x00A4    LSLS	R4, R4, #2
0x4502	0xB224    SXTH	R4, R4
0x4504	0x1DA5    ADDS	R5, R4, #6
0x4506	0xB22D    SXTH	R5, R5
0x4508	0xF9BD4004  LDRSH	R4, [SP, #4]
0x450C	0x1964    ADDS	R4, R4, R5
0x450E	0xF8AD4004  STRH	R4, [SP, #4]
0x4512	0xE014    B	L___Lib_TFT__TFT_Circle_Fill92
L___Lib_TFT__TFT_Circle_Fill91:
;__Lib_TFT.c, 839 :: 		
0x4514	0xF9BD5006  LDRSH	R5, [SP, #6]
0x4518	0xF9BD4008  LDRSH	R4, [SP, #8]
0x451C	0x1B64    SUB	R4, R4, R5
0x451E	0xB224    SXTH	R4, R4
0x4520	0x00A4    LSLS	R4, R4, #2
0x4522	0xB224    SXTH	R4, R4
0x4524	0xF204050A  ADDW	R5, R4, #10
0x4528	0xB22D    SXTH	R5, R5
0x452A	0xF9BD4004  LDRSH	R4, [SP, #4]
0x452E	0x1964    ADDS	R4, R4, R5
0x4530	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 840 :: 		
0x4534	0xF9BD4006  LDRSH	R4, [SP, #6]
0x4538	0x1E64    SUBS	R4, R4, #1
0x453A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 841 :: 		
L___Lib_TFT__TFT_Circle_Fill92:
;__Lib_TFT.c, 842 :: 		
0x453E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4542	0x1C64    ADDS	R4, R4, #1
0x4544	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 843 :: 		
0x4548	0xE55B    B	L___Lib_TFT__TFT_Circle_Fill83
L___Lib_TFT__TFT_Circle_Fill84:
;__Lib_TFT.c, 845 :: 		
0x454A	0xF89D5014  LDRB	R5, [SP, #20]
0x454E	0x4C06    LDR	R4, [PC, #24]
0x4550	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 846 :: 		
0x4552	0xF8BD5016  LDRH	R5, [SP, #22]
0x4556	0x4C05    LDR	R4, [PC, #20]
0x4558	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 847 :: 		
L_end__TFT_Circle_Fill:
0x455A	0xF8DDE000  LDR	LR, [SP, #0]
0x455E	0xB009    ADD	SP, SP, #36
0x4560	0x4770    BX	LR
0x4562	0xBF00    NOP
0x4564	0x03382000  	__Lib_TFT_GradColorFrom+0
0x4568	0x03272000  	__Lib_TFT_PenWidth+0
0x456C	0x03302000  	__Lib_TFT_PenColor+0
; end of __Lib_TFT__TFT_Circle_Fill
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x2708	0xB083    SUB	SP, SP, #12
0x270A	0xF8CDE000  STR	LR, [SP, #0]
0x270E	0xB287    UXTH	R7, R0
0x2710	0xFA1FF881  UXTH	R8, R1
0x2714	0xFA1FF982  UXTH	R9, R2
0x2718	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x271C	0xF1B90F00  CMP	R9, #0
0x2720	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x2722	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x2724	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x2726	0x45D1    CMP	R9, R10
0x2728	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x272A	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x272E	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x2730	0xAE02    ADD	R6, SP, #8
0x2732	0xF10D0506  ADD	R5, SP, #6
0x2736	0xAC01    ADD	R4, SP, #4
0x2738	0x4633    MOV	R3, R6
0x273A	0x462A    MOV	R2, R5
0x273C	0x4621    MOV	R1, R4
0x273E	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x2740	0xF7FFFD00  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x2744	0xF10D0609  ADD	R6, SP, #9
0x2748	0xF10D0507  ADD	R5, SP, #7
0x274C	0xF10D0405  ADD	R4, SP, #5
0x2750	0x4633    MOV	R3, R6
0x2752	0x462A    MOV	R2, R5
0x2754	0x4621    MOV	R1, R4
0x2756	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x275A	0xF7FFFCF3  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x275E	0xFA1FF689  UXTH	R6, R9
0x2762	0xF89D5005  LDRB	R5, [SP, #5]
0x2766	0xF89D4004  LDRB	R4, [SP, #4]
0x276A	0x1B2C    SUB	R4, R5, R4
0x276C	0xB224    SXTH	R4, R4
0x276E	0x4374    MULS	R4, R6, R4
0x2770	0xFB94F5FA  SDIV	R5, R4, R10
0x2774	0xF89D4004  LDRB	R4, [SP, #4]
0x2778	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x277C	0xFA1FF689  UXTH	R6, R9
0x2780	0xF89D5007  LDRB	R5, [SP, #7]
0x2784	0xF89D4006  LDRB	R4, [SP, #6]
0x2788	0x1B2C    SUB	R4, R5, R4
0x278A	0xB224    SXTH	R4, R4
0x278C	0x4374    MULS	R4, R6, R4
0x278E	0xFB94F5FA  SDIV	R5, R4, R10
0x2792	0xF89D4006  LDRB	R4, [SP, #6]
0x2796	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x2798	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x279C	0xF89D5009  LDRB	R5, [SP, #9]
0x27A0	0xF89D4008  LDRB	R4, [SP, #8]
0x27A4	0x1B2C    SUB	R4, R5, R4
0x27A6	0xB224    SXTH	R4, R4
0x27A8	0x4374    MULS	R4, R6, R4
0x27AA	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x27AE	0xF89D4008  LDRB	R4, [SP, #8]
0x27B2	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x27B4	0xB2E2    UXTB	R2, R4
0x27B6	0xB2F9    UXTB	R1, R7
0x27B8	0xFA5FF088  UXTB	R0, R8
0x27BC	0xF7FFFCD0  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x27C0	0xF8DDE000  LDR	LR, [SP, #0]
0x27C4	0xB003    ADD	SP, SP, #12
0x27C6	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x2144	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x2146	0x0AC4    LSRS	R4, R0, #11
0x2148	0xB2A4    UXTH	R4, R4
0x214A	0x00E4    LSLS	R4, R4, #3
0x214C	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x214E	0x0944    LSRS	R4, R0, #5
0x2150	0xB2A4    UXTH	R4, R4
0x2152	0x00A4    LSLS	R4, R4, #2
0x2154	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x2156	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x2158	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x215A	0xB001    ADD	SP, SP, #4
0x215C	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x2160	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x2162	0x08C3    LSRS	R3, R0, #3
0x2164	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x2166	0x02DC    LSLS	R4, R3, #11
0x2168	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x216A	0x088B    LSRS	R3, R1, #2
0x216C	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x216E	0x015B    LSLS	R3, R3, #5
0x2170	0xB29B    UXTH	R3, R3
0x2172	0x431C    ORRS	R4, R3
0x2174	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x2176	0x08D3    LSRS	R3, R2, #3
0x2178	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x217A	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x217E	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x2180	0xB001    ADD	SP, SP, #4
0x2182	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size [2]
0x01CE	0x0000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size
;__Lib_USB_32F10x_CL.c,261 :: __Lib_USB_32F10x_CL_emptyStr [1]
0x01D6	0x00 ;__Lib_USB_32F10x_CL_emptyStr+0
; end of __Lib_USB_32F10x_CL_emptyStr
;USBdsc.c,126 :: _strd1 [4]
0x231C	0x04090304 ;_strd1+0
; end of _strd1
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL__USB_Stop_Waiting [4]
0x4FFC	0x00000000 ;?ICS__Lib_USB_32F10x_CL__USB_Stop_Waiting+0
; end of ?ICS__Lib_USB_32F10x_CL__USB_Stop_Waiting
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x74C0	0x00200000 ;_TFT_defaultFont+0
0x74C4	0x0010007F ;_TFT_defaultFont+4
0x74C8	0x00018801 ;_TFT_defaultFont+8
0x74CC	0x00019803 ;_TFT_defaultFont+12
0x74D0	0x0001A805 ;_TFT_defaultFont+16
0x74D4	0x0001B808 ;_TFT_defaultFont+20
0x74D8	0x0001C807 ;_TFT_defaultFont+24
0x74DC	0x0001D80D ;_TFT_defaultFont+28
0x74E0	0x0001F80A ;_TFT_defaultFont+32
0x74E4	0x00021803 ;_TFT_defaultFont+36
0x74E8	0x00022805 ;_TFT_defaultFont+40
0x74EC	0x00023805 ;_TFT_defaultFont+44
0x74F0	0x00024807 ;_TFT_defaultFont+48
0x74F4	0x00025809 ;_TFT_defaultFont+52
0x74F8	0x00027803 ;_TFT_defaultFont+56
0x74FC	0x00028805 ;_TFT_defaultFont+60
0x7500	0x00029803 ;_TFT_defaultFont+64
0x7504	0x0002A806 ;_TFT_defaultFont+68
0x7508	0x0002B807 ;_TFT_defaultFont+72
0x750C	0x0002C807 ;_TFT_defaultFont+76
0x7510	0x0002D807 ;_TFT_defaultFont+80
0x7514	0x0002E807 ;_TFT_defaultFont+84
0x7518	0x0002F807 ;_TFT_defaultFont+88
0x751C	0x00030807 ;_TFT_defaultFont+92
0x7520	0x00031807 ;_TFT_defaultFont+96
0x7524	0x00032807 ;_TFT_defaultFont+100
0x7528	0x00033807 ;_TFT_defaultFont+104
0x752C	0x00034807 ;_TFT_defaultFont+108
0x7530	0x00035803 ;_TFT_defaultFont+112
0x7534	0x00036803 ;_TFT_defaultFont+116
0x7538	0x00037809 ;_TFT_defaultFont+120
0x753C	0x00039809 ;_TFT_defaultFont+124
0x7540	0x0003B809 ;_TFT_defaultFont+128
0x7544	0x0003D806 ;_TFT_defaultFont+132
0x7548	0x0003E809 ;_TFT_defaultFont+136
0x754C	0x00040809 ;_TFT_defaultFont+140
0x7550	0x00042807 ;_TFT_defaultFont+144
0x7554	0x00043807 ;_TFT_defaultFont+148
0x7558	0x00044808 ;_TFT_defaultFont+152
0x755C	0x00045806 ;_TFT_defaultFont+156
0x7560	0x00046806 ;_TFT_defaultFont+160
0x7564	0x00047807 ;_TFT_defaultFont+164
0x7568	0x00048808 ;_TFT_defaultFont+168
0x756C	0x00049804 ;_TFT_defaultFont+172
0x7570	0x0004A805 ;_TFT_defaultFont+176
0x7574	0x0004B807 ;_TFT_defaultFont+180
0x7578	0x0004C806 ;_TFT_defaultFont+184
0x757C	0x0004D80A ;_TFT_defaultFont+188
0x7580	0x0004F807 ;_TFT_defaultFont+192
0x7584	0x00050808 ;_TFT_defaultFont+196
0x7588	0x00051807 ;_TFT_defaultFont+200
0x758C	0x00052808 ;_TFT_defaultFont+204
0x7590	0x00053808 ;_TFT_defaultFont+208
0x7594	0x00054807 ;_TFT_defaultFont+212
0x7598	0x00055806 ;_TFT_defaultFont+216
0x759C	0x00056807 ;_TFT_defaultFont+220
0x75A0	0x00057808 ;_TFT_defaultFont+224
0x75A4	0x0005880C ;_TFT_defaultFont+228
0x75A8	0x0005A808 ;_TFT_defaultFont+232
0x75AC	0x0005B808 ;_TFT_defaultFont+236
0x75B0	0x0005C806 ;_TFT_defaultFont+240
0x75B4	0x0005D805 ;_TFT_defaultFont+244
0x75B8	0x0005E806 ;_TFT_defaultFont+248
0x75BC	0x0005F805 ;_TFT_defaultFont+252
0x75C0	0x00060809 ;_TFT_defaultFont+256
0x75C4	0x00062808 ;_TFT_defaultFont+260
0x75C8	0x00063805 ;_TFT_defaultFont+264
0x75CC	0x00064807 ;_TFT_defaultFont+268
0x75D0	0x00065807 ;_TFT_defaultFont+272
0x75D4	0x00066806 ;_TFT_defaultFont+276
0x75D8	0x00067807 ;_TFT_defaultFont+280
0x75DC	0x00068807 ;_TFT_defaultFont+284
0x75E0	0x00069805 ;_TFT_defaultFont+288
0x75E4	0x0006A807 ;_TFT_defaultFont+292
0x75E8	0x0006B807 ;_TFT_defaultFont+296
0x75EC	0x0006C802 ;_TFT_defaultFont+300
0x75F0	0x0006D803 ;_TFT_defaultFont+304
0x75F4	0x0006E806 ;_TFT_defaultFont+308
0x75F8	0x0006F802 ;_TFT_defaultFont+312
0x75FC	0x0007080A ;_TFT_defaultFont+316
0x7600	0x00072807 ;_TFT_defaultFont+320
0x7604	0x00073807 ;_TFT_defaultFont+324
0x7608	0x00074807 ;_TFT_defaultFont+328
0x760C	0x00075807 ;_TFT_defaultFont+332
0x7610	0x00076805 ;_TFT_defaultFont+336
0x7614	0x00077806 ;_TFT_defaultFont+340
0x7618	0x00078805 ;_TFT_defaultFont+344
0x761C	0x00079807 ;_TFT_defaultFont+348
0x7620	0x0007A807 ;_TFT_defaultFont+352
0x7624	0x0007B80A ;_TFT_defaultFont+356
0x7628	0x0007D806 ;_TFT_defaultFont+360
0x762C	0x0007E807 ;_TFT_defaultFont+364
0x7630	0x0007F806 ;_TFT_defaultFont+368
0x7634	0x00080806 ;_TFT_defaultFont+372
0x7638	0x00081804 ;_TFT_defaultFont+376
0x763C	0x00082806 ;_TFT_defaultFont+380
0x7640	0x0008380A ;_TFT_defaultFont+384
0x7644	0x0008580B ;_TFT_defaultFont+388
0x7648	0x00000000 ;_TFT_defaultFont+392
0x764C	0x00000000 ;_TFT_defaultFont+396
0x7650	0x00000000 ;_TFT_defaultFont+400
0x7654	0x00000000 ;_TFT_defaultFont+404
0x7658	0x00000000 ;_TFT_defaultFont+408
0x765C	0x06060606 ;_TFT_defaultFont+412
0x7660	0x06000606 ;_TFT_defaultFont+416
0x7664	0x00000006 ;_TFT_defaultFont+420
0x7668	0x1B000000 ;_TFT_defaultFont+424
0x766C	0x001B1B1B ;_TFT_defaultFont+428
0x7670	0x00000000 ;_TFT_defaultFont+432
0x7674	0x00000000 ;_TFT_defaultFont+436
0x7678	0x00000000 ;_TFT_defaultFont+440
0x767C	0xFEFE4848 ;_TFT_defaultFont+444
0x7680	0x127F7F24 ;_TFT_defaultFont+448
0x7684	0x00000012 ;_TFT_defaultFont+452
0x7688	0x08080000 ;_TFT_defaultFont+456
0x768C	0x0B0B4B3E ;_TFT_defaultFont+460
0x7690	0x6968683E ;_TFT_defaultFont+464
0x7694	0x0008083E ;_TFT_defaultFont+468
0x7698	0x00000000 ;_TFT_defaultFont+472
0x769C	0x00000000 ;_TFT_defaultFont+476
0x76A0	0x0233001E ;_TFT_defaultFont+480
0x76A4	0x00B30133 ;_TFT_defaultFont+484
0x76A8	0x19A00F5E ;_TFT_defaultFont+488
0x76AC	0x19881990 ;_TFT_defaultFont+492
0x76B0	0x00000F00 ;_TFT_defaultFont+496
0x76B4	0x00000000 ;_TFT_defaultFont+500
0x76B8	0x00000000 ;_TFT_defaultFont+504
0x76BC	0x00000000 ;_TFT_defaultFont+508
0x76C0	0x0066003C ;_TFT_defaultFont+512
0x76C4	0x00660066 ;_TFT_defaultFont+516
0x76C8	0x0366033C ;_TFT_defaultFont+520
0x76CC	0x00C601C6 ;_TFT_defaultFont+524
0x76D0	0x000003BC ;_TFT_defaultFont+528
0x76D4	0x00000000 ;_TFT_defaultFont+532
0x76D8	0x06000000 ;_TFT_defaultFont+536
0x76DC	0x00060606 ;_TFT_defaultFont+540
0x76E0	0x00000000 ;_TFT_defaultFont+544
0x76E4	0x00000000 ;_TFT_defaultFont+548
0x76E8	0x18000000 ;_TFT_defaultFont+552
0x76EC	0x06060C0C ;_TFT_defaultFont+556
0x76F0	0x06060606 ;_TFT_defaultFont+560
0x76F4	0x180C0C06 ;_TFT_defaultFont+564
0x76F8	0x06000000 ;_TFT_defaultFont+568
0x76FC	0x18180C0C ;_TFT_defaultFont+572
0x7700	0x18181818 ;_TFT_defaultFont+576
0x7704	0x060C0C18 ;_TFT_defaultFont+580
0x7708	0x18000000 ;_TFT_defaultFont+584
0x770C	0x185A3C5A ;_TFT_defaultFont+588
0x7710	0x00000000 ;_TFT_defaultFont+592
0x7714	0x00000000 ;_TFT_defaultFont+596
0x7718	0x00000000 ;_TFT_defaultFont+600
0x771C	0x00000000 ;_TFT_defaultFont+604
0x7720	0x00200000 ;_TFT_defaultFont+608
0x7724	0x00200020 ;_TFT_defaultFont+612
0x7728	0x002001FC ;_TFT_defaultFont+616
0x772C	0x00200020 ;_TFT_defaultFont+620
0x7730	0x00000000 ;_TFT_defaultFont+624
0x7734	0x00000000 ;_TFT_defaultFont+628
0x7738	0x00000000 ;_TFT_defaultFont+632
0x773C	0x00000000 ;_TFT_defaultFont+636
0x7740	0x06000000 ;_TFT_defaultFont+640
0x7744	0x00030306 ;_TFT_defaultFont+644
0x7748	0x00000000 ;_TFT_defaultFont+648
0x774C	0x00000000 ;_TFT_defaultFont+652
0x7750	0x0000001F ;_TFT_defaultFont+656
0x7754	0x00000000 ;_TFT_defaultFont+660
0x7758	0x00000000 ;_TFT_defaultFont+664
0x775C	0x00000000 ;_TFT_defaultFont+668
0x7760	0x06000000 ;_TFT_defaultFont+672
0x7764	0x00000006 ;_TFT_defaultFont+676
0x7768	0x20000000 ;_TFT_defaultFont+680
0x776C	0x08101020 ;_TFT_defaultFont+684
0x7770	0x02040408 ;_TFT_defaultFont+688
0x7774	0x00010102 ;_TFT_defaultFont+692
0x7778	0x00000000 ;_TFT_defaultFont+696
0x777C	0x6363633E ;_TFT_defaultFont+700
0x7780	0x63636363 ;_TFT_defaultFont+704
0x7784	0x0000003E ;_TFT_defaultFont+708
0x7788	0x00000000 ;_TFT_defaultFont+712
0x778C	0x18181E18 ;_TFT_defaultFont+716
0x7790	0x18181818 ;_TFT_defaultFont+720
0x7794	0x0000007E ;_TFT_defaultFont+724
0x7798	0x00000000 ;_TFT_defaultFont+728
0x779C	0x6061613E ;_TFT_defaultFont+732
0x77A0	0x060C1830 ;_TFT_defaultFont+736
0x77A4	0x0000007F ;_TFT_defaultFont+740
0x77A8	0x00000000 ;_TFT_defaultFont+744
0x77AC	0x6060613E ;_TFT_defaultFont+748
0x77B0	0x6160603C ;_TFT_defaultFont+752
0x77B4	0x0000003E ;_TFT_defaultFont+756
0x77B8	0x00000000 ;_TFT_defaultFont+760
0x77BC	0x32343830 ;_TFT_defaultFont+764
0x77C0	0x30307F31 ;_TFT_defaultFont+768
0x77C4	0x00000030 ;_TFT_defaultFont+772
0x77C8	0x00000000 ;_TFT_defaultFont+776
0x77CC	0x3E06067E ;_TFT_defaultFont+780
0x77D0	0x61606060 ;_TFT_defaultFont+784
0x77D4	0x0000003E ;_TFT_defaultFont+788
0x77D8	0x00000000 ;_TFT_defaultFont+792
0x77DC	0x3F03063C ;_TFT_defaultFont+796
0x77E0	0x63636363 ;_TFT_defaultFont+800
0x77E4	0x0000003E ;_TFT_defaultFont+804
0x77E8	0x00000000 ;_TFT_defaultFont+808
0x77EC	0x3030607F ;_TFT_defaultFont+812
0x77F0	0x0C0C1818 ;_TFT_defaultFont+816
0x77F4	0x0000000C ;_TFT_defaultFont+820
0x77F8	0x00000000 ;_TFT_defaultFont+824
0x77FC	0x6363633E ;_TFT_defaultFont+828
0x7800	0x6363633E ;_TFT_defaultFont+832
0x7804	0x0000003E ;_TFT_defaultFont+836
0x7808	0x00000000 ;_TFT_defaultFont+840
0x780C	0x6363633E ;_TFT_defaultFont+844
0x7810	0x30607E63 ;_TFT_defaultFont+848
0x7814	0x0000001E ;_TFT_defaultFont+852
0x7818	0x00000000 ;_TFT_defaultFont+856
0x781C	0x06060000 ;_TFT_defaultFont+860
0x7820	0x06000000 ;_TFT_defaultFont+864
0x7824	0x00000006 ;_TFT_defaultFont+868
0x7828	0x00000000 ;_TFT_defaultFont+872
0x782C	0x06060000 ;_TFT_defaultFont+876
0x7830	0x06000000 ;_TFT_defaultFont+880
0x7834	0x00030306 ;_TFT_defaultFont+884
0x7838	0x00000000 ;_TFT_defaultFont+888
0x783C	0x00000000 ;_TFT_defaultFont+892
0x7840	0x01800000 ;_TFT_defaultFont+896
0x7844	0x00180060 ;_TFT_defaultFont+900
0x7848	0x00060006 ;_TFT_defaultFont+904
0x784C	0x00600018 ;_TFT_defaultFont+908
0x7850	0x00000180 ;_TFT_defaultFont+912
0x7854	0x00000000 ;_TFT_defaultFont+916
0x7858	0x00000000 ;_TFT_defaultFont+920
0x785C	0x00000000 ;_TFT_defaultFont+924
0x7860	0x00000000 ;_TFT_defaultFont+928
0x7864	0x000001FE ;_TFT_defaultFont+932
0x7868	0x01FE0000 ;_TFT_defaultFont+936
0x786C	0x00000000 ;_TFT_defaultFont+940
0x7870	0x00000000 ;_TFT_defaultFont+944
0x7874	0x00000000 ;_TFT_defaultFont+948
0x7878	0x00000000 ;_TFT_defaultFont+952
0x787C	0x00000000 ;_TFT_defaultFont+956
0x7880	0x00060000 ;_TFT_defaultFont+960
0x7884	0x00600018 ;_TFT_defaultFont+964
0x7888	0x01800180 ;_TFT_defaultFont+968
0x788C	0x00180060 ;_TFT_defaultFont+972
0x7890	0x00000006 ;_TFT_defaultFont+976
0x7894	0x00000000 ;_TFT_defaultFont+980
0x7898	0x00000000 ;_TFT_defaultFont+984
0x789C	0x1830311E ;_TFT_defaultFont+988
0x78A0	0x0C000C0C ;_TFT_defaultFont+992
0x78A4	0x0000000C ;_TFT_defaultFont+996
0x78A8	0x00000000 ;_TFT_defaultFont+1000
0x78AC	0x00000000 ;_TFT_defaultFont+1004
0x78B0	0x0082007C ;_TFT_defaultFont+1008
0x78B4	0x016D0179 ;_TFT_defaultFont+1012
0x78B8	0x016D016D ;_TFT_defaultFont+1016
0x78BC	0x00D9016D ;_TFT_defaultFont+1020
0x78C0	0x00FC0002 ;_TFT_defaultFont+1024
0x78C4	0x00000000 ;_TFT_defaultFont+1028
0x78C8	0x00000000 ;_TFT_defaultFont+1032
0x78CC	0x00000000 ;_TFT_defaultFont+1036
0x78D0	0x00380038 ;_TFT_defaultFont+1040
0x78D4	0x006C006C ;_TFT_defaultFont+1044
0x78D8	0x00FE00C6 ;_TFT_defaultFont+1048
0x78DC	0x018300C6 ;_TFT_defaultFont+1052
0x78E0	0x00000183 ;_TFT_defaultFont+1056
0x78E4	0x00000000 ;_TFT_defaultFont+1060
0x78E8	0x00000000 ;_TFT_defaultFont+1064
0x78EC	0x6363633F ;_TFT_defaultFont+1068
0x78F0	0x6363633F ;_TFT_defaultFont+1072
0x78F4	0x0000003F ;_TFT_defaultFont+1076
0x78F8	0x00000000 ;_TFT_defaultFont+1080
0x78FC	0x0343433E ;_TFT_defaultFont+1084
0x7900	0x43430303 ;_TFT_defaultFont+1088
0x7904	0x0000003E ;_TFT_defaultFont+1092
0x7908	0x00000000 ;_TFT_defaultFont+1096
0x790C	0xC3C3633F ;_TFT_defaultFont+1100
0x7910	0x63C3C3C3 ;_TFT_defaultFont+1104
0x7914	0x0000003F ;_TFT_defaultFont+1108
0x7918	0x00000000 ;_TFT_defaultFont+1112
0x791C	0x0303033F ;_TFT_defaultFont+1116
0x7920	0x0303031F ;_TFT_defaultFont+1120
0x7924	0x0000003F ;_TFT_defaultFont+1124
0x7928	0x00000000 ;_TFT_defaultFont+1128
0x792C	0x0303033F ;_TFT_defaultFont+1132
0x7930	0x0303031F ;_TFT_defaultFont+1136
0x7934	0x00000003 ;_TFT_defaultFont+1140
0x7938	0x00000000 ;_TFT_defaultFont+1144
0x793C	0x0343433E ;_TFT_defaultFont+1148
0x7940	0x63636373 ;_TFT_defaultFont+1152
0x7944	0x0000007E ;_TFT_defaultFont+1156
0x7948	0x00000000 ;_TFT_defaultFont+1160
0x794C	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x7950	0xC3C3C3FF ;_TFT_defaultFont+1168
0x7954	0x000000C3 ;_TFT_defaultFont+1172
0x7958	0x00000000 ;_TFT_defaultFont+1176
0x795C	0x0606060F ;_TFT_defaultFont+1180
0x7960	0x06060606 ;_TFT_defaultFont+1184
0x7964	0x0000000F ;_TFT_defaultFont+1188
0x7968	0x00000000 ;_TFT_defaultFont+1192
0x796C	0x1818181E ;_TFT_defaultFont+1196
0x7970	0x18181818 ;_TFT_defaultFont+1200
0x7974	0x0000000F ;_TFT_defaultFont+1204
0x7978	0x00000000 ;_TFT_defaultFont+1208
0x797C	0x0F1B3363 ;_TFT_defaultFont+1212
0x7980	0x331B0F07 ;_TFT_defaultFont+1216
0x7984	0x00000063 ;_TFT_defaultFont+1220
0x7988	0x00000000 ;_TFT_defaultFont+1224
0x798C	0x03030303 ;_TFT_defaultFont+1228
0x7990	0x03030303 ;_TFT_defaultFont+1232
0x7994	0x0000003F ;_TFT_defaultFont+1236
0x7998	0x00000000 ;_TFT_defaultFont+1240
0x799C	0x00000000 ;_TFT_defaultFont+1244
0x79A0	0x03870387 ;_TFT_defaultFont+1248
0x79A4	0x034D034D ;_TFT_defaultFont+1252
0x79A8	0x03390339 ;_TFT_defaultFont+1256
0x79AC	0x03110311 ;_TFT_defaultFont+1260
0x79B0	0x00000301 ;_TFT_defaultFont+1264
0x79B4	0x00000000 ;_TFT_defaultFont+1268
0x79B8	0x00000000 ;_TFT_defaultFont+1272
0x79BC	0x4D4D4747 ;_TFT_defaultFont+1276
0x79C0	0x71715959 ;_TFT_defaultFont+1280
0x79C4	0x00000061 ;_TFT_defaultFont+1284
0x79C8	0x00000000 ;_TFT_defaultFont+1288
0x79CC	0xC3C3C37E ;_TFT_defaultFont+1292
0x79D0	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x79D4	0x0000007E ;_TFT_defaultFont+1300
0x79D8	0x00000000 ;_TFT_defaultFont+1304
0x79DC	0x6363633F ;_TFT_defaultFont+1308
0x79E0	0x03033F63 ;_TFT_defaultFont+1312
0x79E4	0x00000003 ;_TFT_defaultFont+1316
0x79E8	0x00000000 ;_TFT_defaultFont+1320
0x79EC	0xC3C3C37E ;_TFT_defaultFont+1324
0x79F0	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x79F4	0x00C0607E ;_TFT_defaultFont+1332
0x79F8	0x00000000 ;_TFT_defaultFont+1336
0x79FC	0x6363633F ;_TFT_defaultFont+1340
0x7A00	0x63331B3F ;_TFT_defaultFont+1344
0x7A04	0x000000C3 ;_TFT_defaultFont+1348
0x7A08	0x00000000 ;_TFT_defaultFont+1352
0x7A0C	0x0343433E ;_TFT_defaultFont+1356
0x7A10	0x6161603E ;_TFT_defaultFont+1360
0x7A14	0x0000003E ;_TFT_defaultFont+1364
0x7A18	0x00000000 ;_TFT_defaultFont+1368
0x7A1C	0x0C0C0C3F ;_TFT_defaultFont+1372
0x7A20	0x0C0C0C0C ;_TFT_defaultFont+1376
0x7A24	0x0000000C ;_TFT_defaultFont+1380
0x7A28	0x00000000 ;_TFT_defaultFont+1384
0x7A2C	0x63636363 ;_TFT_defaultFont+1388
0x7A30	0x63636363 ;_TFT_defaultFont+1392
0x7A34	0x0000003E ;_TFT_defaultFont+1396
0x7A38	0x00000000 ;_TFT_defaultFont+1400
0x7A3C	0x66C3C3C3 ;_TFT_defaultFont+1404
0x7A40	0x183C3C66 ;_TFT_defaultFont+1408
0x7A44	0x00000018 ;_TFT_defaultFont+1412
0x7A48	0x00000000 ;_TFT_defaultFont+1416
0x7A4C	0x00000000 ;_TFT_defaultFont+1420
0x7A50	0x0C630C63 ;_TFT_defaultFont+1424
0x7A54	0x0CF30C63 ;_TFT_defaultFont+1428
0x7A58	0x079E06F6 ;_TFT_defaultFont+1432
0x7A5C	0x030C079E ;_TFT_defaultFont+1436
0x7A60	0x0000030C ;_TFT_defaultFont+1440
0x7A64	0x00000000 ;_TFT_defaultFont+1444
0x7A68	0x00000000 ;_TFT_defaultFont+1448
0x7A6C	0x3C66C3C3 ;_TFT_defaultFont+1452
0x7A70	0xC3663C18 ;_TFT_defaultFont+1456
0x7A74	0x000000C3 ;_TFT_defaultFont+1460
0x7A78	0x00000000 ;_TFT_defaultFont+1464
0x7A7C	0x6666C3C3 ;_TFT_defaultFont+1468
0x7A80	0x1818183C ;_TFT_defaultFont+1472
0x7A84	0x00000018 ;_TFT_defaultFont+1476
0x7A88	0x00000000 ;_TFT_defaultFont+1480
0x7A8C	0x1830303F ;_TFT_defaultFont+1484
0x7A90	0x0303060C ;_TFT_defaultFont+1488
0x7A94	0x0000003F ;_TFT_defaultFont+1492
0x7A98	0x1E000000 ;_TFT_defaultFont+1496
0x7A9C	0x06060606 ;_TFT_defaultFont+1500
0x7AA0	0x06060606 ;_TFT_defaultFont+1504
0x7AA4	0x001E0606 ;_TFT_defaultFont+1508
0x7AA8	0x01000000 ;_TFT_defaultFont+1512
0x7AAC	0x04020201 ;_TFT_defaultFont+1516
0x7AB0	0x10080804 ;_TFT_defaultFont+1520
0x7AB4	0x00202010 ;_TFT_defaultFont+1524
0x7AB8	0x1E000000 ;_TFT_defaultFont+1528
0x7ABC	0x18181818 ;_TFT_defaultFont+1532
0x7AC0	0x18181818 ;_TFT_defaultFont+1536
0x7AC4	0x001E1818 ;_TFT_defaultFont+1540
0x7AC8	0x00000000 ;_TFT_defaultFont+1544
0x7ACC	0x00000000 ;_TFT_defaultFont+1548
0x7AD0	0x00480030 ;_TFT_defaultFont+1552
0x7AD4	0x01020084 ;_TFT_defaultFont+1556
0x7AD8	0x00000000 ;_TFT_defaultFont+1560
0x7ADC	0x00000000 ;_TFT_defaultFont+1564
0x7AE0	0x00000000 ;_TFT_defaultFont+1568
0x7AE4	0x00000000 ;_TFT_defaultFont+1572
0x7AE8	0x00000000 ;_TFT_defaultFont+1576
0x7AEC	0x00000000 ;_TFT_defaultFont+1580
0x7AF0	0x00000000 ;_TFT_defaultFont+1584
0x7AF4	0x00FF0000 ;_TFT_defaultFont+1588
0x7AF8	0x0C000000 ;_TFT_defaultFont+1592
0x7AFC	0x00000018 ;_TFT_defaultFont+1596
0x7B00	0x00000000 ;_TFT_defaultFont+1600
0x7B04	0x00000000 ;_TFT_defaultFont+1604
0x7B08	0x00000000 ;_TFT_defaultFont+1608
0x7B0C	0x623C0000 ;_TFT_defaultFont+1612
0x7B10	0x63637E60 ;_TFT_defaultFont+1616
0x7B14	0x0000007E ;_TFT_defaultFont+1620
0x7B18	0x03000000 ;_TFT_defaultFont+1624
0x7B1C	0x673B0303 ;_TFT_defaultFont+1628
0x7B20	0x63636363 ;_TFT_defaultFont+1632
0x7B24	0x0000003F ;_TFT_defaultFont+1636
0x7B28	0x00000000 ;_TFT_defaultFont+1640
0x7B2C	0x231E0000 ;_TFT_defaultFont+1644
0x7B30	0x23030303 ;_TFT_defaultFont+1648
0x7B34	0x0000001E ;_TFT_defaultFont+1652
0x7B38	0x60000000 ;_TFT_defaultFont+1656
0x7B3C	0x637E6060 ;_TFT_defaultFont+1660
0x7B40	0x73636363 ;_TFT_defaultFont+1664
0x7B44	0x0000006E ;_TFT_defaultFont+1668
0x7B48	0x00000000 ;_TFT_defaultFont+1672
0x7B4C	0x633E0000 ;_TFT_defaultFont+1676
0x7B50	0x43037F63 ;_TFT_defaultFont+1680
0x7B54	0x0000003E ;_TFT_defaultFont+1684
0x7B58	0x1C000000 ;_TFT_defaultFont+1688
0x7B5C	0x060F0606 ;_TFT_defaultFont+1692
0x7B60	0x06060606 ;_TFT_defaultFont+1696
0x7B64	0x00000006 ;_TFT_defaultFont+1700
0x7B68	0x00000000 ;_TFT_defaultFont+1704
0x7B6C	0x637E0000 ;_TFT_defaultFont+1708
0x7B70	0x73636363 ;_TFT_defaultFont+1712
0x7B74	0x3E61606E ;_TFT_defaultFont+1716
0x7B78	0x03000000 ;_TFT_defaultFont+1720
0x7B7C	0x673B0303 ;_TFT_defaultFont+1724
0x7B80	0x63636363 ;_TFT_defaultFont+1728
0x7B84	0x00000063 ;_TFT_defaultFont+1732
0x7B88	0x03000000 ;_TFT_defaultFont+1736
0x7B8C	0x03030003 ;_TFT_defaultFont+1740
0x7B90	0x03030303 ;_TFT_defaultFont+1744
0x7B94	0x00000003 ;_TFT_defaultFont+1748
0x7B98	0x06000000 ;_TFT_defaultFont+1752
0x7B9C	0x06070006 ;_TFT_defaultFont+1756
0x7BA0	0x06060606 ;_TFT_defaultFont+1760
0x7BA4	0x03060606 ;_TFT_defaultFont+1764
0x7BA8	0x03000000 ;_TFT_defaultFont+1768
0x7BAC	0x1B330303 ;_TFT_defaultFont+1772
0x7BB0	0x1B0F070F ;_TFT_defaultFont+1776
0x7BB4	0x00000033 ;_TFT_defaultFont+1780
0x7BB8	0x03000000 ;_TFT_defaultFont+1784
0x7BBC	0x03030303 ;_TFT_defaultFont+1788
0x7BC0	0x03030303 ;_TFT_defaultFont+1792
0x7BC4	0x00000003 ;_TFT_defaultFont+1796
0x7BC8	0x00000000 ;_TFT_defaultFont+1800
0x7BCC	0x00000000 ;_TFT_defaultFont+1804
0x7BD0	0x00000000 ;_TFT_defaultFont+1808
0x7BD4	0x033301DF ;_TFT_defaultFont+1812
0x7BD8	0x03330333 ;_TFT_defaultFont+1816
0x7BDC	0x03330333 ;_TFT_defaultFont+1820
0x7BE0	0x00000333 ;_TFT_defaultFont+1824
0x7BE4	0x00000000 ;_TFT_defaultFont+1828
0x7BE8	0x00000000 ;_TFT_defaultFont+1832
0x7BEC	0x673B0000 ;_TFT_defaultFont+1836
0x7BF0	0x63636363 ;_TFT_defaultFont+1840
0x7BF4	0x00000063 ;_TFT_defaultFont+1844
0x7BF8	0x00000000 ;_TFT_defaultFont+1848
0x7BFC	0x633E0000 ;_TFT_defaultFont+1852
0x7C00	0x63636363 ;_TFT_defaultFont+1856
0x7C04	0x0000003E ;_TFT_defaultFont+1860
0x7C08	0x00000000 ;_TFT_defaultFont+1864
0x7C0C	0x673B0000 ;_TFT_defaultFont+1868
0x7C10	0x63636363 ;_TFT_defaultFont+1872
0x7C14	0x0303033F ;_TFT_defaultFont+1876
0x7C18	0x00000000 ;_TFT_defaultFont+1880
0x7C1C	0x637E0000 ;_TFT_defaultFont+1884
0x7C20	0x73636363 ;_TFT_defaultFont+1888
0x7C24	0x6060606E ;_TFT_defaultFont+1892
0x7C28	0x00000000 ;_TFT_defaultFont+1896
0x7C2C	0x1F1B0000 ;_TFT_defaultFont+1900
0x7C30	0x03030303 ;_TFT_defaultFont+1904
0x7C34	0x00000003 ;_TFT_defaultFont+1908
0x7C38	0x00000000 ;_TFT_defaultFont+1912
0x7C3C	0x231E0000 ;_TFT_defaultFont+1916
0x7C40	0x31381E07 ;_TFT_defaultFont+1920
0x7C44	0x0000001E ;_TFT_defaultFont+1924
0x7C48	0x00000000 ;_TFT_defaultFont+1928
0x7C4C	0x061F0606 ;_TFT_defaultFont+1932
0x7C50	0x06060606 ;_TFT_defaultFont+1936
0x7C54	0x0000001C ;_TFT_defaultFont+1940
0x7C58	0x00000000 ;_TFT_defaultFont+1944
0x7C5C	0x63630000 ;_TFT_defaultFont+1948
0x7C60	0x73636363 ;_TFT_defaultFont+1952
0x7C64	0x0000006E ;_TFT_defaultFont+1956
0x7C68	0x00000000 ;_TFT_defaultFont+1960
0x7C6C	0x63630000 ;_TFT_defaultFont+1964
0x7C70	0x1C363663 ;_TFT_defaultFont+1968
0x7C74	0x0000001C ;_TFT_defaultFont+1972
0x7C78	0x00000000 ;_TFT_defaultFont+1976
0x7C7C	0x00000000 ;_TFT_defaultFont+1980
0x7C80	0x00000000 ;_TFT_defaultFont+1984
0x7C84	0x03330333 ;_TFT_defaultFont+1988
0x7C88	0x01B601B6 ;_TFT_defaultFont+1992
0x7C8C	0x00CC01CE ;_TFT_defaultFont+1996
0x7C90	0x000000CC ;_TFT_defaultFont+2000
0x7C94	0x00000000 ;_TFT_defaultFont+2004
0x7C98	0x00000000 ;_TFT_defaultFont+2008
0x7C9C	0x33330000 ;_TFT_defaultFont+2012
0x7CA0	0x331E0C1E ;_TFT_defaultFont+2016
0x7CA4	0x00000033 ;_TFT_defaultFont+2020
0x7CA8	0x00000000 ;_TFT_defaultFont+2024
0x7CAC	0x63630000 ;_TFT_defaultFont+2028
0x7CB0	0x1C363663 ;_TFT_defaultFont+2032
0x7CB4	0x0C0C181C ;_TFT_defaultFont+2036
0x7CB8	0x00000000 ;_TFT_defaultFont+2040
0x7CBC	0x303F0000 ;_TFT_defaultFont+2044
0x7CC0	0x03060C18 ;_TFT_defaultFont+2048
0x7CC4	0x0000003F ;_TFT_defaultFont+2052
0x7CC8	0x38000000 ;_TFT_defaultFont+2056
0x7CCC	0x0C0C0C0C ;_TFT_defaultFont+2060
0x7CD0	0x0C0C0C07 ;_TFT_defaultFont+2064
0x7CD4	0x00380C0C ;_TFT_defaultFont+2068
0x7CD8	0x0C000000 ;_TFT_defaultFont+2072
0x7CDC	0x0C0C0C0C ;_TFT_defaultFont+2076
0x7CE0	0x0C0C0C0C ;_TFT_defaultFont+2080
0x7CE4	0x000C0C0C ;_TFT_defaultFont+2084
0x7CE8	0x07000000 ;_TFT_defaultFont+2088
0x7CEC	0x0C0C0C0C ;_TFT_defaultFont+2092
0x7CF0	0x0C0C0C38 ;_TFT_defaultFont+2096
0x7CF4	0x00070C0C ;_TFT_defaultFont+2100
0x7CF8	0x00000000 ;_TFT_defaultFont+2104
0x7CFC	0x00000000 ;_TFT_defaultFont+2108
0x7D00	0x00000000 ;_TFT_defaultFont+2112
0x7D04	0x021E0000 ;_TFT_defaultFont+2116
0x7D08	0x03F1023F ;_TFT_defaultFont+2120
0x7D0C	0x000001E1 ;_TFT_defaultFont+2124
0x7D10	0x00000000 ;_TFT_defaultFont+2128
0x7D14	0x00000000 ;_TFT_defaultFont+2132
0x7D18	0x00000000 ;_TFT_defaultFont+2136
0x7D1C	0x07FE0000 ;_TFT_defaultFont+2140
0x7D20	0x04020402 ;_TFT_defaultFont+2144
0x7D24	0x04020402 ;_TFT_defaultFont+2148
0x7D28	0x04020402 ;_TFT_defaultFont+2152
0x7D2C	0x04020402 ;_TFT_defaultFont+2156
0x7D30	0x000007FE ;_TFT_defaultFont+2160
0x7D34	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb [44]
0x7D38	0x00005481 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+0
0x7D3C	0x00005331 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+4
0x7D40	0x00005591 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+8
0x7D44	0x000048E5 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+12
0x7D48	0x00004915 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+16
0x7D4C	0x00004571 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+20
0x7D50	0x00003F3D ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+24
0x7D54	0x000046B9 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+28
0x7D58	0x00004805 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+32
0x7D5C	0x000047D5 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+36
0x7D60	0x00004629 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_cfg_status [4]
0x7D64	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_cfg_status+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_cfg_status
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_Protocol [4]
0x7D68	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_Protocol+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_Protocol
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_IdleState [4]
0x7D6C	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_IdleState+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_IdleState
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr [4]
0x7D70	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_AltSet [4]
0x7D74	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_AltSet+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_AltSet
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_default_cfg [4]
0x7D78	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_default_cfg+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_default_cfg
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_GEN_AltSet [4]
0x7D7C	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_GEN_AltSet+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_GEN_AltSet
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_ep_status [4]
0x7D80	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_ep_status+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_ep_status
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_fops [4]
0x7D84	0x20000058 ;?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_fops+0
; end of ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_fops
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE [2]
0x7D88	0x0040 ;?ICS__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE+0
; end of ?ICS__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_wMaxPacketSize [2]
0x7D8A	0x0040 ;?ICS__Lib_USB_32F10x_CL_wMaxPacketSize+0
; end of ?ICS__Lib_USB_32F10x_CL_wMaxPacketSize
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USB_Read_Buffer [4]
0x7D8C	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USB_Read_Buffer+0
; end of ?ICS__Lib_USB_32F10x_CL_USB_Read_Buffer
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USB_Write_Buffer [4]
0x7D90	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USB_Write_Buffer+0
; end of ?ICS__Lib_USB_32F10x_CL_USB_Write_Buffer
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USR_desc [28]
0x7D94	0x00000A09 ;?ICS__Lib_USB_32F10x_CL_USR_desc+0
0x7D98	0x000009F5 ;?ICS__Lib_USB_32F10x_CL_USR_desc+4
0x7D9C	0x00000A31 ;?ICS__Lib_USB_32F10x_CL_USR_desc+8
0x7DA0	0x00000A1D ;?ICS__Lib_USB_32F10x_CL_USR_desc+12
0x7DA4	0x000009BD ;?ICS__Lib_USB_32F10x_CL_USR_desc+16
0x7DA8	0x000009AD ;?ICS__Lib_USB_32F10x_CL_USR_desc+20
0x7DAC	0x000009E5 ;?ICS__Lib_USB_32F10x_CL_USR_desc+24
; end of ?ICS__Lib_USB_32F10x_CL_USR_desc
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USBD_HID_cb [44]
0x7DB0	0x000022A5 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+0
0x7DB4	0x000021DD ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+4
0x7DB8	0x00000555 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+8
0x7DBC	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+12
0x7DC0	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+16
0x7DC4	0x00002AE9 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+20
0x7DC8	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+24
0x7DCC	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+28
0x7DD0	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+32
0x7DD4	0x00000000 ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+36
0x7DD8	0x000009CD ;?ICS__Lib_USB_32F10x_CL_USBD_HID_cb+40
; end of ?ICS__Lib_USB_32F10x_CL_USBD_HID_cb
;__Lib_USB_32F10x_CL.c,0 :: ?ICS__Lib_USB_32F10x_CL_USR_cb [28]
0x7DDC	0x000002BD ;?ICS__Lib_USB_32F10x_CL_USR_cb+0
0x7DE0	0x0000228D ;?ICS__Lib_USB_32F10x_CL_USR_cb+4
0x7DE4	0x000002C5 ;?ICS__Lib_USB_32F10x_CL_USR_cb+8
0x7DE8	0x000002CD ;?ICS__Lib_USB_32F10x_CL_USR_cb+12
0x7DEC	0x000002B5 ;?ICS__Lib_USB_32F10x_CL_USR_cb+16
0x7DF0	0x000001D1 ;?ICS__Lib_USB_32F10x_CL_USR_cb+20
0x7DF4	0x000001C9 ;?ICS__Lib_USB_32F10x_CL_USR_cb+24
; end of ?ICS__Lib_USB_32F10x_CL_USR_cb
;domaci2.c,0 :: ?ICS_kk [2]
0x7DF8	0x0000 ;?ICS_kk+0
; end of ?ICS_kk
;domaci2.c,0 :: ?ICS_down [2]
0x7DFA	0x0000 ;?ICS_down+0
; end of ?ICS_down
;domaci2.c,0 :: ?ICS_pressed_targets_index [2]
0x7DFC	0x0000 ;?ICS_pressed_targets_index+0
; end of ?ICS_pressed_targets_index
;,0 :: _initBlock_25 [50]
; Containing: ?ICS?lstr1_domaci2 [39]
;             ?ICS?lstr2_domaci2 [11]
0x7DFE	0x63756F54 ;_initBlock_25+0 : ?ICS?lstr1_domaci2 at 0x7DFE
0x7E02	0x65732068 ;_initBlock_25+4
0x7E06	0x7463656C ;_initBlock_25+8
0x7E0A	0x63206465 ;_initBlock_25+12
0x7E0E	0x656E726F ;_initBlock_25+16
0x7E12	0x66207372 ;_initBlock_25+20
0x7E16	0x6320726F ;_initBlock_25+24
0x7E1A	0x62696C61 ;_initBlock_25+28
0x7E1E	0x69746172 ;_initBlock_25+32
0x7E22	0x66006E6F ;_initBlock_25+36 : ?ICS?lstr2_domaci2 at 0x7E25
0x7E26	0x74737269 ;_initBlock_25+40
0x7E2A	0x72656820 ;_initBlock_25+44
0x7E2E	0x0065 ;_initBlock_25+48
; end of _initBlock_25
;,0 :: _initBlock_26 [22]
; Containing: ?ICS?lstr3_domaci2 [11]
;             ?ICS?lstr4_domaci2 [10]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x7E30	0x73726966 ;_initBlock_26+0 : ?ICS?lstr3_domaci2 at 0x7E30
0x7E34	0x65682074 ;_initBlock_26+4
0x7E38	0x6E006572 ;_initBlock_26+8 : ?ICS?lstr4_domaci2 at 0x7E3B
0x7E3C	0x6820776F ;_initBlock_26+12
0x7E40	0x20657265 ;_initBlock_26+16
0x7E44	0x0000 ;_initBlock_26+20 : ?ICS__Lib_TFT_FontInitialized at 0x7E45
; end of _initBlock_26
;,0 :: _initBlock_27 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x7E46	0x0000 ;_initBlock_27+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x7E46 : ?ICS__Lib_TFT___no_acceleration at 0x7E47
; end of _initBlock_27
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x7E48	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x7E4A	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_30 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x7E4C	0x0000 ;_initBlock_30+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x7E4C : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x7E4D
; end of _initBlock_30
;__Lib_TouchPanel_TFT.c,0 :: ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
0x7E4E	0x00 ;?ICS__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
;USBdsc.c,149 :: _strd3 [48]
0x7E50	0x00550320 ;_strd3+0
0x7E54	0x00420053 ;_strd3+4
0x7E58	0x00480020 ;_strd3+8
0x7E5C	0x00440049 ;_strd3+12
0x7E60	0x004C0020 ;_strd3+16
0x7E64	0x00620069 ;_strd3+20
0x7E68	0x00610072 ;_strd3+24
0x7E6C	0x00790072 ;_strd3+28
0x7E70	0x00000000 ;_strd3+32
0x7E74	0x00000000 ;_strd3+36
0x7E78	0x00000000 ;_strd3+40
0x7E7C	0x00000000 ;_strd3+44
; end of _strd3
;USBdsc.c,49 :: _configDescriptor1 [41]
0x7E80	0x00290209 ;_configDescriptor1+0
0x7E84	0x80000101 ;_configDescriptor1+4
0x7E88	0x00040932 ;_configDescriptor1+8
0x7E8C	0x00030200 ;_configDescriptor1+12
0x7E90	0x21090000 ;_configDescriptor1+16
0x7E94	0x01000101 ;_configDescriptor1+20
0x7E98	0x07002122 ;_configDescriptor1+24
0x7E9C	0x40038105 ;_configDescriptor1+28
0x7EA0	0x05070100 ;_configDescriptor1+32
0x7EA4	0x00400301 ;_configDescriptor1+36
0x7EA8	0x01 ;_configDescriptor1+40
; end of _configDescriptor1
;USBdsc.c,138 :: _strd2 [34]
0x7EAA	0x004D0322 ;_strd2+0
0x7EAE	0x006B0069 ;_strd2+4
0x7EB2	0x006F0072 ;_strd2+8
0x7EB6	0x006C0065 ;_strd2+12
0x7EBA	0x006B0065 ;_strd2+16
0x7EBE	0x00720074 ;_strd2+20
0x7EC2	0x006E006F ;_strd2+24
0x7EC6	0x006B0069 ;_strd2+28
0x7ECA	0x0061 ;_strd2+32
; end of _strd2
;USBdsc.c,99 :: _hid_rpt_desc [33]
0x7ECC	0x09FF0006 ;_hid_rpt_desc+0
0x7ED0	0x1901A101 ;_hid_rpt_desc+4
0x7ED4	0x15402901 ;_hid_rpt_desc+8
0x7ED8	0x00FF2600 ;_hid_rpt_desc+12
0x7EDC	0x40950875 ;_hid_rpt_desc+16
0x7EE0	0x01190281 ;_hid_rpt_desc+20
0x7EE4	0x08754029 ;_hid_rpt_desc+24
0x7EE8	0x02914095 ;_hid_rpt_desc+28
0x7EEC	0xC0 ;_hid_rpt_desc+32
; end of _hid_rpt_desc
;USBdsc.c,31 :: _device_dsc [18]
0x7EEE	0x02000112 ;_device_dsc+0
0x7EF2	0x40000000 ;_device_dsc+4
0x7EF6	0x00011234 ;_device_dsc+8
0x7EFA	0x02010001 ;_device_dsc+12
0x7EFE	0x0100 ;_device_dsc+16
; end of _device_dsc
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150     [120]    __Lib_USB_32F10x_CL_USB_OTG_EPSetStall
0x01C8       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceDisconnected
0x01D0       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceConnected
0x01D8      [44]    __Lib_USB_32F10x_CL_USB_OTG_BSP_uDelay
0x0204      [72]    __Lib_USB_32F10x_CL_USB_OTG_WritePacket
0x024C     [104]    __Lib_USB_32F10x_CL_DCD_EP_Stall
0x02B4       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceResumed
0x02BC       [6]    __Lib_USB_32F10x_CL_USBD_USR_Init
0x02C4       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceConfigured
0x02CC       [6]    __Lib_USB_32F10x_CL_USBD_USR_DeviceSuspended
0x02D4      [54]    __Lib_USB_32F10x_CL_USBD_SetCfg
0x030C      [32]    __Lib_USB_32F10x_CL_USBD_ClrCfg
0x032C      [78]    __Lib_USB_32F10x_CL_USB_OTG_EnableCommonInt
0x037C      [62]    __Lib_USB_32F10x_CL_USBD_CtlSendData
0x03BC     [150]    __Lib_ADC_12_32F10x_16ch_ADCx_Get_Sample
0x0454      [46]    __Lib_USB_32F10x_CL_DCD_EP_SetAddress
0x0484     [106]    __Lib_USB_32F10x_CL_USB_OTG_EPClearStall
0x04F0     [100]    __Lib_USB_32F10x_CL_USBD_GEN_Setup
0x0554     [368]    __Lib_USB_32F10x_CL_USBD_HID_Setup
0x06C4      [12]    _Is_TFT_Rotated_180
0x06D0     [100]    __Lib_USB_32F10x_CL_USB_OTG_FlushRxFifo
0x0734     [116]    __Lib_USB_32F10x_CL_USB_OTG_FlushTxFifo
0x07A8     [514]    __Lib_USB_32F10x_CL_USB_OTG_EP0StartXfer
0x09AC      [16]    __Lib_USB_32F10x_CL_USBD_USR_ConfigStrDescriptor
0x09BC      [16]    __Lib_USB_32F10x_CL_USBD_USR_SerialStrDescriptor
0x09CC      [24]    __Lib_USB_32F10x_CL_USBD_HID_GetCfgDesc
0x09E4      [16]    __Lib_USB_32F10x_CL_USBD_USR_InterfaceStrDescriptor
0x09F4      [20]    __Lib_USB_32F10x_CL_USBD_USR_LangIDStrDescriptor
0x0A08      [20]    __Lib_USB_32F10x_CL_USBD_USR_DeviceDescriptor
0x0A1C      [20]    __Lib_USB_32F10x_CL_USBD_USR_ProductStrDescriptor
0x0A30      [20]    __Lib_USB_32F10x_CL_USBD_USR_ManufacturerStrDescriptor
0x0A44     [142]    __Lib_USB_32F10x_CL_USB_OTG_EPDeactivate
0x0AD4     [210]    __Lib_USB_32F10x_CL_USB_OTG_EPActivate
0x0BA8      [38]    __Lib_USB_32F10x_CL_USBD_CtlError
0x0BD0      [24]    __Lib_USB_32F10x_CL_USBD_GEN_GetCfgDesc
0x0BE8     [690]    __Lib_USB_32F10x_CL_USB_OTG_EPStartXfer
0x0E9C      [28]    _ADC1_Get_Sample
0x0EB8      [28]    _ADC2_Get_Sample
0x0ED4      [92]    __Lib_USB_32F10x_CL_USBD_ClrFeature
0x0F30     [104]    __Lib_USB_32F10x_CL_DCD_EP_ClrStall
0x0F98      [24]    _Delay_1ms
0x0FB0     [248]    __Lib_USB_32F10x_CL_USBD_SetFeature
0x10A8     [104]    __Lib_USB_32F10x_CL_DCD_EP_Close
0x1110     [108]    __Lib_USB_32F10x_CL_USBD_GetConfig
0x117C     [224]    __Lib_USB_32F10x_CL_USB_OTG_EnableDevInt
0x125C     [244]    __Lib_USB_32F10x_CL_USBD_SetConfig
0x1350     [114]    __Lib_USB_32F10x_CL_DCD_EP_PrepareRx
0x13C4     [130]    __Lib_USB_32F10x_CL_USBD_SetAddress
0x1448     [136]    __Lib_USB_32F10x_CL_DCD_EP_Open
0x14D0      [50]    __Lib_USB_32F10x_CL_DCD_EP_Flush
0x1504     [304]    __Lib_USB_32F10x_CL_USBD_GetDescriptor
0x1634     [156]    __Lib_USB_32F10x_CL_USB_OTG_CoreReset
0x16D0      [92]    __Lib_USB_32F10x_CL_USBD_GetStatus
0x172C      [26]    __Lib_USB_32F10x_CL_USB_OTG_BSP_mDelay
0x1748     [104]    __Lib_USB_32F10x_CL_DCD_EP_Tx
0x17B0     [132]    __Lib_USB_32F10x_CL_USB_OTG_EP0_OutStart
0x1834      [38]    __Lib_USB_32F10x_CL_USB_OTG_InitDevSpeed
0x185C     [104]    _TFT_Set_Address_ILI9481
0x18C4     [104]    _TFT_Set_Address_ILI9342
0x192C     [212]    _TFT_Set_Address_HX8352A
0x1A00     [104]    _TFT_Set_Address_R61526
0x1A68     [104]    _TFT_Set_Address_ILI9340
0x1AD0      [96]    _TFT_SSD1963_8bit_Write_Data
0x1B30      [16]    __Lib_TFT_Is_SSD1963_Set
0x1B40      [96]    _TFT_Write_Data
0x1BA0      [44]    _TFT_16bit_Write_Data
0x1BCC     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x1C90      [24]    _Delay_100ms
0x1CA8      [24]    __Lib_TFT_Defs_Write_to_Port
0x1CC0      [24]    _Delay_1us
0x1CD8      [24]    _Delay_5ms
0x1CF0     [104]    _TFT_Set_Address_SST7715R
0x1D58     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x1E80     [328]    _TFT_Set_Address_SSD1963II
0x1FC8     [120]    _TFT_Set_Address
0x2040      [24]    _GPIO_Analog_Input
0x2058     [136]    _TFT_Dot
0x20E0     [100]    __Lib_TFT__TFT_getHeader
0x2144      [26]    _TFT_Color16bitToRGB
0x2160      [36]    _TFT_RGBToColor16bit
0x2184      [24]    _TFT_Move_Cursor
0x219C      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x21CC      [16]    _Is_TFT_Set
0x21DC      [34]    __Lib_USB_32F10x_CL_USBD_HID_DeInit
0x2200     [140]    _GPIO_Clk_Enable
0x228C      [24]    __Lib_USB_32F10x_CL_USBD_USR_DeviceReset
0x22A4      [68]    __Lib_USB_32F10x_CL_USBD_HID_Init
0x22E8      [52]    _TFT_Set_Index
0x2320      [24]    _Delay_50us
0x2338     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x2708     [192]    _TFT_GetCurrentColor
0x27C8      [52]    _ADC1_Init
0x27FC     [288]    _ADC_Set_Input_Channel
0x291C      [32]    __Lib_USB_32F10x_CL_USBD_CtlContinueSendData
0x293C      [22]    __Lib_USB_32F10x_CL_USBD_GEN_DataIn
0x2954      [32]    __Lib_USB_32F10x_CL_USBD_CtlContinueRx
0x2974      [52]    __Lib_USB_32F10x_CL_USBD_CtlSendStatus
0x29A8      [52]    __Lib_USB_32F10x_CL_USBD_CtlReceiveStatus
0x29DC     [144]    __Lib_USB_32F10x_CL_USBD_ParseSetupRequest
0x2A6C     [124]    __Lib_USB_32F10x_CL_USBD_StdDevReq
0x2AE8      [22]    __Lib_USB_32F10x_CL_USBD_HID_DataIn
0x2B00      [28]    __Lib_USB_32F10x_CL_USBD_RunTestMode
0x2B1C      [34]    __Lib_USB_32F10x_CL_USBD_GEN_DeInit
0x2B40      [68]    __Lib_USB_32F10x_CL_USBD_GEN_Init
0x2B84     [114]    __Lib_USB_32F10x_CL_USBD_StdItfReq
0x2BF8     [428]    __Lib_USB_32F10x_CL_USBD_StdEPReq
0x2DA4     [788]    __Lib_TFT__TFT_Write_Char_E
0x30B8     [410]    __Lib_USB_32F10x_CL_USB_OTG_CoreInit
0x3254      [48]    __Lib_USB_32F10x_CL_USB_OTG_DisableGlobalInt
0x3284     [316]    __Lib_USB_32F10x_CL_USB_OTG_SelectCore
0x33C0     [136]    __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
0x3448     [404]    _TFT_H_Line
0x35DC     [244]    _TFT_V_Line
0x36D0      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
0x3710      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
0x3750     [512]    __Lib_TFT__TFT_Write_Char
0x3950      [84]    _TFT_SSD1963_8bit_Set_Index
0x39A4      [50]    __Lib_USB_32F10x_CL_USB_OTG_EnableGlobalInt
0x39D8      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x3A2C     [106]    __Lib_USB_32F10x_CL_USB_OTG_SetCurrentMode
0x3A98      [52]    _TFT_Write_Command
0x3ACC     [834]    __Lib_USB_32F10x_CL_USB_OTG_CoreInitDev
0x3E10      [38]    __Lib_TouchPanel_TFT_Delay_300us
0x3E38     [170]    __Lib_USB_32F10x_CL_USB_OTG_EP0Activate
0x3EE4      [86]    __Lib_USB_32F10x_CL_USB_OTG_GetDeviceSpeed
0x3F3C      [60]    __Lib_USB_32F10x_CL_USBD_Resume
0x3F78    [1528]    __Lib_TFT__TFT_Circle_Fill
0x4570      [56]    __Lib_USB_32F10x_CL_USBD_Suspend
0x45A8      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX
0x45E8      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY
0x4628      [78]    __Lib_USB_32F10x_CL_USBD_DevDisconnected
0x4678      [62]    __Lib_USB_32F10x_CL_DCD_ReadDevInEP
0x46B8      [32]    __Lib_USB_32F10x_CL_USBD_IsoINIncomplete
0x46D8     [252]    __Lib_USB_32F10x_CL_DCD_WriteEmptyTxFifo
0x47D4      [48]    __Lib_USB_32F10x_CL_USBD_DevConnected
0x4804      [32]    __Lib_USB_32F10x_CL_USBD_IsoOUTIncomplete
0x4824      [48]    __Lib_USB_32F10x_CL_USB_OTG_ReadDevAllOutEp_itr
0x4854      [60]    __Lib_USB_32F10x_CL_USB_OTG_ReadPacket
0x4890      [40]    __Lib_USB_32F10x_CL_USB_OTG_ReadDevOutEP_itr
0x48B8      [42]    __Lib_USB_32F10x_CL_USB_OTG_ReadDevAllInEPItr
0x48E4      [48]    __Lib_USB_32F10x_CL_USBD_SOF
0x4914      [92]    __Lib_USB_32F10x_CL_USBD_Reset
0x4970      [48]    _TP_TFT_Calibrate_Max
0x49A0      [48]    _TP_TFT_Calibrate_Min
0x49D0     [664]    _TFT_Line
0x4C68      [28]    _TFT_Set_Default_Mode
0x4C84     [500]    _GPIO_Config
0x4E78     [114]    __Lib_USB_32F10x_CL_GetMaxIndexInConfigDsc
0x4EEC      [64]    __Lib_USB_32F10x_CL_GetMaxIndexInDevDsc
0x4F2C      [16]    _TP_TFT_Set_Default_Mode
0x4F3C     [192]    _TFT_Init_ILI9341_8bit
0x5000      [48]    _Init_ADC
0x5030     [236]    _TP_TFT_Init
0x511C     [136]    _TFT_Write_Text
0x51A4     [108]    _TFT_Set_Font
0x5210      [16]    _TP_TFT_Set_ADC_Threshold
0x5220       [6]    __Lib_USB_32F10x_CL_USB_OTG_BSP_EnableInterrupt
0x5228     [264]    __Lib_USB_32F10x_CL_DCD_Init
0x5330     [334]    __Lib_USB_32F10x_CL_USBD_DataInStage
0x5480     [240]    __Lib_USB_32F10x_CL_USBD_DataOutStage
0x5570      [22]    __Lib_USB_32F10x_CL_USB_OTG_GetMode
0x5588       [6]    __Lib_USB_32F10x_CL_USB_OTG_BSP_Init
0x5590      [96]    __Lib_USB_32F10x_CL_USBD_SetupStage
0x55F0       [8]    __Lib_USB_32F10x_CL_USBD_DeInit
0x55F8      [64]    __Lib_USB_32F10x_CL_DCD_IsoINIncomplete_ISR
0x5638      [64]    __Lib_USB_32F10x_CL_DCD_IsoOUTIncomplete_ISR
0x5678     [146]    __Lib_USB_32F10x_CL_DCD_HandleEnumDone_ISR
0x570C      [52]    domaci2_InitializeTouchPanel
0x5740     [392]    __Lib_USB_32F10x_CL_DCD_HandleUsbReset_ISR
0x58C8     [988]    _TFT_Circle
0x5CA4     [132]    _TP_TFT_Press_Detect
0x5D28     [120]    _NVIC_IntEnable
0x5DA0     [560]    _TP_TFT_Get_Coordinates
0x5FD0      [56]    _Init_MCU
0x6008      [64]    __Lib_USB_32F10x_CL_DCD_SessionRequest_ISR
0x6048      [38]    __Lib_USB_32F10x_CL_USBD_HID_SendReport
0x6070     [356]    __Lib_USB_32F10x_CL_USBD_OTG_ISR_Handler
0x61D4      [68]    __Lib_USB_32F10x_CL_DCD_OTG_ISR
0x6218      [44]    __Lib_USB_32F10x_CL_GetMaxStrignDscIndex
0x6244      [60]    _USB_Init_Desc
0x6280     [396]    _Calibrate
0x640C      [30]    __Lib_USB_32F10x_CL_USB_OTG_IsDeviceMode
0x642C      [32]    __Lib_USB_32F10x_CL_USB_OTG_ReadCoreItr
0x644C     [364]    __Lib_USB_32F10x_CL_DCD_HandleOutEP_ISR
0x65B8      [40]    __Lib_USB_32F10x_CL_usb_hw_config
0x65E0      [94]    __Lib_USB_32F10x_CL_USBD_Init
0x6640     [220]    __Lib_USB_32F10x_CL_DCD_HandleUSBSuspend_ISR
0x671C     [152]    __Lib_USB_32F10x_CL_DCD_HandleResume_ISR
0x67B4     [292]    __Lib_USB_32F10x_CL_DCD_HandleRxStatusQueueLevel_ISR
0x68D8      [64]    __Lib_USB_32F10x_CL_DCD_HandleSof_ISR
0x6918      [24]    _TFT_Set_Pen
0x6930     [484]    __Lib_USB_32F10x_CL_DCD_HandleInEP_ISR
0x6B14     [144]    _TFT_Fill_Screen
0x6BA4      [64]    _TFT_Set_Brush
0x6BE4     [112]    _HID_Write
0x6C54     [194]    _draw_targets
0x6D18      [20]    ___CC2DW
0x6D2C      [58]    ___FillZeros
0x6D68     [128]    _init
0x6DE8      [92]    _HID_Read
0x6E44     [108]    __Lib_System_105_107_SystemClockSetDefault
0x6EB0     [280]    _USB_Polling_Proc
0x6FC8     [252]    _HID_Enable
0x70C4     [212]    _check_pressed
0x7198     [196]    _main
0x725C       [8]    ___GenExcept
0x7264     [260]    _Timer2_interrupt
0x7368     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x74AC      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    _down
0x20000002       [2]    _pressed_targets_index
0x20000004      [39]    ?lstr1_domaci2
0x2000002B      [11]    ?lstr2_domaci2
0x20000036      [11]    ?lstr3_domaci2
0x20000041      [10]    ?lstr4_domaci2
0x2000004B       [1]    __Lib_TFT_FontInitialized
0x2000004C       [1]    __Lib_TFT___SSD1963_controller
0x2000004D       [1]    __Lib_TFT___no_acceleration
0x2000004E       [2]    __Lib_TFT_Ptr_Set
0x20000050       [2]    __Lib_TFT_Defs___controller
0x20000052       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000053       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000054       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x20000055       [1]    __Lib_TFT_FontOrientation
0x20000056       [2]    __Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size
0x20000058      [44]    __Lib_USB_32F10x_CL_USBD_DCD_INT_cb
0x20000084       [4]    __Lib_USB_32F10x_CL_USBD_cfg_status
0x20000088       [4]    __Lib_USB_32F10x_CL_USBD_HID_Protocol
0x2000008C       [4]    __Lib_USB_32F10x_CL_USBD_HID_IdleState
0x20000090       [4]    __Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr
0x20000094       [4]    __Lib_USB_32F10x_CL_USBD_HID_AltSet
0x20000098       [4]    __Lib_USB_32F10x_CL_USBD_default_cfg
0x2000009C       [4]    __Lib_USB_32F10x_CL_USBD_GEN_AltSet
0x200000A0       [4]    __Lib_USB_32F10x_CL_USBD_ep_status
0x200000A4       [4]    __Lib_USB_32F10x_CL_USBD_DCD_INT_fops
0x200000A8       [2]    __Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE
0x200000AA       [2]    __Lib_USB_32F10x_CL_wMaxPacketSize
0x200000AC       [4]    __Lib_USB_32F10x_CL_USB_Read_Buffer
0x200000B0       [4]    __Lib_USB_32F10x_CL_USB_Write_Buffer
0x200000B4      [28]    __Lib_USB_32F10x_CL_USR_desc
0x200000D0      [44]    __Lib_USB_32F10x_CL_USBD_HID_cb
0x200000FC      [28]    __Lib_USB_32F10x_CL_USR_cb
0x20000118       [2]    _kk
0x2000011A       [2]    _x_coord
0x2000011C       [4]    __Lib_USB_32F10x_CL__USB_Stop_Waiting
0x20000120       [2]    _y_coord
0x20000122      [64]    _pressed
0x20000162     [128]    _readbuff
0x200001E2     [128]    _writebuff
0x20000262       [2]    _i
0x20000264     [128]    _niz
0x200002E4       [4]    _USB_config_dsc_ptr
0x200002E8      [12]    _USB_string_dsc_ptr
0x200002F4       [4]    _ADC_Get_Sample_Ptr
0x200002F8       [4]    ___System_CLOCK_IN_KHZ
0x200002FC       [2]    _TFT_DISP_WIDTH
0x200002FE       [2]    _TFT_DISP_HEIGHT
0x20000300       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000304       [4]    _TFT_Set_Address_Ptr
0x20000308       [4]    _TFT_Write_Data_Ptr
0x2000030C       [2]    __Lib_TFT__fontFirstChar
0x2000030E       [2]    __Lib_TFT__fontLastChar
0x20000310       [4]    __Lib_TFT__font
0x20000314       [2]    __Lib_TFT_y_cord
0x20000316       [2]    __Lib_TFT__fontHeight
0x20000318       [2]    __Lib_TFT_x_cord
0x2000031A       [2]    __Lib_TFT_FontColor
0x2000031C       [1]    _ExternalFontSet
0x2000031D      [10]    __Lib_TFT_headerBuffer
0x20000327       [1]    __Lib_TFT_PenWidth
0x20000328       [4]    _TFT_Get_Ext_Data_Ptr
0x2000032C       [4]    __Lib_TFT_activeExtFont
0x20000330       [2]    __Lib_TFT_PenColor
0x20000332       [1]    __Lib_TFT_BrushEnabled
0x20000333       [1]    __Lib_TFT_GradientEnabled
0x20000334       [2]    __Lib_TFT_BrushColor
0x20000336       [1]    __Lib_TFT_GradientOrientation
0x20000337       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x20000338       [2]    __Lib_TFT_GradColorFrom
0x2000033A       [2]    __Lib_TFT_GradColorTo
0x2000033C       [4]    _TFT_Set_Index_Ptr
0x20000340       [4]    _TFT_Write_Command_Ptr
0x20000344       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x20000346       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x20000347       [1]    __Lib_USB_32F10x_CL_maxDescriptorIndex
0x20000348       [2]    __Lib_TouchPanel_TFT_CAL_X_MIN
0x2000034A       [2]    __Lib_TouchPanel_TFT_CAL_Y_MIN
0x2000034C       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x2000034E       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x20000350       [2]    __Lib_TouchPanel_TFT_CAL_X_MAX
0x20000352       [2]    __Lib_TouchPanel_TFT_CAL_Y_MAX
0x20000354       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x20000356       [2]    __Lib_TouchPanel_TFT_y_coord_old
0x20000358       [4]    __Lib_USB_32F10x_CL_SET_TEST_MODE
0x2000035C    [1524]    __Lib_USB_32F10x_CL_USB_OTG_dev
0x20000950       [1]    __Lib_USB_32F10x_CL_USBD_SetConfig_cfgidx_L0
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x01CE       [2]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Size
0x01D6       [1]    __Lib_USB_32F10x_CL_emptyStr
0x231C       [4]    _strd1
0x4FFC       [4]    ?ICS__Lib_USB_32F10x_CL__USB_Stop_Waiting
0x74C0    [2168]    _TFT_defaultFont
0x7D38      [44]    ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_cb
0x7D64       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_cfg_status
0x7D68       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_Protocol
0x7D6C       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_IdleState
0x7D70       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_CfgDesc_Ptr
0x7D74       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_AltSet
0x7D78       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_default_cfg
0x7D7C       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_GEN_AltSet
0x7D80       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_ep_status
0x7D84       [4]    ?ICS__Lib_USB_32F10x_CL_USBD_DCD_INT_fops
0x7D88       [2]    ?ICS__Lib_USB_32F10x_CL_USB_OTG_MAX_EP0_SIZE
0x7D8A       [2]    ?ICS__Lib_USB_32F10x_CL_wMaxPacketSize
0x7D8C       [4]    ?ICS__Lib_USB_32F10x_CL_USB_Read_Buffer
0x7D90       [4]    ?ICS__Lib_USB_32F10x_CL_USB_Write_Buffer
0x7D94      [28]    ?ICS__Lib_USB_32F10x_CL_USR_desc
0x7DB0      [44]    ?ICS__Lib_USB_32F10x_CL_USBD_HID_cb
0x7DDC      [28]    ?ICS__Lib_USB_32F10x_CL_USR_cb
0x7DF8       [2]    ?ICS_kk
0x7DFA       [2]    ?ICS_down
0x7DFC       [2]    ?ICS_pressed_targets_index
0x7DFE      [39]    ?ICS?lstr1_domaci2
0x7E25      [11]    ?ICS?lstr2_domaci2
0x7E30      [11]    ?ICS?lstr3_domaci2
0x7E3B      [10]    ?ICS?lstr4_domaci2
0x7E45       [1]    ?ICS__Lib_TFT_FontInitialized
0x7E46       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x7E47       [1]    ?ICS__Lib_TFT___no_acceleration
0x7E48       [2]    ?ICS__Lib_TFT_Ptr_Set
0x7E4A       [2]    ?ICS__Lib_TFT_Defs___controller
0x7E4C       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x7E4D       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x7E4E       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
0x7E50      [48]    _strd3
0x7E80      [41]    _configDescriptor1
0x7EAA      [34]    _strd2
0x7ECC      [33]    _hid_rpt_desc
0x7EEE      [18]    _device_dsc
