(S (S (VP (VBG Deploying) (NP (JJ state-of-the-art) (NNP CNNs)))) (VP (VBZ requires) (NP (NP (JJ power-hungry) (NNS processors)) (CC and) (NP (JJ off-chip) (NN memory)))) (. .))
(S (NP (DT This)) (VP (VBZ precludes) (NP (NP (DT the) (NN implementation)) (PP (IN of) (NP (NNP CNNs))) (PP (IN in) (NP (NN low-power) (JJ embedded) (NNS systems))))) (. .))
(S (NP (PRP We)) (VP (JJ present) (NP (NP (NNP XNORBIN)) (, ,) (NP (NP (DT an) (NN accelerator)) (PP (IN for) (NP (NP (JJ binary) (NNP CNNs)) (PP (IN with) (NP (NP (NN computation)) (VP (ADVP (RB tightly)) (VBN coupled) (PP (TO to) (NP (NN memory))) (PP (IN for) (NP (JJ aggressive) (NNS data) (NN reuse))))))))))) (. .))
(S (S (VP (VBN Implemented) (PP (IN in) (NP (NNP UMC) (CD 65nm) (NN technology))))) (NP (NNP XNORBIN)) (VP (VBZ achieves) (NP (NP (NP (DT an) (NN energy) (NN efficiency)) (PP (IN of) (NP (CD 95) (NNP TOp/s/W)))) (CC and) (NP (NP (DT an) (NN area) (NN efficiency)) (PP (IN of) (NP (CD 2.0) (NNP TOp/s/MGE))))) (PP (IN at) (NP (CD 0.8) (NNP V)))) (. .))
