#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Sep 22 12:21:56 2025
# Process ID         : 1109418
# Current directory  : /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth
# Command line       : vivado -mode tcl -source /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/synthesize.tcl
# Log file           : /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/vivado.log
# Journal file       : /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/vivado.jou
# Running On         : shp
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 8840HS w/ Radeon 780M Graphics
# CPU Frequency      : 4633.031 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32905 MB
# Swap memory        : 0 MB
# Total Virtual      : 32905 MB
# Available Virtual  : 13871 MB
#-----------------------------------------------------------
source /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc
# synth_design -top bisection -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top bisection -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1109681
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2199.074 ; gain = 442.680 ; free physical = 487 ; free virtual = 11946
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'bisection' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/bisection.vhd:28]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_2.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_3.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_4.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_3.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_4_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_5_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_5.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_1_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_1_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_1.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_6_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_6.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_2_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_2_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addf_2.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_7_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_7.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_absf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_absf_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_absf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_absf_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_8_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_8.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_4_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_4.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_5_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_5.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_6.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_7_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_7.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_7.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_8_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_8.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_8.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_3_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_3.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_9.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_9_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_9.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_9.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_9.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_4_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_4.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_10_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_10.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_11.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_11_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_11.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_11.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_5_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_5.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_3.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_3.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_12_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_12.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_13.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_13_dataless' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_13.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_13.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_6_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_6.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_4.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_4.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_7_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_7_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_7_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_7_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_7_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_7_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_7.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_5.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_5.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_14.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_14_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_14.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_14.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_14.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_9_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_9.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_10_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_10.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_11_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_11.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_4.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_subf_0_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_subf_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_subf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_3_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_3' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_1_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_1.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_8_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_8_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_8_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_8_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_8_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_8_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_8.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_9_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_9_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_9_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_9_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_9_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_9_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_9.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_6.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_6.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_15.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_15_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_15.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_15.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_15.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_10' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_10_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_10_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_10_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_10_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_10_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_10_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_7.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_16.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_16_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_16.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_16.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_16.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_11_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_11_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_11_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_11_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_11_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_11_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_11.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_8' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_8.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_8' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_8.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_17_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_17.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_12' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_12_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_12_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_12_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_12_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_12_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_12_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_12.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_9' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_9.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_9' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_9.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_18_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_18' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_18.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_13' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_13_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_13_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_13_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_13_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_13_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_13.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_10' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_10.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_10' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_10.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_12_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_12.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_19_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_19' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_19.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_13_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_13.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_14_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_14.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_15_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_15.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_5.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_16_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_16.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_6.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_7' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_7.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_7' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_constant_7.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_buff' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_buff' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_4_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_4' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mulf_4.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpf_2.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_17_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_17.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_20' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_20_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_20_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_20_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_20_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_20' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_20.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_select_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_select_0_antitokens' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_0_antitokens' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_21_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_21' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_21.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_select_1' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_select_1_antitokens' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_1_antitokens' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_1.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_1' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_22' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_22.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_22_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_22.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_22_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_22.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_22' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_22.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_23' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_23.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_23_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_23.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_23_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_23.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_23' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_23.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_select_2' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_2.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_select_2_antitokens' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_2.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_2_antitokens' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_2.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_select_2' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_select_2.vhd:81]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_24' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_24.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_24_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_24.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_24_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_24.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_24' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_24.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_18' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_18_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_18_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_18_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_18_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_18_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_18_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_18' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_18.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_19' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_19_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_19_inner_or_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_19_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_19_inner_regblock' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_19_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_19_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_19' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_fork_19.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_14_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_14_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_14_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_14_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_14_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_14_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_14.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_11' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_11.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_11' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_11.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_15' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_15_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_15_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_15_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_15_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_15_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_15_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_15.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_12' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_12.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_12' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_12.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_16' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_16_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_16_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_16_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_16_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_16_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_16_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_16.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_13' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_13.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_13' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_13.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_25' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_25_fifo' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_25_fifo_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_25_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_25_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_25' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_buffer_25.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_17' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_17_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_17_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_17_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_17_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_17_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_17_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_17' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_17.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_14' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_14.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_14' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_14.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_18' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_18_inner' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_18_inner_join' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_18_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_18_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_18_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_18_inner' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_18' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_cond_br_18.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_15' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_15.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_15' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_15.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_5' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_5.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_5' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_5.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_6' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_6' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_mux_6.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_sink_16' [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_16.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'handshake_sink_16' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/handshake_sink_16.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'bisection' (0#1) [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/bisection.vhd:28]
WARNING: [Synth 8-7129] Port clk in module handshake_sink_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_18_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_18_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module handshake_sink_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_17_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_17_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module handshake_sink_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module handshake_sink_13 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.582 ; gain = 666.188 ; free physical = 486 ; free virtual = 11853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.582 ; gain = 666.188 ; free physical = 485 ; free virtual = 11852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2422.582 ; gain = 666.188 ; free physical = 485 ; free virtual = 11852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2422.582 ; gain = 0.000 ; free physical = 498 ; free virtual = 11865
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2480.445 ; gain = 0.000 ; free physical = 474 ; free virtual = 11841
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2480.480 ; gain = 0.000 ; free physical = 474 ; free virtual = 11841
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2480.480 ; gain = 724.086 ; free physical = 483 ; free virtual = 11850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.449 ; gain = 732.055 ; free physical = 483 ; free virtual = 11850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.449 ; gain = 732.055 ; free physical = 483 ; free virtual = 11850
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:1107]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:419]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2488.449 ; gain = 732.055 ; free physical = 490 ; free virtual = 11858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 4     
	   3 Input   20 Bit       Adders := 10    
	   3 Input   16 Bit       Adders := 4     
	   3 Input   14 Bit       Adders := 5     
	   3 Input   13 Bit       Adders := 5     
	   3 Input   12 Bit       Adders := 4     
	   4 Input   10 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 4     
+---XORs : 
	   2 Input     27 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               47 Bit    Registers := 5     
	               34 Bit    Registers := 40    
	               32 Bit    Registers := 20    
	               28 Bit    Registers := 12    
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 4     
	               23 Bit    Registers := 4     
	               19 Bit    Registers := 35    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 32    
	               14 Bit    Registers := 30    
	               13 Bit    Registers := 10    
	               11 Bit    Registers := 32    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 34    
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 356   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 5     
	   2 Input   34 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 27    
	   2 Input   28 Bit        Muxes := 20    
	   2 Input   26 Bit        Muxes := 20    
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   23 Bit        Muxes := 51    
	   2 Input    8 Bit        Muxes := 30    
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 48    
	   4 Input    2 Bit        Muxes := 14    
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 83    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2520.465 ; gain = 764.070 ; free physical = 517 ; free virtual = 11886
---------------------------------------------------------------------------------
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_4 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_6 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_8 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_a : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_5 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_7 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_9 : 0 0 : 1032 1032 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_b : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 2534.465 ; gain = 778.070 ; free physical = 503 ; free virtual = 11871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2589.543 ; gain = 833.148 ; free physical = 445 ; free virtual = 11814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 2658.559 ; gain = 902.164 ; free physical = 358 ; free virtual = 11726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 456 ; free virtual = 11692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 456 ; free virtual = 11692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 462 ; free virtual = 11698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 462 ; free virtual = 11698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 461 ; free virtual = 11697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 461 ; free virtual = 11697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bisection   | mulf0/ip/RoundingAdder/X_2_d2_reg[4]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf0/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf0/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | addf0/ip/fracAdder/X_0_d5_reg[10]                     | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf0/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | addf0/ip/fracAdder/X_1_d5_reg[13]                     | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | addf0/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf0/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf0/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf0/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf0/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf0/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | addf1/ip/fracAdder/X_0_d5_reg[10]                     | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf1/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | addf1/ip/fracAdder/X_1_d5_reg[13]                     | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | addf1/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf1/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf1/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf1/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf1/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf1/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | mulf2/ip/RoundingAdder/X_2_d2_reg[4]                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf2/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf2/ip/fracAdder/Y_0_d3_reg[10]                     | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | addf2/ip/fracAdder/X_0_d5_reg[10]                     | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf2/ip/fracAdder/Y_1_d3_reg[14]                     | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | addf2/ip/fracAdder/X_1_d5_reg[13]                     | 4      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | addf2/ip/extendedExpInc_d7_reg[8]                     | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | addf2/ip/signR_d7_reg                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf2/ip/RightShifterComponent/level1_d3_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf2/ip/RightShifterComponent/ps_d3_reg[0]           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | addf2/ip/excRt_d8_reg[1]                              | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | addf2/ip/EffSub_d7_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|bisection   | subf0/operator/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | subf0/operator/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|bisection   | subf0/operator/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|bisection   | subf0/operator/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|bisection   | subf0/operator/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | subf0/operator/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | subf0/operator/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf3/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf3/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|bisection   | mulf4/ip/sign_d4_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|bisection   | mulf4/ip/exc_d4_reg[1]                                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+-------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   213|
|2     |DSP48E1 |    10|
|3     |LUT1    |    41|
|4     |LUT2    |   520|
|5     |LUT3    |   643|
|6     |LUT4    |   429|
|7     |LUT5    |   545|
|8     |LUT6    |  1231|
|9     |SRL16E  |   271|
|10    |FDRE    |  2680|
|11    |FDSE    |    79|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.371 ; gain = 982.977 ; free physical = 461 ; free virtual = 11696
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 2739.371 ; gain = 925.078 ; free physical = 461 ; free virtual = 11696
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 2739.379 ; gain = 982.977 ; free physical = 460 ; free virtual = 11696
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2739.379 ; gain = 0.000 ; free physical = 513 ; free virtual = 11748
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/period_10.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2795.398 ; gain = 0.000 ; free physical = 489 ; free virtual = 11724
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 72e80adb
INFO: [Common 17-83] Releasing license: Synthesis
715 Infos, 124 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 2795.434 ; gain = 1226.102 ; free physical = 518 ; free virtual = 11754
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2204.172; main = 2178.481; forked = 333.293
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3557.539; main = 2795.402; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/utilization_post_syn.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 12:23:35 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : bisection
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                | 3115 |     0 |          0 |    101400 |  3.07 |
|   LUT as Logic             | 2844 |     0 |          0 |    101400 |  2.80 |
|   LUT as Memory            |  271 |     0 |          0 |     35000 |  0.77 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  271 |     0 |            |           |       |
| Slice Registers            | 2759 |     0 |          0 |    202800 |  1.36 |
|   Register as Flip Flop    | 2759 |     0 |          0 |    202800 |  1.36 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 79    |          Yes |         Set |            - |
| 2680  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   10 |     0 |          0 |       600 |  1.67 |
|   DSP48E1 only |   10 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2680 |        Flop & Latch |
| LUT6     | 1231 |                 LUT |
| LUT3     |  643 |                 LUT |
| LUT5     |  545 |                 LUT |
| LUT2     |  520 |                 LUT |
| LUT4     |  429 |                 LUT |
| SRL16E   |  271 |  Distributed Memory |
| CARRY4   |  213 |          CarryLogic |
| FDSE     |   79 |        Flop & Latch |
| LUT1     |   41 |                 LUT |
| DSP48E1  |   10 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 12:23:39 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bisection
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 addf2/ip/roundingAdder/X_1_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer0/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.783ns  (logic 2.558ns (20.011%)  route 10.225ns (79.989%))
  Logic Levels:           37  (CARRY4=13 LUT2=2 LUT4=3 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3039, unset)         0.537     0.537    addf2/ip/roundingAdder/clk
                         FDRE                                         r  addf2/ip/roundingAdder/X_1_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  addf2/ip/roundingAdder/X_1_d1_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    addf2/ip/roundingAdder/X_1_d1_reg_n_0_[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  addf2/ip/roundingAdder/outs_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    addf2/ip/roundingAdder/outs_reg[2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  addf2/ip/roundingAdder/outs_reg[6]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    addf2/ip/roundingAdder/outs_reg[6]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  addf2/ip/roundingAdder/outs_reg[10]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    addf2/ip/roundingAdder/outs_reg[10]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.863 r  addf2/ip/roundingAdder/outs_reg[14]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.863    addf2/ip/roundingAdder/outs_reg[14]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.917 r  addf2/ip/roundingAdder/outs_reg[18]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.917    addf2/ip/roundingAdder/outs_reg[18]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.971 r  addf2/ip/roundingAdder/outs_reg[22]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    addf2/ip/roundingAdder/outs_reg[22]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.025 r  addf2/ip/roundingAdder/outs_reg[26]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.025    addf2/ip/roundingAdder/outs_reg[26]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.079 r  addf2/ip/roundingAdder/outs_reg[30]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.079    addf2/ip/roundingAdder/outs_reg[30]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     2.252 r  addf2/ip/roundingAdder/outs_reg[30]_i_3__0/O[1]
                         net (fo=12, unplaced)        0.399     2.651    addf2/ip/roundingAdder/RoundedExpFrac[33]
                         LUT6 (Prop_lut6_I3_O)        0.125     2.776 f  addf2/ip/roundingAdder/outs[30]_i_4/O
                         net (fo=11, unplaced)        0.316     3.092    addf2/ip/roundingAdder/outs[30]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.135 f  addf2/ip/roundingAdder/outs[24]_i_1__3/O
                         net (fo=6, unplaced)         0.774     3.909    addf2/ip/roundingAdder/D[24]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.952 f  addf2/ip/roundingAdder/ltOp_carry_i_18/O
                         net (fo=4, unplaced)         0.294     4.246    addf2/ip/roundingAdder/ltOp_carry_i_18_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     4.289 r  addf2/ip/roundingAdder/ltOp_carry_i_16__0/O
                         net (fo=22, unplaced)        0.332     4.621    addf2/ip/roundingAdder/excRt_d8_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.664 f  addf2/ip/roundingAdder/ltOp_carry_i_15/O
                         net (fo=2, unplaced)         0.281     4.945    buffer9/control/ltOp_carry_1
                         LUT6 (Prop_lut6_I5_O)        0.043     4.988 r  buffer9/control/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.497     5.485    cmpf0/operator/operator/ExpFracCmp/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.738 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.745    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.799 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.799    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.853 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.853    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.907 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=2, unplaced)         0.639     6.546    addf2/ip/roundingAdder/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     6.589 f  addf2/ip/roundingAdder/reg_out0_i_4/O
                         net (fo=1, unplaced)         0.270     6.859    buffer9/control/reg_out1_i_3__1
                         LUT6 (Prop_lut6_I5_O)        0.043     6.902 r  buffer9/control/reg_out0_i_3/O
                         net (fo=3, unplaced)         0.288     7.190    fork14/control/generateBlocks[1].regblock/buffer14_outs
                         LUT6 (Prop_lut6_I2_O)        0.043     7.233 f  fork14/control/generateBlocks[1].regblock/reg_out0_i_2__0/O
                         net (fo=3, unplaced)         0.288     7.521    mulf3/one_slot_break_dv/fork14_outs_1_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     7.564 f  mulf3/one_slot_break_dv/fullReg_i_5/O
                         net (fo=4, unplaced)         0.294     7.858    control_merge0/fork_valid/generateBlocks[1].regblock/select0_result_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     7.901 f  control_merge0/fork_valid/generateBlocks[1].regblock/outputValid_i_6/O
                         net (fo=4, unplaced)         0.294     8.195    fork18/control/generateBlocks[2].regblock/condition_ready0_10
                         LUT5 (Prop_lut5_I4_O)        0.043     8.238 r  fork18/control/generateBlocks[2].regblock/Cin_1_d1_i_5__4/O
                         net (fo=4, unplaced)         0.294     8.532    fork18/control/generateBlocks[1].regblock/Mint[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     8.575 f  fork18/control/generateBlocks[1].regblock/Cin_1_d1_i_1__5/O
                         net (fo=151, unplaced)       0.380     8.955    mulf3/one_slot_break_dv/one_slot_break_dv_ready_26
                         LUT6 (Prop_lut6_I0_O)        0.043     8.998 f  mulf3/one_slot_break_dv/transmitValue_i_3__7/O
                         net (fo=4, unplaced)         0.294     9.292    addf2/one_slot_break_dv/transmitValue_reg_0
                         LUT4 (Prop_lut4_I3_O)        0.043     9.335 r  addf2/one_slot_break_dv/Cin_1_d1_i_4__4/O
                         net (fo=3, unplaced)         0.425     9.760    mulf3/one_slot_break_dv/Mint_0[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     9.803 f  mulf3/one_slot_break_dv/Cin_1_d1_i_1__4/O
                         net (fo=148, unplaced)       0.379    10.182    mulf3/one_slot_break_dv/subf0_result_ready
                         LUT2 (Prop_lut2_I0_O)        0.043    10.225 f  mulf3/one_slot_break_dv/Cin_1_d1_i_1__3/O
                         net (fo=378, unplaced)       0.403    10.628    mulf3/one_slot_break_dv/outputValid_reg_5
                         LUT6 (Prop_lut6_I0_O)        0.043    10.671 f  mulf3/one_slot_break_dv/transmitValue_i_2__25/O
                         net (fo=5, unplaced)         0.298    10.969    control_merge0/one_slot_break_r/control/Cin_1_d1_reg
                         LUT6 (Prop_lut6_I3_O)        0.043    11.012 r  control_merge0/one_slot_break_r/control/Cin_1_d1_i_5__2/O
                         net (fo=2, unplaced)         0.281    11.293    addf2/one_slot_break_dv/Cin_1_d1_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043    11.336 f  addf2/one_slot_break_dv/Cin_1_d1_i_1__6/O
                         net (fo=408, unplaced)       0.405    11.741    fork6/control/generateBlocks[1].regblock/Mint
                         LUT6 (Prop_lut6_I0_O)        0.043    11.784 f  fork6/control/generateBlocks[1].regblock/Cin_1_d1_i_1__7/O
                         net (fo=154, unplaced)       0.380    12.164    fork6/control/generateBlocks[1].regblock/outputValid_reg
                         LUT2 (Prop_lut2_I0_O)        0.043    12.207 f  fork6/control/generateBlocks[1].regblock/Cin_1_d1_i_1__1/O
                         net (fo=374, unplaced)       0.403    12.610    fork2/control/generateBlocks[0].regblock/one_slot_break_dv_ready
                         LUT6 (Prop_lut6_I4_O)        0.043    12.653 r  fork2/control/generateBlocks[0].regblock/fullReg_i_3__0/O
                         net (fo=2, unplaced)         0.281    12.934    control_merge0/one_slot_break_r/control/anyBlockStop_35
                         LUT4 (Prop_lut4_I2_O)        0.043    12.977 r  control_merge0/one_slot_break_r/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.343    13.320    buffer0/E[0]
                         FDRE                                         r  buffer0/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3039, unset)         0.510    10.510    buffer0/clk
                         FDRE                                         r  buffer0/dataReg_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_CE)      -0.245    10.230    buffer0/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                 -3.090    




# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Retarget | Checksum: 1d9774583
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Constant propagation | Checksum: 1d9774583
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3252.633 ; gain = 0.000 ; free physical = 428 ; free virtual = 11421
Sweep | Checksum: 1e1e59040
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
BUFG optimization | Checksum: 1e1e59040
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Shift Register Optimization | Checksum: 1e1e59040
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Post Processing Netlist | Checksum: 1e1e59040
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 409 ; free virtual = 11401
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 428 ; free virtual = 11420
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.648 ; gain = 0.000 ; free physical = 428 ; free virtual = 11420
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-1035] Found 48 LUTNM shape to break, 97 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 38, total 48, new lutff created 4
INFO: [Physopt 32-1138] End 1 Pass. Optimized 92 nets or LUTs. Breaked 48 LUTs, combined 44 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 34 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 507 ; free virtual = 11500
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 507 ; free virtual = 11500

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           48  |             44  |                    92  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            7  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           55  |             44  |                    96  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Placement Optimization Initialization | Checksum: 3261cca7e
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.447 | TNS=-1757.415 |
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.155. For the most accurate timing information please run report_timing.
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 498 ; free virtual = 11490
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 3323.691 ; gain = 39.043 ; free physical = 499 ; free virtual = 11491
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.98s |  WALL: 0.30s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 498 ; free virtual = 11490
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-356.924 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-356.924 |
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-356.924 |
INFO: [Physopt 32-663] Processed net buffer2/Q[25].  Re-placed instance buffer2/dataReg_reg[25]
INFO: [Physopt 32-735] Processed net buffer2/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.144 | TNS=-356.837 |
INFO: [Physopt 32-663] Processed net buffer2/Q[5].  Re-placed instance buffer2/dataReg_reg[5]
INFO: [Physopt 32-735] Processed net buffer2/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-356.750 |
INFO: [Physopt 32-663] Processed net buffer2/Q[20].  Re-placed instance buffer2/dataReg_reg[20]
INFO: [Physopt 32-735] Processed net buffer2/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-356.708 |
INFO: [Physopt 32-663] Processed net buffer2/Q[26].  Re-placed instance buffer2/dataReg_reg[26]
INFO: [Physopt 32-735] Processed net buffer2/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-356.666 |
INFO: [Physopt 32-663] Processed net buffer2/Q[31].  Re-placed instance buffer2/dataReg_reg[31]
INFO: [Physopt 32-735] Processed net buffer2/Q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.099 | TNS=-356.626 |
INFO: [Physopt 32-663] Processed net buffer2/Q[4].  Re-placed instance buffer2/dataReg_reg[4]
INFO: [Physopt 32-735] Processed net buffer2/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.094 | TNS=-356.586 |
INFO: [Physopt 32-663] Processed net buffer2/Q[13].  Re-placed instance buffer2/dataReg_reg[13]
INFO: [Physopt 32-735] Processed net buffer2/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.070 | TNS=-356.551 |
INFO: [Physopt 32-663] Processed net buffer2/Q[12].  Re-placed instance buffer2/dataReg_reg[12]
INFO: [Physopt 32-735] Processed net buffer2/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.070 | TNS=-356.540 |
INFO: [Physopt 32-663] Processed net buffer2/Q[3].  Re-placed instance buffer2/dataReg_reg[3]
INFO: [Physopt 32-735] Processed net buffer2/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.070 | TNS=-356.529 |
INFO: [Physopt 32-663] Processed net buffer2/Q[6].  Re-placed instance buffer2/dataReg_reg[6]
INFO: [Physopt 32-735] Processed net buffer2/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.070 | TNS=-356.518 |
INFO: [Physopt 32-663] Processed net buffer2/Q[9].  Re-placed instance buffer2/dataReg_reg[9]
INFO: [Physopt 32-735] Processed net buffer2/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-356.507 |
INFO: [Physopt 32-663] Processed net buffer2/Q[10].  Re-placed instance buffer2/dataReg_reg[10]
INFO: [Physopt 32-735] Processed net buffer2/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-356.497 |
INFO: [Physopt 32-663] Processed net buffer2/Q[14].  Re-placed instance buffer2/dataReg_reg[14]
INFO: [Physopt 32-735] Processed net buffer2/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-356.490 |
INFO: [Physopt 32-663] Processed net buffer2/Q[30].  Re-placed instance buffer2/dataReg_reg[30]
INFO: [Physopt 32-735] Processed net buffer2/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.069 | TNS=-356.483 |
INFO: [Physopt 32-663] Processed net buffer2/Q[8].  Re-placed instance buffer2/dataReg_reg[8]
INFO: [Physopt 32-735] Processed net buffer2/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.476 |
INFO: [Physopt 32-663] Processed net buffer2/Q[17].  Re-placed instance buffer2/dataReg_reg[17]
INFO: [Physopt 32-735] Processed net buffer2/Q[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.470 |
INFO: [Physopt 32-663] Processed net buffer2/Q[19].  Re-placed instance buffer2/dataReg_reg[19]
INFO: [Physopt 32-735] Processed net buffer2/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.465 |
INFO: [Physopt 32-663] Processed net buffer2/Q[1].  Re-placed instance buffer2/dataReg_reg[1]
INFO: [Physopt 32-735] Processed net buffer2/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.460 |
INFO: [Physopt 32-663] Processed net buffer2/Q[21].  Re-placed instance buffer2/dataReg_reg[21]
INFO: [Physopt 32-735] Processed net buffer2/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.455 |
INFO: [Physopt 32-663] Processed net buffer2/Q[24].  Re-placed instance buffer2/dataReg_reg[24]
INFO: [Physopt 32-735] Processed net buffer2/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.450 |
INFO: [Physopt 32-663] Processed net buffer2/Q[2].  Re-placed instance buffer2/dataReg_reg[2]
INFO: [Physopt 32-735] Processed net buffer2/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-356.446 |
INFO: [Physopt 32-663] Processed net buffer2/Q[7].  Re-placed instance buffer2/dataReg_reg[7]
INFO: [Physopt 32-735] Processed net buffer2/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.064 | TNS=-356.442 |
INFO: [Physopt 32-702] Processed net buffer2/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork3/control/generateBlocks[0].regblock/anyBlockStop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[1].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf2/one_slot_break_dv/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net fork8/control/generateBlocks[7].regblock/transmitValue_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.059 | TNS=-341.273 |
INFO: [Physopt 32-702] Processed net mulf4/ip/SignificandMultiplication/tile_0_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.054 | TNS=-341.158 |
INFO: [Physopt 32-702] Processed net buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer16/fifo/control/Mint_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buffer16/fifo/control/buffer16_outs[25].  Re-placed instance buffer16/fifo/control/outs[25]_i_1__5
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/buffer16_outs[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.044 | TNS=-340.330 |
INFO: [Physopt 32-702] Processed net fork8/control/generateBlocks[7].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/outputValid_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mulf3/one_slot_break_dv/subf0_result_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.037 | TNS=-334.882 |
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/subf0_result_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net fork12/control/generateBlocks[6].regblock/transmitValue_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.018 | TNS=-295.187 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/buffer16_outs[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.984 | TNS=-292.565 |
INFO: [Physopt 32-702] Processed net addf2/one_slot_break_dv/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net control_merge0/one_slot_break_r/control/buffer7_outs_valid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.977 | TNS=-287.628 |
INFO: [Physopt 32-702] Processed net buffer27/control/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork20/control/generateBlocks[5].regblock/transmitValue_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork20/control/generateBlocks[6].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer27/control/out0_ready_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net control_merge3/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.964 | TNS=-278.475 |
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork18/control/generateBlocks[1].regblock/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork18/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork18/control/generateBlocks[0].regblock/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/condition_ready0_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.939 | TNS=-261.011 |
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/buffer7_outs_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.927 | TNS=-252.747 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net control_merge3/fork_valid/generateBlocks[1].regblock/dataReg_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.927 | TNS=-252.747 |
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/outputValid_reg_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/outs_reg[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/control/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf1/operator/operator/ExpFracCmp/outs_reg[30][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/outs_reg[21]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/eqOp_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[12]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.890 | TNS=-225.560 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-205.218 |
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ip_result__0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/fullReg_reg_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-205.218 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 513 ; free virtual = 11505
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.861 | TNS=-205.218 |
INFO: [Physopt 32-702] Processed net buffer2/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/fullReg_reg_13[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/dataReg[31]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net fork3/control/generateBlocks[0].regblock/anyBlockStop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.838 | TNS=-201.175 |
INFO: [Physopt 32-663] Processed net buffer0/Q[1].  Re-placed instance buffer0/dataReg_reg[1]
INFO: [Physopt 32-735] Processed net buffer0/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.838 | TNS=-201.050 |
INFO: [Physopt 32-663] Processed net buffer0/Q[25].  Re-placed instance buffer0/dataReg_reg[25]
INFO: [Physopt 32-735] Processed net buffer0/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.838 | TNS=-200.925 |
INFO: [Physopt 32-663] Processed net buffer0/Q[26].  Re-placed instance buffer0/dataReg_reg[26]
INFO: [Physopt 32-735] Processed net buffer0/Q[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.838 | TNS=-200.800 |
INFO: [Physopt 32-702] Processed net mulf4/ip/SignificandMultiplication/tile_0_mult/P[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/Mint_i_41_comp.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/Mint_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.827 | TNS=-200.388 |
INFO: [Physopt 32-663] Processed net buffer0/Q[11].  Re-placed instance buffer0/dataReg_reg[11]
INFO: [Physopt 32-735] Processed net buffer0/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.827 | TNS=-200.274 |
INFO: [Physopt 32-663] Processed net buffer0/Q[13].  Re-placed instance buffer0/dataReg_reg[13]
INFO: [Physopt 32-735] Processed net buffer0/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.827 | TNS=-200.161 |
INFO: [Physopt 32-663] Processed net buffer0/Q[16].  Re-placed instance buffer0/dataReg_reg[16]
INFO: [Physopt 32-735] Processed net buffer0/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.827 | TNS=-200.048 |
INFO: [Physopt 32-663] Processed net buffer0/Q[28].  Re-placed instance buffer0/dataReg_reg[28]
INFO: [Physopt 32-735] Processed net buffer0/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.820 | TNS=-199.935 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net buffer16/fifo/control/Mint_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-199.033 |
INFO: [Physopt 32-663] Processed net buffer0/Q[19].  Re-placed instance buffer0/dataReg_reg[19]
INFO: [Physopt 32-735] Processed net buffer0/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-198.944 |
INFO: [Physopt 32-663] Processed net buffer0/Q[21].  Re-placed instance buffer0/dataReg_reg[21]
INFO: [Physopt 32-735] Processed net buffer0/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-198.883 |
INFO: [Physopt 32-663] Processed net buffer0/Q[22].  Re-placed instance buffer0/dataReg_reg[22]
INFO: [Physopt 32-735] Processed net buffer0/Q[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.803 | TNS=-198.822 |
INFO: [Physopt 32-663] Processed net buffer0/Q[23].  Re-placed instance buffer0/dataReg_reg[23]
INFO: [Physopt 32-735] Processed net buffer0/Q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.761 |
INFO: [Physopt 32-663] Processed net buffer0/Q[0].  Re-placed instance buffer0/dataReg_reg[0]
INFO: [Physopt 32-735] Processed net buffer0/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.702 |
INFO: [Physopt 32-663] Processed net buffer0/Q[10].  Re-placed instance buffer0/dataReg_reg[10]
INFO: [Physopt 32-735] Processed net buffer0/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.698 |
INFO: [Physopt 32-663] Processed net buffer0/Q[15].  Re-placed instance buffer0/dataReg_reg[15]
INFO: [Physopt 32-735] Processed net buffer0/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.694 |
INFO: [Physopt 32-663] Processed net buffer0/Q[2].  Re-placed instance buffer0/dataReg_reg[2]
INFO: [Physopt 32-735] Processed net buffer0/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.690 |
INFO: [Physopt 32-663] Processed net buffer0/Q[3].  Re-placed instance buffer0/dataReg_reg[3]
INFO: [Physopt 32-735] Processed net buffer0/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.686 |
INFO: [Physopt 32-702] Processed net buffer0/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/X_2_d2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork2/control/generateBlocks[0].regblock/anyBlockStop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork6/control/generateBlocks[1].regblock/outputValid_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf2/one_slot_break_dv/outputValid_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fork8/control/generateBlocks[7].regblock/transmitValue_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/outputValid_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/subf0_result_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net addf2/one_slot_break_dv/blockStopArray[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/transmitValue_reg_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/buffer7_outs_valid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/one_slot_break_dv/outputValid_reg_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/outs_reg[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/control/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/sign_d4_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cmpf1/operator/operator/ExpFracCmp/outs_reg[30][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/outs_reg[21]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buffer15/eqOp_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[12]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ip_result__0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mulf3/ip/RoundingAdder/ltOp_carry__1_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_merge0/one_slot_break_r/control/fullReg_reg_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.801 | TNS=-198.686 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 514 ; free virtual = 11506
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 514 ; free virtual = 11506
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.801 | TNS=-198.686 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.343  |        158.238  |            0  |              0  |                    54  |           0  |           2  |  00:00:06  |
|  Total          |          0.343  |        158.238  |            0  |              0  |                    54  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 514 ; free virtual = 11506
INFO: [Common 17-83] Releasing license: Implementation
250 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 513 ; free virtual = 11506
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 3323.691 ; gain = 0.000 ; free physical = 609 ; free virtual = 11469
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.48s |  WALL: 0.44s
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.918 ; gain = 0.000 ; free physical = 577 ; free virtual = 11436
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.967 | TNS=-390.805 | WHS=0.088 | THS=0.000 |
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.967 | TNS=-390.805 | WHS=0.088 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf4/ip/SignificandMultiplication/tile_0_mult/P[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/X_2_d2[0].
INFO: [Physopt 32-952] Improved path group WNS = -0.964. Path group: clk. Processed net: buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/Mint_i_43_n_0.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/Mint_i_43_n_0. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/Mint_i_43_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.956. Path group: clk. Processed net: buffer16/fifo/control/buffer16_outs[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer0/Q[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg_n_0_[3].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/fullReg_reg_10[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/dataReg[31]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.897. Path group: clk. Processed net: fork2/control/generateBlocks[0].regblock/anyBlockStop.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer2/Q[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork6/control/generateBlocks[1].regblock/one_slot_break_dv_ready.
INFO: [Physopt 32-710] Processed net fork6/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Critical path length was reduced through logic transformation on cell fork6/control/generateBlocks[1].regblock/Cin_1_d1_i_1__1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.888. Path group: clk. Processed net: fork6/control/generateBlocks[1].regblock/outputValid_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[0].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[0]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[27]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.867. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[2].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[2]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[29]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.862. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/fracAdder/X_0_d4_reg[5]_srl4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[14]_1[0].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[8].  Re-placed instance control_merge0/one_slot_break_r/control/newY_d1[8]_i_2
INFO: [Physopt 32-952] Improved path group WNS = -0.853. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[8].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/a[21]_2[2].  Re-placed instance control_merge0/one_slot_break_r/control/ltOp_carry__1_i_2__2
INFO: [Physopt 32-952] Improved path group WNS = -0.830. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[21]_2[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[21]_2[0].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[17].  Re-placed instance control_merge0/one_slot_break_r/control/newY_d1[17]_i_2
INFO: [Physopt 32-952] Improved path group WNS = -0.823. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[17].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[8].  Re-placed instance control_merge0/one_slot_break_r/control/newY_d1[8]_i_2
INFO: [Physopt 32-952] Improved path group WNS = -0.814. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/DI[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[6].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[6]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/newY_d1[6]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.795. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf2/ip/exc_d3_reg[0]_srl3_n_0.
INFO: [Physopt 32-710] Processed net addf2/one_slot_break_dv/one_slot_break_dv_ready. Critical path length was reduced through logic transformation on cell addf2/one_slot_break_dv/Cin_1_d1_i_1__2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.769. Path group: clk. Processed net: addf2/one_slot_break_dv/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/DI[1].
INFO: [Physopt 32-952] Improved path group WNS = -0.768. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[3].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/Mint_i_43_n_0. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/Mint_i_43_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.766. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[24].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[3].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[3]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[30]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.764. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[3].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[3]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/newY_d1[3]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.756. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[2].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[2]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/newY_d1[2]_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.755. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/DI[0].  Re-placed instance control_merge0/one_slot_break_r/control/ltOp_carry_i_4__2
INFO: [Physopt 32-952] Improved path group WNS = -0.746. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/DI[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/DI[0].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/DI[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/ltOp_carry_i_4__2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.745. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/buffer16_outs[25].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/buffer16_outs[25]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[25]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.744. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[1].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[1]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[28]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.738. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[28].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[14]_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[10].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/newY_d1[0]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b_26_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/b_26_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[26]_i_1__8_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.722. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg_2.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[3]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[30]_i_1__5_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.719. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[30].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf4/ip/SignificandMultiplication/tile_1_mult/P[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/buffer16_outs[19].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/buffer16_outs[19]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[19]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.695. Path group: clk. Processed net: buffer6/fifo/control/buffer7_outs[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer9/dataReg[21].
INFO: [Physopt 32-710] Processed net fork4/control/generateBlocks[1].regblock/outputValid_reg[0]. Critical path length was reduced through logic transformation on cell fork4/control/generateBlocks[1].regblock/dataReg[31]_i_1__2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.693. Path group: clk. Processed net: fork4/control/generateBlocks[1].regblock/fullReg_i_2__1_n_0.
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/DI[3]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[30]_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.690. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[30]_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b[30]_0[3].
INFO: [Physopt 32-663] Processed net control_merge0/one_slot_break_r/control/addf1/excExpFracY[31].  Re-placed instance control_merge0/one_slot_break_r/control/sXsYExnXY_d1[2]_i_3__1
INFO: [Physopt 32-952] Improved path group WNS = -0.677. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/excExpFracY[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b_25_sn_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg_2.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_2. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/fullReg_i_2__0_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.675. Path group: clk. Processed net: mulf3/one_slot_break_dv/select0_result_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[25].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/outs_reg[31]_0[25]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[25]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.659. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/mux3/p_1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg_7.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_7. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outputValid_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.653. Path group: clk. Processed net: mulf4/one_slot_break_dv/select2_result_valid.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_7. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outputValid_i_2_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.651. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/dataReg_reg[0].
INFO: [Physopt 32-710] Processed net buffer16/fifo/control/buffer16_outs[19]. Critical path length was reduced through logic transformation on cell buffer16/fifo/control/outs[19]_i_1__5_comp_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.650. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[19].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/mux3/p_1_in.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/a_ready_INST_0_i_3_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.648. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/dataReg_reg[0].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/mux3/p_1_in. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/a_ready_INST_0_i_3_comp_3.
INFO: [Physopt 32-952] Improved path group WNS = -0.601. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b_ready_INST_0_i_2_n_0.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_7. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outputValid_i_2_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.583. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_lhs/eqOp__21.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/sXsYExnXY_d1[2]_i_7__0_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.579. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_3_sn_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_3_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_3_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[3]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.555. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b_ready_INST_0_i_2_n_0.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/b_ready_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/b_ready_INST_0_i_2_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.550. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/one_slot_break_dv/outputValid_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork8/control/generateBlocks[7].regblock/transmitValue_reg_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer9/control/blockStopArray[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork9/control/generateBlocks[1].regblock/outputValid_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork12/control/generateBlocks[4].regblock/anyBlockStop.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer27/control/blockStopArray[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork20/control/generateBlocks[5].regblock/transmitValue_reg_5.
INFO: [Physopt 32-710] Processed net fork20/control/generateBlocks[5].regblock/transmitValue_reg_5. Critical path length was reduced through logic transformation on cell fork20/control/generateBlocks[5].regblock/transmitValue_i_2__36_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.534. Path group: clk. Processed net: fork20/control/generateBlocks[6].regblock/transmitValue_reg_0.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/transmitValue_reg_7. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outputValid_i_2_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.531. Path group: clk. Processed net: mulf3/one_slot_break_dv/transmitValue_reg_11.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/dataReg_reg[0].
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/dataReg_reg[0]. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/b_ready_INST_0_i_3_comp_2.
INFO: [Physopt 32-952] Improved path group WNS = -0.507. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_lhs/sfracX1__0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/newY_d1[22]_i_4_n_0.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/newY_d1[22]_i_4_n_0. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/newY_d1[22]_i_4_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.471. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_24_sn_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_5_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_5_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[5]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.466. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_1_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_1_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[1]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.452. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/one_slot_break_dv/blockStopArray[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/one_slot_break_dv/transmitValue_reg_9.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork18/control/generateBlocks[1].regblock/one_slot_break_dv_ready.
INFO: [Physopt 32-710] Processed net fork18/control/generateBlocks[1].regblock/one_slot_break_dv_ready. Critical path length was reduced through logic transformation on cell fork18/control/generateBlocks[1].regblock/Cin_1_d1_i_1__5_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.451. Path group: clk. Processed net: fork18/control/generateBlocks[2].regblock/transmitValue_reg_1[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: fork18/control/generateBlocks[0].regblock/blockStopArray[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/fork_valid/generateBlocks[1].regblock/condition_ready0_7.
INFO: [Physopt 32-710] Processed net control_merge0/fork_valid/generateBlocks[1].regblock/condition_ready0_7. Critical path length was reduced through logic transformation on cell control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__13_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.440. Path group: clk. Processed net: mulf4/one_slot_break_dv/select2_result_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/sXsYExnXY_d1[2]_i_6__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_6_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_6_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[6]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.439. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/sXsYExnXY_d1[2]_i_5__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_18_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_18_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[18]_i_1__7_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.435. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a_2_sn_1.
INFO: [Physopt 32-710] Processed net control_merge0/one_slot_break_r/control/a_2_sn_1. Critical path length was reduced through logic transformation on cell control_merge0/one_slot_break_r/control/outs[2]_i_1__9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.426. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/transmitValue_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer27/control/out0_ready_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge3/fork_valid/generateBlocks[1].regblock/dataReg_reg[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge3/fork_valid/generateBlocks[1].regblock/mux5/p_1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer14/fifo/control/cond_br3_trueOut_valid.
INFO: [Physopt 32-710] Processed net buffer14/fifo/control/cond_br3_trueOut_valid. Critical path length was reduced through logic transformation on cell buffer14/fifo/control/out0[31]_INST_0_i_9_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.420. Path group: clk. Processed net: buffer9/control/dataReg_reg[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/one_slot_break_dv/select1_result_valid.
INFO: [Physopt 32-710] Processed net mulf3/one_slot_break_dv/select1_result_valid. Critical path length was reduced through logic transformation on cell mulf3/one_slot_break_dv/fullReg_i_5__0_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.411. Path group: clk. Processed net: mulf3/one_slot_break_dv/buffer23_outs_valid.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/outs_reg[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/control/sign_d4_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/sign_d4_reg.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: cmpf1/operator/operator/ExpFracCmp/outs_reg[30][0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/S[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/eqOp_carry_i_7_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/R_1_d1_reg[4]_0.
INFO: [Physopt 32-710] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[4]_0. Critical path length was reduced through logic transformation on cell mulf3/ip/RoundingAdder/ltOp_carry_i_12__1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.410. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: cmpf1/operator/operator/ExpFracCmp/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/outs_reg[23]_1[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/R_1_d1_reg[18]_0.
INFO: [Physopt 32-710] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[18]_0. Critical path length was reduced through logic transformation on cell mulf3/ip/RoundingAdder/ltOp_carry__1_i_14__1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.402. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/outs_reg[21]_0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer15/eqOp_carry__0_i_8_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/R_1_d1_reg[12]_0.
INFO: [Physopt 32-710] Processed net mulf3/ip/RoundingAdder/R_1_d1_reg[12]_0. Critical path length was reduced through logic transformation on cell mulf3/ip/RoundingAdder/ltOp_carry__0_i_11__1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.381. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry_i_18__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry__1_i_19_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry__1_i_21_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/p_0_in[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry__1_i_26_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/fracR[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf4/ip/SignificandMultiplication/tile_0_mult/P[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/ip/RoundingAdder/X_2_d2[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/mulf4/ieee2nfloat_lhs/eqOp1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: buffer16/fifo/control/DI[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/outs_reg[31]_0[27].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/mux3/p_1_in.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: mulf3/one_slot_break_dv/outputValid_reg_12.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.378. Path group: clk. Processed net: mulf3/ip/RoundingAdder/outs_reg[31].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/fracAdder/X_0_d4_reg[5]_srl4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg_n_0_[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: addf1/ip/CO[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/a[14]_1[1].
INFO: [Common 17-14] Message 'Physopt 32-953' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.370. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/addf1/ieee2nfloat_rhs/sfracX1__0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.360. Path group: clk. Processed net: control_merge0/one_slot_break_r/control/b[30]_0[3].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.351. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg[11]_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.327. Path group: clk. Processed net: mulf3/ip/RoundingAdder/ltOp_carry__1_i_21_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.288. Path group: clk. Processed net: mulf3/ip/RoundingAdder/exc_d4_reg[1]_0[0].
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.284. Path group: clk. Processed net: addf2/ip/roundingAdder/X_1_d1_reg[11]_3.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.284 | TNS=-38.255 | WHS=0.088 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.926 ; gain = 0.000 ; free physical = 569 ; free virtual = 11429
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.926 ; gain = 0.000 ; free physical = 569 ; free virtual = 11429
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.284 | TNS=-38.255 | WHS=0.088 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.683  |        352.550  |            0  |              0  |                    61  |           0  |           1  |  00:01:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3348.926 ; gain = 0.000 ; free physical = 569 ; free virtual = 11429
INFO: [Common 17-83] Releasing license: Implementation
232 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:57 ; elapsed = 00:01:02 . Memory (MB): peak = 3348.926 ; gain = 25.234 ; free physical = 569 ; free virtual = 11429
# report_utilization > /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/utilization_post_pr.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 12:25:39 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : bisection
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs                 | 3070 |     0 |          0 |    101400 |  3.03 |
|   LUT as Logic             | 2901 |     0 |          0 |    101400 |  2.86 |
|   LUT as Memory            |  169 |     0 |          0 |     35000 |  0.48 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  169 |     0 |            |           |       |
| Slice Registers            | 2766 |     0 |          0 |    202800 |  1.36 |
|   Register as Flip Flop    | 2766 |     0 |          0 |    202800 |  1.36 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 79    |          Yes |         Set |            - |
| 2687  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      | 1062 |     0 |          0 |     25350 |  4.19 |
|   SLICEL                                   |  720 |     0 |            |           |       |
|   SLICEM                                   |  342 |     0 |            |           |       |
| LUT as Logic                               | 2901 |     0 |          0 |    101400 |  2.86 |
|   using O5 output only                     |    4 |       |            |           |       |
|   using O6 output only                     | 2331 |       |            |           |       |
|   using O5 and O6                          |  566 |       |            |           |       |
| LUT as Memory                              |  169 |     0 |          0 |     35000 |  0.48 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |  169 |     0 |            |           |       |
|     using O5 output only                   |   18 |       |            |           |       |
|     using O6 output only                   |   49 |       |            |           |       |
|     using O5 and O6                        |  102 |       |            |           |       |
| Slice Registers                            | 2766 |     0 |          0 |    202800 |  1.36 |
|   Register driven from within the Slice    | 1765 |       |            |           |       |
|   Register driven from outside the Slice   | 1001 |       |            |           |       |
|     LUT in front of the register is unused |  370 |       |            |           |       |
|     LUT in front of the register is used   |  631 |       |            |           |       |
| Unique Control Sets                        |   52 |       |          0 |     25350 |  0.21 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   10 |     0 |          0 |       600 |  1.67 |
|   DSP48E1 only |   10 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 2687 |        Flop & Latch |
| LUT6     | 1265 |                 LUT |
| LUT3     |  658 |                 LUT |
| LUT5     |  553 |                 LUT |
| LUT2     |  524 |                 LUT |
| LUT4     |  428 |                 LUT |
| SRL16E   |  271 |  Distributed Memory |
| CARRY4   |  213 |          CarryLogic |
| FDSE     |   79 |        Flop & Latch |
| LUT1     |   39 |                 LUT |
| DSP48E1  |   10 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 12:25:40 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bisection
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 addf2/ip/roundingAdder/X_1_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 2.388ns (23.967%)  route 7.576ns (76.033%))
  Logic Levels:           34  (CARRY4=13 LUT4=2 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 11.268 - 10.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3046, unset)         1.439     1.439    addf2/ip/roundingAdder/clk
    SLICE_X15Y74         FDRE                                         r  addf2/ip/roundingAdder/X_1_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.204     1.643 r  addf2/ip/roundingAdder/X_1_d1_reg[3]/Q
                         net (fo=2, routed)           0.372     2.015    addf2/ip/roundingAdder/X_1_d1_reg_n_0_[3]
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.306     2.321 r  addf2/ip/roundingAdder/outs_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.007     2.328    addf2/ip/roundingAdder/outs_reg[2]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.382 r  addf2/ip/roundingAdder/outs_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.382    addf2/ip/roundingAdder/outs_reg[6]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.436 r  addf2/ip/roundingAdder/outs_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.436    addf2/ip/roundingAdder/outs_reg[10]_i_2_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.490 r  addf2/ip/roundingAdder/outs_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.490    addf2/ip/roundingAdder/outs_reg[14]_i_2_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.544 r  addf2/ip/roundingAdder/outs_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.544    addf2/ip/roundingAdder/outs_reg[18]_i_2_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.598 r  addf2/ip/roundingAdder/outs_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.598    addf2/ip/roundingAdder/outs_reg[22]_i_2_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.652 r  addf2/ip/roundingAdder/outs_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.652    addf2/ip/roundingAdder/outs_reg[26]_i_2_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.706 r  addf2/ip/roundingAdder/outs_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.706    addf2/ip/roundingAdder/outs_reg[30]_i_2_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.814 f  addf2/ip/roundingAdder/outs_reg[30]_i_3__0/O[0]
                         net (fo=3, routed)           0.359     3.172    addf2/ip/roundingAdder/RoundedExpFrac[32]
    SLICE_X15Y82         LUT6 (Prop_lut6_I4_O)        0.123     3.295 f  addf2/ip/roundingAdder/outs[30]_i_4/O
                         net (fo=11, routed)          0.324     3.619    addf2/ip/roundingAdder/outs[30]_i_4_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I4_O)        0.043     3.662 f  addf2/ip/roundingAdder/ltOp_carry_i_20/O
                         net (fo=1, routed)           0.418     4.080    addf2/ip/roundingAdder/ltOp_carry_i_20_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.043     4.123 f  addf2/ip/roundingAdder/ltOp_carry_i_18/O
                         net (fo=4, routed)           0.117     4.240    addf2/ip/roundingAdder/ltOp_carry_i_18_n_0
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.043     4.283 r  addf2/ip/roundingAdder/ltOp_carry_i_16__0/O
                         net (fo=22, routed)          0.337     4.620    addf2/ip/roundingAdder/excRt_d8_reg[0]
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.043     4.663 r  addf2/ip/roundingAdder/ltOp_carry_i_14/O
                         net (fo=2, routed)           0.292     4.955    buffer9/control/ltOp_carry_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.043     4.998 r  buffer9/control/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.289     5.287    cmpf0/operator/operator/ExpFracCmp/DI[1]
    SLICE_X9Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.537 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.537    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.590 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.590    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.643 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.643    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.696 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=3, routed)           0.458     6.153    addf2/ip/roundingAdder/CO[0]
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.043     6.196 f  addf2/ip/roundingAdder/reg_out0_i_4/O
                         net (fo=1, routed)           0.189     6.385    buffer9/control/reg_out1_i_3__1
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.043     6.428 r  buffer9/control/reg_out0_i_3/O
                         net (fo=3, routed)           0.285     6.713    fork14/control/generateBlocks[1].regblock/buffer14_outs
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.043     6.756 f  fork14/control/generateBlocks[1].regblock/reg_out0_i_2__0/O
                         net (fo=4, routed)           0.246     7.001    mulf3/one_slot_break_dv/fork14_outs_1_valid
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.043     7.044 f  mulf3/one_slot_break_dv/fullReg_i_5/O
                         net (fo=4, routed)           0.122     7.166    control_merge0/fork_valid/generateBlocks[1].regblock/select0_result_valid
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.043     7.209 f  control_merge0/fork_valid/generateBlocks[1].regblock/outputValid_i_6/O
                         net (fo=5, routed)           0.584     7.793    fork18/control/generateBlocks[1].regblock/condition_ready0_alias
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.043     7.836 f  fork18/control/generateBlocks[1].regblock/Cin_1_d1_i_1__5_comp/O
                         net (fo=156, routed)         0.210     8.047    mulf3/one_slot_break_dv/one_slot_break_dv_ready_26
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.043     8.090 f  mulf3/one_slot_break_dv/transmitValue_i_3__7/O
                         net (fo=4, routed)           0.112     8.202    addf2/one_slot_break_dv/transmitValue_reg_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I3_O)        0.043     8.245 r  addf2/one_slot_break_dv/Cin_1_d1_i_4__4/O
                         net (fo=3, routed)           0.541     8.785    fork12/control/generateBlocks[4].regblock/transmitValue_reg_1[1]
    SLICE_X11Y76         LUT6 (Prop_lut6_I3_O)        0.043     8.828 r  fork12/control/generateBlocks[4].regblock/transmitValue_i_2__5/O
                         net (fo=3, routed)           0.156     8.984    fork9/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.043     9.027 f  fork9/control/generateBlocks[1].regblock/outputValid_i_3__1/O
                         net (fo=5, routed)           0.297     9.324    buffer9/control/outs_reg[31]_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.043     9.367 r  buffer9/control/transmitValue_i_2__1/O
                         net (fo=3, routed)           0.357     9.724    fork8/control/generateBlocks[7].regblock/Cin_1_d1_reg_2[0]
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.043     9.767 r  fork8/control/generateBlocks[7].regblock/Cin_1_d1_i_4__2/O
                         net (fo=2, routed)           0.263    10.030    addf2/one_slot_break_dv/Cin_1_d1_reg_0
    SLICE_X16Y77         LUT6 (Prop_lut6_I3_O)        0.043    10.073 f  addf2/one_slot_break_dv/Cin_1_d1_i_1__6/O
                         net (fo=410, routed)         0.272    10.345    fork6/control/generateBlocks[1].regblock/Mint
    SLICE_X17Y77         LUT6 (Prop_lut6_I4_O)        0.043    10.388 f  fork6/control/generateBlocks[1].regblock/Cin_1_d1_i_1__1_comp/O
                         net (fo=376, routed)         0.660    11.048    control_merge0/one_slot_break_r/control/one_slot_break_dv_ready_25
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.043    11.091 r  control_merge0/one_slot_break_r/control/dataReg[31]_i_1__0_comp/O
                         net (fo=32, routed)          0.312    11.403    buffer2/E[0]
    SLICE_X31Y79         FDRE                                         r  buffer2/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3046, unset)         1.268    11.268    buffer2/clk
    SLICE_X31Y79         FDRE                                         r  buffer2/dataReg_reg[0]/C
                         clock pessimism              0.087    11.355    
                         clock uncertainty           -0.035    11.320    
    SLICE_X31Y79         FDRE (Setup_fdre_C_CE)      -0.201    11.119    buffer2/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                 -0.284    




# write_checkpoint -force /home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 551 ; free virtual = 11411
Wrote PlaceDB: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11409
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11409
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11410
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11410
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11410
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3364.934 ; gain = 0.000 ; free physical = 544 ; free virtual = 11410
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/bisection/out_standard/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
WARNING: [Vivado 12-180] No cells matched 'spec*'.
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 22 12:25:41 2025...
