#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar  7 11:31:51 2019
# Process ID: 15992
# Current directory: C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13204 C:\Users\nickb\Documents\JHU\612\repo\mips-cpu\RTL\CPUs\Multi Cycle\mccompFPGA.xpr
# Log file: C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/vivado.log
# Journal file: C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: cannot open output file xsim.dir/mccomp_tb_behav/xsimk.exe: Permission denied
collect2.exe: error: ld returned 1 exit status
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/bin/ld.exe: cannot open output file xsim.dir/mccomp_tb_behav/xsimk.exe: Permission denied
collect2.exe: error: ld returned 1 exit status
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mccomp_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mccomp_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd51575b6a1d4a48b268e1f9148a3e16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mccomp_tb_behav xil_defaultlib.mccomp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dr_dataIn' [C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/3rd Party IP/jtaglet/jtaglet.v:87]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccomp_tb_behav1.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nickb/Documents/JHU/612/repo/mips-cpu/RTL/CPUs/Multi Cycle/mccompFPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mccomp_tb_behav -key {Behavioral:sim_1:Functional:mccomp_tb} -tclbatch {mccomp_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mccomp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mccomp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 815.453 ; gain = 23.508
run 10 us
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit}} 
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/clk}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/clrn}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/pc}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/inst}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/alu}} {{/mccomp_tb/mccomp_sys/mc_cpu/madr}} {{/mccomp_tb/mccomp_sys/mc_cpu/tomem}} {{/mccomp_tb/mccomp_sys/mc_cpu/state}} {{/mccomp_tb/mccomp_sys/mc_cpu/wmem}} {{/mccomp_tb/mccomp_sys/mc_cpu/op}} {{/mccomp_tb/mccomp_sys/mc_cpu/rs}} {{/mccomp_tb/mccomp_sys/mc_cpu/rt}} {{/mccomp_tb/mccomp_sys/mc_cpu/rd}} {{/mccomp_tb/mccomp_sys/mc_cpu/func}} {{/mccomp_tb/mccomp_sys/mc_cpu/imm}} {{/mccomp_tb/mccomp_sys/mc_cpu/addr}} {{/mccomp_tb/mccomp_sys/mc_cpu/aluc}} {{/mccomp_tb/mccomp_sys/mc_cpu/pcsrc}} {{/mccomp_tb/mccomp_sys/mc_cpu/wreg}} {{/mccomp_tb/mccomp_sys/mc_cpu/regrt}} {{/mccomp_tb/mccomp_sys/mc_cpu/m2reg}} {{/mccomp_tb/mccomp_sys/mc_cpu/shift}} {{/mccomp_tb/mccomp_sys/mc_cpu/alusrcb}} {{/mccomp_tb/mccomp_sys/mc_cpu/jal}} {{/mccomp_tb/mccomp_sys/mc_cpu/sext}} {{/mccomp_tb/mccomp_sys/mc_cpu/wpc}} {{/mccomp_tb/mccomp_sys/mc_cpu/wir}} {{/mccomp_tb/mccomp_sys/mc_cpu/iord}} {{/mccomp_tb/mccomp_sys/mc_cpu/selpc}} {{/mccomp_tb/mccomp_sys/mc_cpu/bpc}} {{/mccomp_tb/mccomp_sys/mc_cpu/npc}} {{/mccomp_tb/mccomp_sys/mc_cpu/qa}} {{/mccomp_tb/mccomp_sys/mc_cpu/qb}} {{/mccomp_tb/mccomp_sys/mc_cpu/alua}} {{/mccomp_tb/mccomp_sys/mc_cpu/alub}} {{/mccomp_tb/mccomp_sys/mc_cpu/wd}} {{/mccomp_tb/mccomp_sys/mc_cpu/r}} {{/mccomp_tb/mccomp_sys/mc_cpu/sa}} {{/mccomp_tb/mccomp_sys/mc_cpu/s16}} {{/mccomp_tb/mccomp_sys/mc_cpu/i32}} {{/mccomp_tb/mccomp_sys/mc_cpu/dis}} {{/mccomp_tb/mccomp_sys/mc_cpu/jpc}} {{/mccomp_tb/mccomp_sys/mc_cpu/reg_dest}} {{/mccomp_tb/mccomp_sys/mc_cpu/wn}} {{/mccomp_tb/mccomp_sys/mc_cpu/z}} {{/mccomp_tb/mccomp_sys/mc_cpu/rega}} {{/mccomp_tb/mccomp_sys/mc_cpu/regb}} {{/mccomp_tb/mccomp_sys/mc_cpu/regc}} {{/mccomp_tb/mccomp_sys/mc_cpu/data}} {{/mccomp_tb/mccomp_sys/mc_cpu/opa}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_addi}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_beq}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/control_unit/i_j}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/mccomp_tb/mccomp_sys/mc_cpu/rf/register[1]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
