    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; RD
RD__0__DM__MASK EQU 0x38
RD__0__DM__SHIFT EQU 3
RD__0__DR EQU CYREG_PRT3_DR
RD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
RD__0__HSIOM_MASK EQU 0x000000F0
RD__0__HSIOM_SHIFT EQU 4
RD__0__INTCFG EQU CYREG_PRT3_INTCFG
RD__0__INTSTAT EQU CYREG_PRT3_INTSTAT
RD__0__MASK EQU 0x02
RD__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RD__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RD__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RD__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RD__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RD__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RD__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RD__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RD__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RD__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RD__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RD__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RD__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RD__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RD__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RD__0__PC EQU CYREG_PRT3_PC
RD__0__PC2 EQU CYREG_PRT3_PC2
RD__0__PORT EQU 3
RD__0__PS EQU CYREG_PRT3_PS
RD__0__SHIFT EQU 1
RD__DR EQU CYREG_PRT3_DR
RD__INTCFG EQU CYREG_PRT3_INTCFG
RD__INTSTAT EQU CYREG_PRT3_INTSTAT
RD__MASK EQU 0x02
RD__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RD__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RD__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RD__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RD__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RD__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RD__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RD__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RD__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RD__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RD__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RD__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RD__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RD__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RD__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RD__PC EQU CYREG_PRT3_PC
RD__PC2 EQU CYREG_PRT3_PC2
RD__PORT EQU 3
RD__PS EQU CYREG_PRT3_PS
RD__SHIFT EQU 1

; WR
WR__0__DM__MASK EQU 0x38
WR__0__DM__SHIFT EQU 3
WR__0__DR EQU CYREG_PRT1_DR
WR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
WR__0__HSIOM_MASK EQU 0x000000F0
WR__0__HSIOM_SHIFT EQU 4
WR__0__INTCFG EQU CYREG_PRT1_INTCFG
WR__0__INTSTAT EQU CYREG_PRT1_INTSTAT
WR__0__MASK EQU 0x02
WR__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
WR__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
WR__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
WR__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
WR__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
WR__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
WR__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
WR__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
WR__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
WR__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
WR__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
WR__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
WR__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
WR__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
WR__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
WR__0__PC EQU CYREG_PRT1_PC
WR__0__PC2 EQU CYREG_PRT1_PC2
WR__0__PORT EQU 1
WR__0__PS EQU CYREG_PRT1_PS
WR__0__SHIFT EQU 1
WR__DR EQU CYREG_PRT1_DR
WR__INTCFG EQU CYREG_PRT1_INTCFG
WR__INTSTAT EQU CYREG_PRT1_INTSTAT
WR__MASK EQU 0x02
WR__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
WR__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
WR__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
WR__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
WR__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
WR__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
WR__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
WR__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
WR__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
WR__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
WR__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
WR__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
WR__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
WR__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
WR__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
WR__PC EQU CYREG_PRT1_PC
WR__PC2 EQU CYREG_PRT1_PC2
WR__PORT EQU 1
WR__PS EQU CYREG_PRT1_PS
WR__SHIFT EQU 1

; IDX
IDX__0__DM__MASK EQU 0x1C0
IDX__0__DM__SHIFT EQU 6
IDX__0__DR EQU CYREG_PRT1_DR
IDX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
IDX__0__HSIOM_MASK EQU 0x00000F00
IDX__0__HSIOM_SHIFT EQU 8
IDX__0__INTCFG EQU CYREG_PRT1_INTCFG
IDX__0__INTSTAT EQU CYREG_PRT1_INTSTAT
IDX__0__MASK EQU 0x04
IDX__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
IDX__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
IDX__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
IDX__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
IDX__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
IDX__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
IDX__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
IDX__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
IDX__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
IDX__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
IDX__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
IDX__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
IDX__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
IDX__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
IDX__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
IDX__0__PC EQU CYREG_PRT1_PC
IDX__0__PC2 EQU CYREG_PRT1_PC2
IDX__0__PORT EQU 1
IDX__0__PS EQU CYREG_PRT1_PS
IDX__0__SHIFT EQU 2
IDX__DR EQU CYREG_PRT1_DR
IDX__INTCFG EQU CYREG_PRT1_INTCFG
IDX__INTSTAT EQU CYREG_PRT1_INTSTAT
IDX__MASK EQU 0x04
IDX__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
IDX__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
IDX__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
IDX__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
IDX__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
IDX__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
IDX__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
IDX__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
IDX__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
IDX__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
IDX__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
IDX__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
IDX__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
IDX__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
IDX__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
IDX__PC EQU CYREG_PRT1_PC
IDX__PC2 EQU CYREG_PRT1_PC2
IDX__PORT EQU 1
IDX__PS EQU CYREG_PRT1_PS
IDX__SHIFT EQU 2

; SE0
SE0__0__DM__MASK EQU 0x07
SE0__0__DM__SHIFT EQU 0
SE0__0__DR EQU CYREG_PRT1_DR
SE0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SE0__0__HSIOM_MASK EQU 0x0000000F
SE0__0__HSIOM_SHIFT EQU 0
SE0__0__INTCFG EQU CYREG_PRT1_INTCFG
SE0__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SE0__0__MASK EQU 0x01
SE0__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SE0__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SE0__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SE0__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SE0__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SE0__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SE0__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SE0__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SE0__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SE0__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SE0__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SE0__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SE0__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SE0__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SE0__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SE0__0__PC EQU CYREG_PRT1_PC
SE0__0__PC2 EQU CYREG_PRT1_PC2
SE0__0__PORT EQU 1
SE0__0__PS EQU CYREG_PRT1_PS
SE0__0__SHIFT EQU 0
SE0__DR EQU CYREG_PRT1_DR
SE0__INTCFG EQU CYREG_PRT1_INTCFG
SE0__INTSTAT EQU CYREG_PRT1_INTSTAT
SE0__MASK EQU 0x01
SE0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SE0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SE0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SE0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SE0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SE0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SE0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SE0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SE0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SE0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SE0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SE0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SE0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SE0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SE0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SE0__PC EQU CYREG_PRT1_PC
SE0__PC2 EQU CYREG_PRT1_PC2
SE0__PORT EQU 1
SE0__PS EQU CYREG_PRT1_PS
SE0__SHIFT EQU 0

; SE1
SE1__0__DM__MASK EQU 0x07
SE1__0__DM__SHIFT EQU 0
SE1__0__DR EQU CYREG_PRT3_DR
SE1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SE1__0__HSIOM_MASK EQU 0x0000000F
SE1__0__HSIOM_SHIFT EQU 0
SE1__0__INTCFG EQU CYREG_PRT3_INTCFG
SE1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SE1__0__MASK EQU 0x01
SE1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SE1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SE1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SE1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SE1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SE1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SE1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SE1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SE1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SE1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SE1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SE1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SE1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SE1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SE1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SE1__0__PC EQU CYREG_PRT3_PC
SE1__0__PC2 EQU CYREG_PRT3_PC2
SE1__0__PORT EQU 3
SE1__0__PS EQU CYREG_PRT3_PS
SE1__0__SHIFT EQU 0
SE1__DR EQU CYREG_PRT3_DR
SE1__INTCFG EQU CYREG_PRT3_INTCFG
SE1__INTSTAT EQU CYREG_PRT3_INTSTAT
SE1__MASK EQU 0x01
SE1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SE1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SE1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SE1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SE1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SE1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SE1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SE1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SE1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SE1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SE1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SE1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SE1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SE1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SE1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SE1__PC EQU CYREG_PRT3_PC
SE1__PC2 EQU CYREG_PRT3_PC2
SE1__PORT EQU 3
SE1__PS EQU CYREG_PRT3_PS
SE1__SHIFT EQU 0

; SE2
SE2__0__DM__MASK EQU 0x1C0000
SE2__0__DM__SHIFT EQU 18
SE2__0__DR EQU CYREG_PRT3_DR
SE2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SE2__0__HSIOM_MASK EQU 0x0F000000
SE2__0__HSIOM_SHIFT EQU 24
SE2__0__INTCFG EQU CYREG_PRT3_INTCFG
SE2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SE2__0__MASK EQU 0x40
SE2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SE2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SE2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SE2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SE2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SE2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SE2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SE2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SE2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SE2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SE2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SE2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SE2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SE2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SE2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SE2__0__PC EQU CYREG_PRT3_PC
SE2__0__PC2 EQU CYREG_PRT3_PC2
SE2__0__PORT EQU 3
SE2__0__PS EQU CYREG_PRT3_PS
SE2__0__SHIFT EQU 6
SE2__DR EQU CYREG_PRT3_DR
SE2__INTCFG EQU CYREG_PRT3_INTCFG
SE2__INTSTAT EQU CYREG_PRT3_INTSTAT
SE2__MASK EQU 0x40
SE2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SE2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SE2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SE2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SE2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SE2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SE2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SE2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SE2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SE2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SE2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SE2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SE2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SE2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SE2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SE2__PC EQU CYREG_PRT3_PC
SE2__PC2 EQU CYREG_PRT3_PC2
SE2__PORT EQU 3
SE2__PS EQU CYREG_PRT3_PS
SE2__SHIFT EQU 6

; SE3
SE3__0__DM__MASK EQU 0xE00000
SE3__0__DM__SHIFT EQU 21
SE3__0__DR EQU CYREG_PRT3_DR
SE3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SE3__0__HSIOM_MASK EQU 0xF0000000
SE3__0__HSIOM_SHIFT EQU 28
SE3__0__INTCFG EQU CYREG_PRT3_INTCFG
SE3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SE3__0__MASK EQU 0x80
SE3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SE3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SE3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SE3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SE3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SE3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SE3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SE3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SE3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SE3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SE3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SE3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SE3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SE3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SE3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SE3__0__PC EQU CYREG_PRT3_PC
SE3__0__PC2 EQU CYREG_PRT3_PC2
SE3__0__PORT EQU 3
SE3__0__PS EQU CYREG_PRT3_PS
SE3__0__SHIFT EQU 7
SE3__DR EQU CYREG_PRT3_DR
SE3__INTCFG EQU CYREG_PRT3_INTCFG
SE3__INTSTAT EQU CYREG_PRT3_INTSTAT
SE3__MASK EQU 0x80
SE3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SE3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SE3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SE3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SE3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SE3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SE3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SE3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SE3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SE3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SE3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SE3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SE3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SE3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SE3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SE3__PC EQU CYREG_PRT3_PC
SE3__PC2 EQU CYREG_PRT3_PC2
SE3__PORT EQU 3
SE3__PS EQU CYREG_PRT3_PS
SE3__SHIFT EQU 7

; SIA
SIA__0__DM__MASK EQU 0x7000
SIA__0__DM__SHIFT EQU 12
SIA__0__DR EQU CYREG_PRT3_DR
SIA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SIA__0__HSIOM_MASK EQU 0x000F0000
SIA__0__HSIOM_SHIFT EQU 16
SIA__0__INTCFG EQU CYREG_PRT3_INTCFG
SIA__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SIA__0__MASK EQU 0x10
SIA__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SIA__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SIA__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SIA__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SIA__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SIA__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SIA__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SIA__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SIA__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SIA__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SIA__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SIA__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SIA__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SIA__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SIA__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SIA__0__PC EQU CYREG_PRT3_PC
SIA__0__PC2 EQU CYREG_PRT3_PC2
SIA__0__PORT EQU 3
SIA__0__PS EQU CYREG_PRT3_PS
SIA__0__SHIFT EQU 4
SIA__DR EQU CYREG_PRT3_DR
SIA__INTCFG EQU CYREG_PRT3_INTCFG
SIA__INTSTAT EQU CYREG_PRT3_INTSTAT
SIA__MASK EQU 0x10
SIA__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SIA__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SIA__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SIA__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SIA__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SIA__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SIA__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SIA__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SIA__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SIA__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SIA__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SIA__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SIA__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SIA__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SIA__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SIA__PC EQU CYREG_PRT3_PC
SIA__PC2 EQU CYREG_PRT3_PC2
SIA__PORT EQU 3
SIA__PS EQU CYREG_PRT3_PS
SIA__SHIFT EQU 4

; SIP
SIP__0__DM__MASK EQU 0x38000
SIP__0__DM__SHIFT EQU 15
SIP__0__DR EQU CYREG_PRT3_DR
SIP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SIP__0__HSIOM_MASK EQU 0x00F00000
SIP__0__HSIOM_SHIFT EQU 20
SIP__0__INTCFG EQU CYREG_PRT3_INTCFG
SIP__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SIP__0__MASK EQU 0x20
SIP__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SIP__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SIP__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SIP__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SIP__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SIP__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SIP__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SIP__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SIP__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SIP__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SIP__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SIP__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SIP__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SIP__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SIP__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SIP__0__PC EQU CYREG_PRT3_PC
SIP__0__PC2 EQU CYREG_PRT3_PC2
SIP__0__PORT EQU 3
SIP__0__PS EQU CYREG_PRT3_PS
SIP__0__SHIFT EQU 5
SIP__DR EQU CYREG_PRT3_DR
SIP__INTCFG EQU CYREG_PRT3_INTCFG
SIP__INTSTAT EQU CYREG_PRT3_INTSTAT
SIP__MASK EQU 0x20
SIP__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SIP__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SIP__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SIP__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SIP__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SIP__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SIP__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SIP__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SIP__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SIP__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SIP__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SIP__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SIP__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SIP__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SIP__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SIP__PC EQU CYREG_PRT3_PC
SIP__PC2 EQU CYREG_PRT3_PC2
SIP__PORT EQU 3
SIP__PS EQU CYREG_PRT3_PS
SIP__SHIFT EQU 5

; AD_H
AD_H__0__DM__MASK EQU 0x07
AD_H__0__DM__SHIFT EQU 0
AD_H__0__DR EQU CYREG_PRT0_DR
AD_H__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AD_H__0__HSIOM_MASK EQU 0x0000000F
AD_H__0__HSIOM_SHIFT EQU 0
AD_H__0__INTCFG EQU CYREG_PRT0_INTCFG
AD_H__0__INTSTAT EQU CYREG_PRT0_INTSTAT
AD_H__0__MASK EQU 0x01
AD_H__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AD_H__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AD_H__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AD_H__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AD_H__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AD_H__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AD_H__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AD_H__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AD_H__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AD_H__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AD_H__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AD_H__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AD_H__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AD_H__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AD_H__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AD_H__0__PC EQU CYREG_PRT0_PC
AD_H__0__PC2 EQU CYREG_PRT0_PC2
AD_H__0__PORT EQU 0
AD_H__0__PS EQU CYREG_PRT0_PS
AD_H__0__SHIFT EQU 0
AD_H__1__DM__MASK EQU 0x38
AD_H__1__DM__SHIFT EQU 3
AD_H__1__DR EQU CYREG_PRT0_DR
AD_H__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AD_H__1__HSIOM_MASK EQU 0x000000F0
AD_H__1__HSIOM_SHIFT EQU 4
AD_H__1__INTCFG EQU CYREG_PRT0_INTCFG
AD_H__1__INTSTAT EQU CYREG_PRT0_INTSTAT
AD_H__1__MASK EQU 0x02
AD_H__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AD_H__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AD_H__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AD_H__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AD_H__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AD_H__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AD_H__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AD_H__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AD_H__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AD_H__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AD_H__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AD_H__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AD_H__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AD_H__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AD_H__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AD_H__1__PC EQU CYREG_PRT0_PC
AD_H__1__PC2 EQU CYREG_PRT0_PC2
AD_H__1__PORT EQU 0
AD_H__1__PS EQU CYREG_PRT0_PS
AD_H__1__SHIFT EQU 1
AD_H__2__DM__MASK EQU 0x1C0
AD_H__2__DM__SHIFT EQU 6
AD_H__2__DR EQU CYREG_PRT0_DR
AD_H__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AD_H__2__HSIOM_MASK EQU 0x00000F00
AD_H__2__HSIOM_SHIFT EQU 8
AD_H__2__INTCFG EQU CYREG_PRT0_INTCFG
AD_H__2__INTSTAT EQU CYREG_PRT0_INTSTAT
AD_H__2__MASK EQU 0x04
AD_H__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AD_H__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AD_H__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AD_H__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AD_H__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AD_H__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AD_H__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AD_H__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AD_H__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AD_H__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AD_H__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AD_H__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AD_H__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AD_H__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AD_H__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AD_H__2__PC EQU CYREG_PRT0_PC
AD_H__2__PC2 EQU CYREG_PRT0_PC2
AD_H__2__PORT EQU 0
AD_H__2__PS EQU CYREG_PRT0_PS
AD_H__2__SHIFT EQU 2
AD_H__3__DM__MASK EQU 0xE00
AD_H__3__DM__SHIFT EQU 9
AD_H__3__DR EQU CYREG_PRT0_DR
AD_H__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AD_H__3__HSIOM_MASK EQU 0x0000F000
AD_H__3__HSIOM_SHIFT EQU 12
AD_H__3__INTCFG EQU CYREG_PRT0_INTCFG
AD_H__3__INTSTAT EQU CYREG_PRT0_INTSTAT
AD_H__3__MASK EQU 0x08
AD_H__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AD_H__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AD_H__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AD_H__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AD_H__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AD_H__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AD_H__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AD_H__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AD_H__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AD_H__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AD_H__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AD_H__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AD_H__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AD_H__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AD_H__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AD_H__3__PC EQU CYREG_PRT0_PC
AD_H__3__PC2 EQU CYREG_PRT0_PC2
AD_H__3__PORT EQU 0
AD_H__3__PS EQU CYREG_PRT0_PS
AD_H__3__SHIFT EQU 3
AD_H__4__DM__MASK EQU 0x7000
AD_H__4__DM__SHIFT EQU 12
AD_H__4__DR EQU CYREG_PRT0_DR
AD_H__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AD_H__4__HSIOM_MASK EQU 0x000F0000
AD_H__4__HSIOM_SHIFT EQU 16
AD_H__4__INTCFG EQU CYREG_PRT0_INTCFG
AD_H__4__INTSTAT EQU CYREG_PRT0_INTSTAT
AD_H__4__MASK EQU 0x10
AD_H__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AD_H__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AD_H__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AD_H__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AD_H__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AD_H__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AD_H__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AD_H__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AD_H__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AD_H__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AD_H__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AD_H__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AD_H__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AD_H__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AD_H__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AD_H__4__PC EQU CYREG_PRT0_PC
AD_H__4__PC2 EQU CYREG_PRT0_PC2
AD_H__4__PORT EQU 0
AD_H__4__PS EQU CYREG_PRT0_PS
AD_H__4__SHIFT EQU 4
AD_H__5__DM__MASK EQU 0x38000
AD_H__5__DM__SHIFT EQU 15
AD_H__5__DR EQU CYREG_PRT0_DR
AD_H__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AD_H__5__HSIOM_MASK EQU 0x00F00000
AD_H__5__HSIOM_SHIFT EQU 20
AD_H__5__INTCFG EQU CYREG_PRT0_INTCFG
AD_H__5__INTSTAT EQU CYREG_PRT0_INTSTAT
AD_H__5__MASK EQU 0x20
AD_H__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AD_H__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AD_H__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AD_H__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AD_H__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AD_H__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AD_H__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AD_H__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AD_H__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AD_H__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AD_H__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AD_H__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AD_H__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AD_H__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AD_H__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AD_H__5__PC EQU CYREG_PRT0_PC
AD_H__5__PC2 EQU CYREG_PRT0_PC2
AD_H__5__PORT EQU 0
AD_H__5__PS EQU CYREG_PRT0_PS
AD_H__5__SHIFT EQU 5
AD_H__6__DM__MASK EQU 0x1C0000
AD_H__6__DM__SHIFT EQU 18
AD_H__6__DR EQU CYREG_PRT0_DR
AD_H__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AD_H__6__HSIOM_MASK EQU 0x0F000000
AD_H__6__HSIOM_SHIFT EQU 24
AD_H__6__INTCFG EQU CYREG_PRT0_INTCFG
AD_H__6__INTSTAT EQU CYREG_PRT0_INTSTAT
AD_H__6__MASK EQU 0x40
AD_H__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AD_H__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AD_H__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AD_H__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AD_H__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AD_H__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AD_H__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AD_H__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AD_H__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AD_H__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AD_H__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AD_H__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AD_H__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AD_H__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AD_H__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AD_H__6__PC EQU CYREG_PRT0_PC
AD_H__6__PC2 EQU CYREG_PRT0_PC2
AD_H__6__PORT EQU 0
AD_H__6__PS EQU CYREG_PRT0_PS
AD_H__6__SHIFT EQU 6
AD_H__7__DM__MASK EQU 0xE00000
AD_H__7__DM__SHIFT EQU 21
AD_H__7__DR EQU CYREG_PRT0_DR
AD_H__7__HSIOM EQU CYREG_HSIOM_PORT_SEL0
AD_H__7__HSIOM_MASK EQU 0xF0000000
AD_H__7__HSIOM_SHIFT EQU 28
AD_H__7__INTCFG EQU CYREG_PRT0_INTCFG
AD_H__7__INTSTAT EQU CYREG_PRT0_INTSTAT
AD_H__7__MASK EQU 0x80
AD_H__7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AD_H__7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AD_H__7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AD_H__7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AD_H__7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AD_H__7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AD_H__7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AD_H__7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AD_H__7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AD_H__7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AD_H__7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AD_H__7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AD_H__7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AD_H__7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AD_H__7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AD_H__7__PC EQU CYREG_PRT0_PC
AD_H__7__PC2 EQU CYREG_PRT0_PC2
AD_H__7__PORT EQU 0
AD_H__7__PS EQU CYREG_PRT0_PS
AD_H__7__SHIFT EQU 7
AD_H__DR EQU CYREG_PRT0_DR
AD_H__INTCFG EQU CYREG_PRT0_INTCFG
AD_H__INTSTAT EQU CYREG_PRT0_INTSTAT
AD_H__MASK EQU 0xFF
AD_H__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
AD_H__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
AD_H__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
AD_H__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
AD_H__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
AD_H__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
AD_H__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
AD_H__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
AD_H__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
AD_H__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
AD_H__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
AD_H__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
AD_H__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
AD_H__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
AD_H__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
AD_H__PC EQU CYREG_PRT0_PC
AD_H__PC2 EQU CYREG_PRT0_PC2
AD_H__PORT EQU 0
AD_H__PS EQU CYREG_PRT0_PS
AD_H__SHIFT EQU 0

; AD_L
AD_L__0__DM__MASK EQU 0x07
AD_L__0__DM__SHIFT EQU 0
AD_L__0__DR EQU CYREG_PRT2_DR
AD_L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AD_L__0__HSIOM_MASK EQU 0x0000000F
AD_L__0__HSIOM_SHIFT EQU 0
AD_L__0__INTCFG EQU CYREG_PRT2_INTCFG
AD_L__0__INTSTAT EQU CYREG_PRT2_INTSTAT
AD_L__0__MASK EQU 0x01
AD_L__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AD_L__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AD_L__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AD_L__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AD_L__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AD_L__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AD_L__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AD_L__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AD_L__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AD_L__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AD_L__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AD_L__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AD_L__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AD_L__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AD_L__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AD_L__0__PC EQU CYREG_PRT2_PC
AD_L__0__PC2 EQU CYREG_PRT2_PC2
AD_L__0__PORT EQU 2
AD_L__0__PS EQU CYREG_PRT2_PS
AD_L__0__SHIFT EQU 0
AD_L__1__DM__MASK EQU 0x38
AD_L__1__DM__SHIFT EQU 3
AD_L__1__DR EQU CYREG_PRT2_DR
AD_L__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AD_L__1__HSIOM_MASK EQU 0x000000F0
AD_L__1__HSIOM_SHIFT EQU 4
AD_L__1__INTCFG EQU CYREG_PRT2_INTCFG
AD_L__1__INTSTAT EQU CYREG_PRT2_INTSTAT
AD_L__1__MASK EQU 0x02
AD_L__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AD_L__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AD_L__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AD_L__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AD_L__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AD_L__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AD_L__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AD_L__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AD_L__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AD_L__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AD_L__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AD_L__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AD_L__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AD_L__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AD_L__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AD_L__1__PC EQU CYREG_PRT2_PC
AD_L__1__PC2 EQU CYREG_PRT2_PC2
AD_L__1__PORT EQU 2
AD_L__1__PS EQU CYREG_PRT2_PS
AD_L__1__SHIFT EQU 1
AD_L__2__DM__MASK EQU 0x1C0
AD_L__2__DM__SHIFT EQU 6
AD_L__2__DR EQU CYREG_PRT2_DR
AD_L__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AD_L__2__HSIOM_MASK EQU 0x00000F00
AD_L__2__HSIOM_SHIFT EQU 8
AD_L__2__INTCFG EQU CYREG_PRT2_INTCFG
AD_L__2__INTSTAT EQU CYREG_PRT2_INTSTAT
AD_L__2__MASK EQU 0x04
AD_L__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AD_L__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AD_L__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AD_L__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AD_L__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AD_L__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AD_L__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AD_L__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AD_L__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AD_L__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AD_L__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AD_L__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AD_L__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AD_L__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AD_L__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AD_L__2__PC EQU CYREG_PRT2_PC
AD_L__2__PC2 EQU CYREG_PRT2_PC2
AD_L__2__PORT EQU 2
AD_L__2__PS EQU CYREG_PRT2_PS
AD_L__2__SHIFT EQU 2
AD_L__3__DM__MASK EQU 0xE00
AD_L__3__DM__SHIFT EQU 9
AD_L__3__DR EQU CYREG_PRT2_DR
AD_L__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AD_L__3__HSIOM_MASK EQU 0x0000F000
AD_L__3__HSIOM_SHIFT EQU 12
AD_L__3__INTCFG EQU CYREG_PRT2_INTCFG
AD_L__3__INTSTAT EQU CYREG_PRT2_INTSTAT
AD_L__3__MASK EQU 0x08
AD_L__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AD_L__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AD_L__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AD_L__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AD_L__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AD_L__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AD_L__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AD_L__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AD_L__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AD_L__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AD_L__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AD_L__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AD_L__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AD_L__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AD_L__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AD_L__3__PC EQU CYREG_PRT2_PC
AD_L__3__PC2 EQU CYREG_PRT2_PC2
AD_L__3__PORT EQU 2
AD_L__3__PS EQU CYREG_PRT2_PS
AD_L__3__SHIFT EQU 3
AD_L__4__DM__MASK EQU 0x7000
AD_L__4__DM__SHIFT EQU 12
AD_L__4__DR EQU CYREG_PRT2_DR
AD_L__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AD_L__4__HSIOM_MASK EQU 0x000F0000
AD_L__4__HSIOM_SHIFT EQU 16
AD_L__4__INTCFG EQU CYREG_PRT2_INTCFG
AD_L__4__INTSTAT EQU CYREG_PRT2_INTSTAT
AD_L__4__MASK EQU 0x10
AD_L__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AD_L__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AD_L__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AD_L__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AD_L__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AD_L__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AD_L__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AD_L__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AD_L__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AD_L__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AD_L__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AD_L__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AD_L__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AD_L__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AD_L__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AD_L__4__PC EQU CYREG_PRT2_PC
AD_L__4__PC2 EQU CYREG_PRT2_PC2
AD_L__4__PORT EQU 2
AD_L__4__PS EQU CYREG_PRT2_PS
AD_L__4__SHIFT EQU 4
AD_L__5__DM__MASK EQU 0x38000
AD_L__5__DM__SHIFT EQU 15
AD_L__5__DR EQU CYREG_PRT2_DR
AD_L__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AD_L__5__HSIOM_MASK EQU 0x00F00000
AD_L__5__HSIOM_SHIFT EQU 20
AD_L__5__INTCFG EQU CYREG_PRT2_INTCFG
AD_L__5__INTSTAT EQU CYREG_PRT2_INTSTAT
AD_L__5__MASK EQU 0x20
AD_L__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AD_L__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AD_L__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AD_L__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AD_L__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AD_L__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AD_L__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AD_L__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AD_L__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AD_L__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AD_L__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AD_L__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AD_L__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AD_L__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AD_L__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AD_L__5__PC EQU CYREG_PRT2_PC
AD_L__5__PC2 EQU CYREG_PRT2_PC2
AD_L__5__PORT EQU 2
AD_L__5__PS EQU CYREG_PRT2_PS
AD_L__5__SHIFT EQU 5
AD_L__6__DM__MASK EQU 0x1C0000
AD_L__6__DM__SHIFT EQU 18
AD_L__6__DR EQU CYREG_PRT2_DR
AD_L__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AD_L__6__HSIOM_MASK EQU 0x0F000000
AD_L__6__HSIOM_SHIFT EQU 24
AD_L__6__INTCFG EQU CYREG_PRT2_INTCFG
AD_L__6__INTSTAT EQU CYREG_PRT2_INTSTAT
AD_L__6__MASK EQU 0x40
AD_L__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AD_L__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AD_L__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AD_L__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AD_L__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AD_L__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AD_L__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AD_L__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AD_L__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AD_L__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AD_L__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AD_L__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AD_L__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AD_L__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AD_L__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AD_L__6__PC EQU CYREG_PRT2_PC
AD_L__6__PC2 EQU CYREG_PRT2_PC2
AD_L__6__PORT EQU 2
AD_L__6__PS EQU CYREG_PRT2_PS
AD_L__6__SHIFT EQU 6
AD_L__7__DM__MASK EQU 0xE00000
AD_L__7__DM__SHIFT EQU 21
AD_L__7__DR EQU CYREG_PRT2_DR
AD_L__7__HSIOM EQU CYREG_HSIOM_PORT_SEL2
AD_L__7__HSIOM_MASK EQU 0xF0000000
AD_L__7__HSIOM_SHIFT EQU 28
AD_L__7__INTCFG EQU CYREG_PRT2_INTCFG
AD_L__7__INTSTAT EQU CYREG_PRT2_INTSTAT
AD_L__7__MASK EQU 0x80
AD_L__7__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AD_L__7__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AD_L__7__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AD_L__7__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AD_L__7__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AD_L__7__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AD_L__7__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AD_L__7__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AD_L__7__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AD_L__7__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AD_L__7__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AD_L__7__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AD_L__7__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AD_L__7__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AD_L__7__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AD_L__7__PC EQU CYREG_PRT2_PC
AD_L__7__PC2 EQU CYREG_PRT2_PC2
AD_L__7__PORT EQU 2
AD_L__7__PS EQU CYREG_PRT2_PS
AD_L__7__SHIFT EQU 7
AD_L__DR EQU CYREG_PRT2_DR
AD_L__INTCFG EQU CYREG_PRT2_INTCFG
AD_L__INTSTAT EQU CYREG_PRT2_INTSTAT
AD_L__MASK EQU 0xFF
AD_L__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
AD_L__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
AD_L__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
AD_L__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
AD_L__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
AD_L__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
AD_L__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
AD_L__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
AD_L__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
AD_L__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
AD_L__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
AD_L__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
AD_L__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
AD_L__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
AD_L__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
AD_L__PC EQU CYREG_PRT2_PC
AD_L__PC2 EQU CYREG_PRT2_PC2
AD_L__PORT EQU 2
AD_L__PS EQU CYREG_PRT2_PS
AD_L__SHIFT EQU 0

; BYTE
BYTE__0__DM__MASK EQU 0x38000
BYTE__0__DM__SHIFT EQU 15
BYTE__0__DR EQU CYREG_PRT1_DR
BYTE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
BYTE__0__HSIOM_MASK EQU 0x00F00000
BYTE__0__HSIOM_SHIFT EQU 20
BYTE__0__INTCFG EQU CYREG_PRT1_INTCFG
BYTE__0__INTSTAT EQU CYREG_PRT1_INTSTAT
BYTE__0__MASK EQU 0x20
BYTE__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BYTE__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BYTE__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BYTE__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BYTE__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BYTE__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BYTE__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BYTE__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BYTE__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BYTE__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BYTE__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BYTE__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BYTE__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BYTE__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BYTE__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BYTE__0__PC EQU CYREG_PRT1_PC
BYTE__0__PC2 EQU CYREG_PRT1_PC2
BYTE__0__PORT EQU 1
BYTE__0__PS EQU CYREG_PRT1_PS
BYTE__0__SHIFT EQU 5
BYTE__DR EQU CYREG_PRT1_DR
BYTE__INTCFG EQU CYREG_PRT1_INTCFG
BYTE__INTSTAT EQU CYREG_PRT1_INTSTAT
BYTE__MASK EQU 0x20
BYTE__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
BYTE__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
BYTE__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
BYTE__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
BYTE__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
BYTE__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
BYTE__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
BYTE__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
BYTE__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
BYTE__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
BYTE__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
BYTE__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
BYTE__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
BYTE__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
BYTE__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
BYTE__PC EQU CYREG_PRT1_PC
BYTE__PC2 EQU CYREG_PRT1_PC2
BYTE__PORT EQU 1
BYTE__PS EQU CYREG_PRT1_PS
BYTE__SHIFT EQU 5

; LED1
LED1__0__DM__MASK EQU 0xE00
LED1__0__DM__SHIFT EQU 9
LED1__0__DR EQU CYREG_PRT1_DR
LED1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED1__0__HSIOM_MASK EQU 0x0000F000
LED1__0__HSIOM_SHIFT EQU 12
LED1__0__INTCFG EQU CYREG_PRT1_INTCFG
LED1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED1__0__MASK EQU 0x08
LED1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED1__0__PC EQU CYREG_PRT1_PC
LED1__0__PC2 EQU CYREG_PRT1_PC2
LED1__0__PORT EQU 1
LED1__0__PS EQU CYREG_PRT1_PS
LED1__0__SHIFT EQU 3
LED1__DR EQU CYREG_PRT1_DR
LED1__INTCFG EQU CYREG_PRT1_INTCFG
LED1__INTSTAT EQU CYREG_PRT1_INTSTAT
LED1__MASK EQU 0x08
LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED1__PC EQU CYREG_PRT1_PC
LED1__PC2 EQU CYREG_PRT1_PC2
LED1__PORT EQU 1
LED1__PS EQU CYREG_PRT1_PS
LED1__SHIFT EQU 3

; SPI_1_miso_m
SPI_1_miso_m__0__DM__MASK EQU 0x38
SPI_1_miso_m__0__DM__SHIFT EQU 3
SPI_1_miso_m__0__DR EQU CYREG_PRT4_DR
SPI_1_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_1_miso_m__0__HSIOM_SHIFT EQU 4
SPI_1_miso_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_1_miso_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_1_miso_m__0__MASK EQU 0x02
SPI_1_miso_m__0__PC EQU CYREG_PRT4_PC
SPI_1_miso_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_1_miso_m__0__PORT EQU 4
SPI_1_miso_m__0__PS EQU CYREG_PRT4_PS
SPI_1_miso_m__0__SHIFT EQU 1
SPI_1_miso_m__DR EQU CYREG_PRT4_DR
SPI_1_miso_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_1_miso_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_1_miso_m__MASK EQU 0x02
SPI_1_miso_m__PC EQU CYREG_PRT4_PC
SPI_1_miso_m__PC2 EQU CYREG_PRT4_PC2
SPI_1_miso_m__PORT EQU 4
SPI_1_miso_m__PS EQU CYREG_PRT4_PS
SPI_1_miso_m__SHIFT EQU 1

; SPI_1_mosi_m
SPI_1_mosi_m__0__DM__MASK EQU 0x07
SPI_1_mosi_m__0__DM__SHIFT EQU 0
SPI_1_mosi_m__0__DR EQU CYREG_PRT4_DR
SPI_1_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_1_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_1_mosi_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_1_mosi_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_1_mosi_m__0__MASK EQU 0x01
SPI_1_mosi_m__0__PC EQU CYREG_PRT4_PC
SPI_1_mosi_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_1_mosi_m__0__PORT EQU 4
SPI_1_mosi_m__0__PS EQU CYREG_PRT4_PS
SPI_1_mosi_m__0__SHIFT EQU 0
SPI_1_mosi_m__DR EQU CYREG_PRT4_DR
SPI_1_mosi_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_1_mosi_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_1_mosi_m__MASK EQU 0x01
SPI_1_mosi_m__PC EQU CYREG_PRT4_PC
SPI_1_mosi_m__PC2 EQU CYREG_PRT4_PC2
SPI_1_mosi_m__PORT EQU 4
SPI_1_mosi_m__PS EQU CYREG_PRT4_PS
SPI_1_mosi_m__SHIFT EQU 0

; SPI_1_SCB
SPI_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
SPI_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
SPI_1_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
SPI_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
SPI_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
SPI_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
SPI_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
SPI_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
SPI_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
SPI_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
SPI_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
SPI_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
SPI_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; SPI_1_SCBCLK
SPI_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPI_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPI_1_SCBCLK__ENABLE_MASK EQU 0x80000000
SPI_1_SCBCLK__MASK EQU 0x80000000
SPI_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; SPI_1_sclk_m
SPI_1_sclk_m__0__DM__MASK EQU 0x1C0
SPI_1_sclk_m__0__DM__SHIFT EQU 6
SPI_1_sclk_m__0__DR EQU CYREG_PRT4_DR
SPI_1_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_1_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_1_sclk_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_1_sclk_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_1_sclk_m__0__MASK EQU 0x04
SPI_1_sclk_m__0__PC EQU CYREG_PRT4_PC
SPI_1_sclk_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_1_sclk_m__0__PORT EQU 4
SPI_1_sclk_m__0__PS EQU CYREG_PRT4_PS
SPI_1_sclk_m__0__SHIFT EQU 2
SPI_1_sclk_m__DR EQU CYREG_PRT4_DR
SPI_1_sclk_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_1_sclk_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_1_sclk_m__MASK EQU 0x04
SPI_1_sclk_m__PC EQU CYREG_PRT4_PC
SPI_1_sclk_m__PC2 EQU CYREG_PRT4_PC2
SPI_1_sclk_m__PORT EQU 4
SPI_1_sclk_m__PS EQU CYREG_PRT4_PS
SPI_1_sclk_m__SHIFT EQU 2

; SPI_1_ss0_m
SPI_1_ss0_m__0__DM__MASK EQU 0xE00
SPI_1_ss0_m__0__DM__SHIFT EQU 9
SPI_1_ss0_m__0__DR EQU CYREG_PRT4_DR
SPI_1_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SPI_1_ss0_m__0__HSIOM_MASK EQU 0x0000F000
SPI_1_ss0_m__0__HSIOM_SHIFT EQU 12
SPI_1_ss0_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SPI_1_ss0_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_1_ss0_m__0__MASK EQU 0x08
SPI_1_ss0_m__0__PC EQU CYREG_PRT4_PC
SPI_1_ss0_m__0__PC2 EQU CYREG_PRT4_PC2
SPI_1_ss0_m__0__PORT EQU 4
SPI_1_ss0_m__0__PS EQU CYREG_PRT4_PS
SPI_1_ss0_m__0__SHIFT EQU 3
SPI_1_ss0_m__DR EQU CYREG_PRT4_DR
SPI_1_ss0_m__INTCFG EQU CYREG_PRT4_INTCFG
SPI_1_ss0_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SPI_1_ss0_m__MASK EQU 0x08
SPI_1_ss0_m__PC EQU CYREG_PRT4_PC
SPI_1_ss0_m__PC2 EQU CYREG_PRT4_PC2
SPI_1_ss0_m__PORT EQU 4
SPI_1_ss0_m__PS EQU CYREG_PRT4_PS
SPI_1_ss0_m__SHIFT EQU 3

; STATE
STATE_sts_sts_reg__0__MASK EQU 0x01
STATE_sts_sts_reg__0__POS EQU 0
STATE_sts_sts_reg__1__MASK EQU 0x02
STATE_sts_sts_reg__1__POS EQU 1
STATE_sts_sts_reg__2__MASK EQU 0x04
STATE_sts_sts_reg__2__POS EQU 2
STATE_sts_sts_reg__MASK EQU 0x07
STATE_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_03
STATE_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
STATE_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_03

; AH_reg
AH_reg_sts_sts_reg__0__MASK EQU 0x01
AH_reg_sts_sts_reg__0__POS EQU 0
AH_reg_sts_sts_reg__1__MASK EQU 0x02
AH_reg_sts_sts_reg__1__POS EQU 1
AH_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
AH_reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
AH_reg_sts_sts_reg__2__MASK EQU 0x04
AH_reg_sts_sts_reg__2__POS EQU 2
AH_reg_sts_sts_reg__3__MASK EQU 0x08
AH_reg_sts_sts_reg__3__POS EQU 3
AH_reg_sts_sts_reg__4__MASK EQU 0x10
AH_reg_sts_sts_reg__4__POS EQU 4
AH_reg_sts_sts_reg__5__MASK EQU 0x20
AH_reg_sts_sts_reg__5__POS EQU 5
AH_reg_sts_sts_reg__6__MASK EQU 0x40
AH_reg_sts_sts_reg__6__POS EQU 6
AH_reg_sts_sts_reg__7__MASK EQU 0x80
AH_reg_sts_sts_reg__7__POS EQU 7
AH_reg_sts_sts_reg__MASK EQU 0xFF
AH_reg_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_01
AH_reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
AH_reg_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_01

; AL_reg
AL_reg_sts_sts_reg__0__MASK EQU 0x01
AL_reg_sts_sts_reg__0__POS EQU 0
AL_reg_sts_sts_reg__1__MASK EQU 0x02
AL_reg_sts_sts_reg__1__POS EQU 1
AL_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
AL_reg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
AL_reg_sts_sts_reg__2__MASK EQU 0x04
AL_reg_sts_sts_reg__2__POS EQU 2
AL_reg_sts_sts_reg__3__MASK EQU 0x08
AL_reg_sts_sts_reg__3__POS EQU 3
AL_reg_sts_sts_reg__4__MASK EQU 0x10
AL_reg_sts_sts_reg__4__POS EQU 4
AL_reg_sts_sts_reg__5__MASK EQU 0x20
AL_reg_sts_sts_reg__5__POS EQU 5
AL_reg_sts_sts_reg__6__MASK EQU 0x40
AL_reg_sts_sts_reg__6__POS EQU 6
AL_reg_sts_sts_reg__7__MASK EQU 0x80
AL_reg_sts_sts_reg__7__POS EQU 7
AL_reg_sts_sts_reg__MASK EQU 0xFF
AL_reg_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_02
AL_reg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
AL_reg_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_02

; SPI_CS
SPI_CS__0__DM__MASK EQU 0x7000
SPI_CS__0__DM__SHIFT EQU 12
SPI_CS__0__DR EQU CYREG_PRT1_DR
SPI_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_CS__0__HSIOM_MASK EQU 0x000F0000
SPI_CS__0__HSIOM_SHIFT EQU 16
SPI_CS__0__INTCFG EQU CYREG_PRT1_INTCFG
SPI_CS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SPI_CS__0__MASK EQU 0x10
SPI_CS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_CS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_CS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_CS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_CS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_CS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_CS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_CS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_CS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_CS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_CS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_CS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_CS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_CS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_CS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_CS__0__PC EQU CYREG_PRT1_PC
SPI_CS__0__PC2 EQU CYREG_PRT1_PC2
SPI_CS__0__PORT EQU 1
SPI_CS__0__PS EQU CYREG_PRT1_PS
SPI_CS__0__SHIFT EQU 4
SPI_CS__DR EQU CYREG_PRT1_DR
SPI_CS__INTCFG EQU CYREG_PRT1_INTCFG
SPI_CS__INTSTAT EQU CYREG_PRT1_INTSTAT
SPI_CS__MASK EQU 0x10
SPI_CS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SPI_CS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SPI_CS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SPI_CS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SPI_CS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SPI_CS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SPI_CS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SPI_CS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SPI_CS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SPI_CS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SPI_CS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SPI_CS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SPI_CS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SPI_CS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SPI_CS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SPI_CS__PC EQU CYREG_PRT1_PC
SPI_CS__PC2 EQU CYREG_PRT1_PC2
SPI_CS__PORT EQU 1
SPI_CS__PS EQU CYREG_PRT1_PS
SPI_CS__SHIFT EQU 4

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0000
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0600
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
