

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'
================================================================
* Date:           Fri Apr 19 10:54:46 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.120 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153606|   153606|  1.536 ms|  1.536 ms|  153606|  153606|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3  |   153604|   153604|         6|          1|          1|  153600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    317|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      5|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     238|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     238|    458|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_29_1_1_U158  |mul_16s_16s_29_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   1|  0|   5|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_29ns_29_4_1_U159  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U160  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_244_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln12_fu_262_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln13_1_fu_464_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln13_fu_308_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_458_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln17_3_fu_447_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln17_fu_427_p2       |         +|   0|  0|  17|          12|          12|
    |add_ln19_2_fu_375_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln19_3_fu_401_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln19_4_fu_441_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln19_fu_365_p2       |         +|   0|  0|  17|          12|          12|
    |outBuffer1x1_d0          |         +|   0|  0|  23|          16|          16|
    |and_ln12_fu_294_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_238_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln13_fu_268_p2      |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln14_fu_288_p2      |      icmp|   0|  0|  14|           7|           7|
    |or_ln13_fu_314_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln12_1_fu_300_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln12_fu_274_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln13_1_fu_328_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln13_2_fu_470_p3  |    select|   0|  0|  13|           1|           1|
    |select_ln13_fu_320_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln12_fu_282_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 317|         197|         163|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |co_fu_98                 |   9|          2|    6|         12|
    |h_fu_90                  |   9|          2|    6|         12|
    |indvar_flatten66_fu_94   |   9|          2|   13|         26|
    |indvar_flatten79_fu_102  |   9|          2|   18|         36|
    |w_fu_86                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   53|        106|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln19_4_reg_657                 |  18|   0|   18|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |co_fu_98                           |   6|   0|    6|          0|
    |h_fu_90                            |   6|   0|    6|          0|
    |indvar_flatten66_fu_94             |  13|   0|   13|          0|
    |indvar_flatten79_fu_102            |  18|   0|   18|          0|
    |w_fu_86                            |   7|   0|    7|          0|
    |zext_ln12_reg_645                  |   6|   0|   64|         58|
    |zext_ln17_1_reg_662                |  12|   0|   64|         52|
    |zext_ln17_1_reg_662_pp0_iter2_reg  |  12|   0|   64|         52|
    |add_ln19_4_reg_657                 |  64|  32|   18|          0|
    |zext_ln12_reg_645                  |  64|  32|   64|         58|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 238|  64|  354|        220|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|bias_buf1x1_address0      |  out|    6|   ap_memory|                                                         bias_buf1x1|         array|
|bias_buf1x1_ce0           |  out|    1|   ap_memory|                                                         bias_buf1x1|         array|
|bias_buf1x1_q0            |   in|   16|   ap_memory|                                                         bias_buf1x1|         array|
|weight_buf1x1_0_address0  |  out|    6|   ap_memory|                                                     weight_buf1x1_0|         array|
|weight_buf1x1_0_ce0       |  out|    1|   ap_memory|                                                     weight_buf1x1_0|         array|
|weight_buf1x1_0_q0        |   in|   16|   ap_memory|                                                     weight_buf1x1_0|         array|
|weight_buf1x1_1_address0  |  out|    6|   ap_memory|                                                     weight_buf1x1_1|         array|
|weight_buf1x1_1_ce0       |  out|    1|   ap_memory|                                                     weight_buf1x1_1|         array|
|weight_buf1x1_1_q0        |   in|   16|   ap_memory|                                                     weight_buf1x1_1|         array|
|weight_buf1x1_2_address0  |  out|    6|   ap_memory|                                                     weight_buf1x1_2|         array|
|weight_buf1x1_2_ce0       |  out|    1|   ap_memory|                                                     weight_buf1x1_2|         array|
|weight_buf1x1_2_q0        |   in|   16|   ap_memory|                                                     weight_buf1x1_2|         array|
|outBuffer3x3_0_address0   |  out|   12|   ap_memory|                                                      outBuffer3x3_0|         array|
|outBuffer3x3_0_ce0        |  out|    1|   ap_memory|                                                      outBuffer3x3_0|         array|
|outBuffer3x3_0_q0         |   in|   16|   ap_memory|                                                      outBuffer3x3_0|         array|
|outBuffer3x3_1_address0   |  out|   12|   ap_memory|                                                      outBuffer3x3_1|         array|
|outBuffer3x3_1_ce0        |  out|    1|   ap_memory|                                                      outBuffer3x3_1|         array|
|outBuffer3x3_1_q0         |   in|   16|   ap_memory|                                                      outBuffer3x3_1|         array|
|outBuffer3x3_2_address0   |  out|   12|   ap_memory|                                                      outBuffer3x3_2|         array|
|outBuffer3x3_2_ce0        |  out|    1|   ap_memory|                                                      outBuffer3x3_2|         array|
|outBuffer3x3_2_q0         |   in|   16|   ap_memory|                                                      outBuffer3x3_2|         array|
|outBuffer1x1_address0     |  out|   18|   ap_memory|                                                        outBuffer1x1|         array|
|outBuffer1x1_ce0          |  out|    1|   ap_memory|                                                        outBuffer1x1|         array|
|outBuffer1x1_we0          |  out|    1|   ap_memory|                                                        outBuffer1x1|         array|
|outBuffer1x1_d0           |  out|   16|   ap_memory|                                                        outBuffer1x1|         array|
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w = alloca i32 1" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 9 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 10 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten66 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%co = alloca i32 1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 12 'alloca' 'co' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten79 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten79"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln12 = store i6 0, i6 %co" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 15 'store' 'store_ln12' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten66"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln13 = store i6 0, i6 %h" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 17 'store' 'store_ln13' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln14 = store i7 0, i7 %w" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 18 'store' 'store_ln14' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i21"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten79_load = load i18 %indvar_flatten79" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 20 'load' 'indvar_flatten79_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.03ns)   --->   "%icmp_ln12 = icmp_eq  i18 %indvar_flatten79_load, i18 153600" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 21 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.03ns)   --->   "%add_ln12_1 = add i18 %indvar_flatten79_load, i18 1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 22 'add' 'add_ln12_1' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc38.i, void %for.inc.i40.preheader.exitStub" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 23 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%w_load = load i7 %w" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 24 'load' 'w_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%h_load = load i6 %h" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 25 'load' 'h_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten66_load = load i13 %indvar_flatten66" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 26 'load' 'indvar_flatten66_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%co_load = load i6 %co" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 27 'load' 'co_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.88ns)   --->   "%add_ln12 = add i6 %co_load, i6 1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 28 'add' 'add_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%icmp_ln13 = icmp_eq  i13 %indvar_flatten66_load, i13 3200" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.44ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i6 0, i6 %h_load" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 30 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln12)   --->   "%xor_ln12 = xor i1 %icmp_ln13, i1 1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 31 'xor' 'xor_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.89ns)   --->   "%icmp_ln14 = icmp_eq  i7 %w_load, i7 80" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 32 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln12 = and i1 %icmp_ln14, i1 %xor_ln12" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 33 'and' 'and_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.44ns)   --->   "%select_ln12_1 = select i1 %icmp_ln13, i6 %add_ln12, i6 %co_load" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 34 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln13 = add i6 %select_ln12, i6 1" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 35 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln12, i1 %icmp_ln13" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 36 'or' 'or_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i7 0, i7 %w_load" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 37 'select' 'select_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%select_ln13_1 = select i1 %and_ln12, i6 %add_ln13, i6 %select_ln12" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 38 'select' 'select_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i6 %select_ln12_1" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 39 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln12_1, i5 0" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i11 %tmp_s" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 41 'zext' 'zext_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln12_1, i3 0" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 42 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i9 %tmp_69" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 43 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i12 %zext_ln19, i12 %zext_ln19_1" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 44 'add' 'add_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%weight_buf1x1_1_addr = getelementptr i16 %weight_buf1x1_1, i64 0, i64 %zext_ln12" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 45 'getelementptr' 'weight_buf1x1_1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.79ns)   --->   "%weight_buf1x1_1_load = load i6 %weight_buf1x1_1_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 46 'load' 'weight_buf1x1_1_load' <Predicate = (!icmp_ln12)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i6 %select_ln13_1" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 47 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln19_2 = add i12 %add_ln19, i12 %zext_ln19_2" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 48 'add' 'add_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i12.i6, i12 %add_ln19_2, i6 0" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln19_2, i4 0" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 50 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i16 %tmp_63" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 51 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_3 = add i18 %tmp, i18 %zext_ln19_3" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 52 'add' 'add_ln19_3' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln13_1, i6 0" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 53 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln13_1, i4 0" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 54 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %tmp_71" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 55 'zext' 'zext_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17 = add i12 %tmp_70, i12 %zext_ln17" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 56 'add' 'add_ln17' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i7 %select_ln13" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 57 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i7 %select_ln13" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 58 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln19_4 = add i18 %add_ln19_3, i18 %zext_ln19_5" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 59 'add' 'add_ln19_4' <Predicate = (!icmp_ln12)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln17_3 = add i12 %add_ln17, i12 %zext_ln19_4" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 60 'add' 'add_ln17_3' <Predicate = (!icmp_ln12)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i12 %add_ln17_3" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 61 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%outBuffer3x3_1_addr = getelementptr i16 %outBuffer3x3_1, i64 0, i64 %zext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 62 'getelementptr' 'outBuffer3x3_1_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.35ns)   --->   "%outBuffer3x3_1_load = load i12 %outBuffer3x3_1_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 63 'load' 'outBuffer3x3_1_load' <Predicate = (!icmp_ln12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_2 : Operation 64 [1/1] (0.89ns)   --->   "%add_ln14 = add i7 %select_ln13, i7 1" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 64 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%add_ln13_1 = add i13 %indvar_flatten66_load, i13 1" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 65 'add' 'add_ln13_1' <Predicate = (!icmp_ln12)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.48ns)   --->   "%select_ln13_2 = select i1 %icmp_ln13, i13 1, i13 %add_ln13_1" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 66 'select' 'select_ln13_2' <Predicate = (!icmp_ln12)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.48ns)   --->   "%store_ln12 = store i18 %add_ln12_1, i18 %indvar_flatten79" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 67 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.48>
ST_2 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln12 = store i6 %select_ln12_1, i6 %co" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 68 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.48>
ST_2 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln13 = store i13 %select_ln13_2, i13 %indvar_flatten66" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 69 'store' 'store_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.48>
ST_2 : Operation 70 [1/1] (0.48ns)   --->   "%store_ln13 = store i6 %select_ln13_1, i6 %h" [ultra96ms2_418/conv1x1.cpp:13->ultra96ms2_418/main_func.cpp:73]   --->   Operation 70 'store' 'store_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.48>
ST_2 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln14 = store i7 %add_ln14, i7 %w" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 71 'store' 'store_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.44>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%weight_buf1x1_2_addr = getelementptr i16 %weight_buf1x1_2, i64 0, i64 %zext_ln12" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 72 'getelementptr' 'weight_buf1x1_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (0.79ns)   --->   "%weight_buf1x1_1_load = load i6 %weight_buf1x1_1_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 73 'load' 'weight_buf1x1_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i16 %weight_buf1x1_1_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 74 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.79ns)   --->   "%weight_buf1x1_2_load = load i6 %weight_buf1x1_2_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 75 'load' 'weight_buf1x1_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%outBuffer3x3_2_addr = getelementptr i16 %outBuffer3x3_2, i64 0, i64 %zext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 76 'getelementptr' 'outBuffer3x3_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (1.35ns)   --->   "%outBuffer3x3_1_load = load i12 %outBuffer3x3_1_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 77 'load' 'outBuffer3x3_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln17_4 = sext i16 %outBuffer3x3_1_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 78 'sext' 'sext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [3/3] (1.08ns) (grouped into DSP with root node add_ln17_1)   --->   "%mul_ln17_1 = mul i29 %sext_ln17_4, i29 %sext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 79 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [2/2] (1.35ns)   --->   "%outBuffer3x3_2_load = load i12 %outBuffer3x3_2_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 80 'load' 'outBuffer3x3_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>

State 4 <SV = 3> <Delay = 2.44>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%weight_buf1x1_0_addr = getelementptr i16 %weight_buf1x1_0, i64 0, i64 %zext_ln12" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 81 'getelementptr' 'weight_buf1x1_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (0.79ns)   --->   "%weight_buf1x1_0_load = load i6 %weight_buf1x1_0_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 82 'load' 'weight_buf1x1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 83 [1/2] (0.79ns)   --->   "%weight_buf1x1_2_load = load i6 %weight_buf1x1_2_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 83 'load' 'weight_buf1x1_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i16 %weight_buf1x1_2_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 84 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%outBuffer3x3_0_addr = getelementptr i16 %outBuffer3x3_0, i64 0, i64 %zext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 85 'getelementptr' 'outBuffer3x3_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (1.35ns)   --->   "%outBuffer3x3_0_load = load i12 %outBuffer3x3_0_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 86 'load' 'outBuffer3x3_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_4 : Operation 87 [2/3] (1.08ns) (grouped into DSP with root node add_ln17_1)   --->   "%mul_ln17_1 = mul i29 %sext_ln17_4, i29 %sext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 87 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/2] (1.35ns)   --->   "%outBuffer3x3_2_load = load i12 %outBuffer3x3_2_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 88 'load' 'outBuffer3x3_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln17_5 = sext i16 %outBuffer3x3_2_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 89 'sext' 'sext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [3/3] (1.08ns) (grouped into DSP with root node add_ln17_2)   --->   "%mul_ln17_2 = mul i29 %sext_ln17_5, i29 %sext_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 90 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.09>
ST_5 : Operation 91 [1/2] (0.79ns)   --->   "%weight_buf1x1_0_load = load i6 %weight_buf1x1_0_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 91 'load' 'weight_buf1x1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i16 %weight_buf1x1_0_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 92 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/2] (1.35ns)   --->   "%outBuffer3x3_0_load = load i12 %outBuffer3x3_0_addr" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 93 'load' 'outBuffer3x3_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln17_3 = sext i16 %outBuffer3x3_0_load" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 94 'sext' 'sext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (2.91ns)   --->   "%mul_ln17 = mul i29 %sext_ln17_3, i29 %sext_ln17" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 95 'mul' 'mul_ln17' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln17_1)   --->   "%mul_ln17_1 = mul i29 %sext_ln17_4, i29 %sext_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 96 'mul' 'mul_ln17_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln17, i32 13, i32 28" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 97 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_72, i13 0" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 98 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17_1 = add i29 %shl_ln2, i29 %mul_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 99 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [2/3] (1.08ns) (grouped into DSP with root node add_ln17_2)   --->   "%mul_ln17_2 = mul i29 %sext_ln17_5, i29 %sext_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 100 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%bias_buf1x1_addr = getelementptr i16 %bias_buf1x1, i64 0, i64 %zext_ln12" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 101 'getelementptr' 'bias_buf1x1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (0.79ns)   --->   "%bias_buf1x1_load = load i6 %bias_buf1x1_addr" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 102 'load' 'bias_buf1x1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_6 : Operation 103 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17_1 = add i29 %shl_ln2, i29 %mul_ln17_1" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 103 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/3] (0.00ns) (grouped into DSP with root node add_ln17_2)   --->   "%mul_ln17_2 = mul i29 %sext_ln17_5, i29 %sext_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 104 'mul' 'mul_ln17_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln17_1, i32 13, i32 28" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 105 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_73, i13 0" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 106 'bitconcatenate' 'shl_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17_2 = add i29 %shl_ln17_1, i29 %mul_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 107 'add' 'add_ln17_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.19>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 153600, i64 153600, i64 153600"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/2] (0.79ns)   --->   "%bias_buf1x1_load = load i6 %bias_buf1x1_addr" [ultra96ms2_418/conv1x1.cpp:12->ultra96ms2_418/main_func.cpp:73]   --->   Operation 110 'load' 'bias_buf1x1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i18 %add_ln19_4" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 111 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%outBuffer1x1_addr = getelementptr i16 %outBuffer1x1, i64 0, i64 %zext_ln19_6" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 112 'getelementptr' 'outBuffer1x1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 113 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln17_2 = add i29 %shl_ln17_1, i29 %mul_ln17_2" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 114 'add' 'add_ln17_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%sum = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln17_2, i32 13, i32 28" [ultra96ms2_418/conv1x1.cpp:17->ultra96ms2_418/main_func.cpp:73]   --->   Operation 115 'partselect' 'sum' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.01ns)   --->   "%add_ln19_1 = add i16 %bias_buf1x1_load, i16 %sum" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 116 'add' 'add_ln19_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (1.35ns)   --->   "%store_ln19 = store i16 %add_ln19_1, i18 %outBuffer1x1_addr" [ultra96ms2_418/conv1x1.cpp:19->ultra96ms2_418/main_func.cpp:73]   --->   Operation 117 'store' 'store_ln19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 153600> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body8.i21" [ultra96ms2_418/conv1x1.cpp:14->ultra96ms2_418/main_func.cpp:73]   --->   Operation 118 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias_buf1x1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_buf1x1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_buf1x1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_buf1x1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outBuffer3x3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outBuffer3x3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outBuffer3x3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outBuffer1x1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                     (alloca           ) [ 01100000]
h                     (alloca           ) [ 01100000]
indvar_flatten66      (alloca           ) [ 01100000]
co                    (alloca           ) [ 01100000]
indvar_flatten79      (alloca           ) [ 01100000]
store_ln0             (store            ) [ 00000000]
store_ln12            (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln13            (store            ) [ 00000000]
store_ln14            (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
indvar_flatten79_load (load             ) [ 00000000]
icmp_ln12             (icmp             ) [ 01111110]
add_ln12_1            (add              ) [ 00000000]
br_ln12               (br               ) [ 00000000]
w_load                (load             ) [ 00000000]
h_load                (load             ) [ 00000000]
indvar_flatten66_load (load             ) [ 00000000]
co_load               (load             ) [ 00000000]
add_ln12              (add              ) [ 00000000]
icmp_ln13             (icmp             ) [ 00000000]
select_ln12           (select           ) [ 00000000]
xor_ln12              (xor              ) [ 00000000]
icmp_ln14             (icmp             ) [ 00000000]
and_ln12              (and              ) [ 00000000]
select_ln12_1         (select           ) [ 00000000]
add_ln13              (add              ) [ 00000000]
or_ln13               (or               ) [ 00000000]
select_ln13           (select           ) [ 00000000]
select_ln13_1         (select           ) [ 00000000]
zext_ln12             (zext             ) [ 01011110]
tmp_s                 (bitconcatenate   ) [ 00000000]
zext_ln19             (zext             ) [ 00000000]
tmp_69                (bitconcatenate   ) [ 00000000]
zext_ln19_1           (zext             ) [ 00000000]
add_ln19              (add              ) [ 00000000]
weight_buf1x1_1_addr  (getelementptr    ) [ 01010000]
zext_ln19_2           (zext             ) [ 00000000]
add_ln19_2            (add              ) [ 00000000]
tmp                   (bitconcatenate   ) [ 00000000]
tmp_63                (bitconcatenate   ) [ 00000000]
zext_ln19_3           (zext             ) [ 00000000]
add_ln19_3            (add              ) [ 00000000]
tmp_70                (bitconcatenate   ) [ 00000000]
tmp_71                (bitconcatenate   ) [ 00000000]
zext_ln17             (zext             ) [ 00000000]
add_ln17              (add              ) [ 00000000]
zext_ln19_4           (zext             ) [ 00000000]
zext_ln19_5           (zext             ) [ 00000000]
add_ln19_4            (add              ) [ 01011111]
add_ln17_3            (add              ) [ 00000000]
zext_ln17_1           (zext             ) [ 01011000]
outBuffer3x3_1_addr   (getelementptr    ) [ 01010000]
add_ln14              (add              ) [ 00000000]
add_ln13_1            (add              ) [ 00000000]
select_ln13_2         (select           ) [ 00000000]
store_ln12            (store            ) [ 00000000]
store_ln12            (store            ) [ 00000000]
store_ln13            (store            ) [ 00000000]
store_ln13            (store            ) [ 00000000]
store_ln14            (store            ) [ 00000000]
weight_buf1x1_2_addr  (getelementptr    ) [ 01001000]
weight_buf1x1_1_load  (load             ) [ 00000000]
sext_ln17_1           (sext             ) [ 01001100]
outBuffer3x3_2_addr   (getelementptr    ) [ 01001000]
outBuffer3x3_1_load   (load             ) [ 00000000]
sext_ln17_4           (sext             ) [ 01001100]
weight_buf1x1_0_addr  (getelementptr    ) [ 01000100]
weight_buf1x1_2_load  (load             ) [ 00000000]
sext_ln17_2           (sext             ) [ 01000110]
outBuffer3x3_0_addr   (getelementptr    ) [ 01000100]
outBuffer3x3_2_load   (load             ) [ 00000000]
sext_ln17_5           (sext             ) [ 01000110]
weight_buf1x1_0_load  (load             ) [ 00000000]
sext_ln17             (sext             ) [ 00000000]
outBuffer3x3_0_load   (load             ) [ 00000000]
sext_ln17_3           (sext             ) [ 00000000]
mul_ln17              (mul              ) [ 00000000]
mul_ln17_1            (mul              ) [ 01000010]
tmp_72                (partselect       ) [ 00000000]
shl_ln2               (bitconcatenate   ) [ 01000010]
bias_buf1x1_addr      (getelementptr    ) [ 01000001]
add_ln17_1            (add              ) [ 00000000]
mul_ln17_2            (mul              ) [ 01000001]
tmp_73                (partselect       ) [ 00000000]
shl_ln17_1            (bitconcatenate   ) [ 01000001]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
bias_buf1x1_load      (load             ) [ 00000000]
zext_ln19_6           (zext             ) [ 00000000]
outBuffer1x1_addr     (getelementptr    ) [ 00000000]
specpipeline_ln14     (specpipeline     ) [ 00000000]
add_ln17_2            (add              ) [ 00000000]
sum                   (partselect       ) [ 00000000]
add_ln19_1            (add              ) [ 00000000]
store_ln19            (store            ) [ 00000000]
br_ln14               (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias_buf1x1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buf1x1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buf1x1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1x1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_buf1x1_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1x1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_buf1x1_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1x1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outBuffer3x3_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outBuffer3x3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outBuffer3x3_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outBuffer3x3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outBuffer3x3_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outBuffer3x3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outBuffer1x1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outBuffer1x1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="w_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="h_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten66_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten66/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="co_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="co/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten79_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten79/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="weight_buf1x1_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf1x1_1_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf1x1_1_load/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="outBuffer3x3_1_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outBuffer3x3_1_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outBuffer3x3_1_load/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="weight_buf1x1_2_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="1"/>
<pin id="136" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf1x1_2_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf1x1_2_load/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="outBuffer3x3_2_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="12" slack="1"/>
<pin id="149" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outBuffer3x3_2_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outBuffer3x3_2_load/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="weight_buf1x1_0_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="2"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf1x1_0_addr/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf1x1_0_load/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="outBuffer3x3_0_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="12" slack="2"/>
<pin id="175" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outBuffer3x3_0_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outBuffer3x3_0_load/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="bias_buf1x1_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="4"/>
<pin id="188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_buf1x1_addr/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf1x1_load/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="outBuffer1x1_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="18" slack="0"/>
<pin id="201" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outBuffer1x1_addr/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln19_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="18" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln12_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="13" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln13_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln14_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="indvar_flatten79_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="1"/>
<pin id="237" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten79_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln12_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="18" slack="0"/>
<pin id="240" dir="0" index="1" bw="18" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln12_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="18" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="w_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="1"/>
<pin id="252" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="h_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="1"/>
<pin id="255" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten66_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="1"/>
<pin id="258" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten66_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="co_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="co_load/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln12_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln13_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="13" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln12_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="6" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xor_ln12_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln14_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln12_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln12_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="6" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln13_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln13_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln13_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln13_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln12_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="11" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln19_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_69_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="0"/>
<pin id="355" dir="0" index="1" bw="6" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln19_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln19_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln19_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln19_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="18" slack="0"/>
<pin id="383" dir="0" index="1" bw="12" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_63_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln19_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="0"/>
<pin id="399" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_3/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln19_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="18" slack="0"/>
<pin id="403" dir="0" index="1" bw="16" slack="0"/>
<pin id="404" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_3/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_70_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_71_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="6" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln17_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln17_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="0"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln19_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="7" slack="0"/>
<pin id="435" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_4/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln19_5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_5/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln19_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="18" slack="0"/>
<pin id="443" dir="0" index="1" bw="7" slack="0"/>
<pin id="444" dir="1" index="2" bw="18" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_4/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln17_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="0" index="1" bw="7" slack="0"/>
<pin id="450" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_3/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln17_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln14_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln13_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="13" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln13_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="13" slack="0"/>
<pin id="473" dir="0" index="2" bw="13" slack="0"/>
<pin id="474" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln12_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="18" slack="0"/>
<pin id="480" dir="0" index="1" bw="18" slack="1"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln12_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="0" index="1" bw="6" slack="1"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln13_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="13" slack="0"/>
<pin id="490" dir="0" index="1" bw="13" slack="1"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln13_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="6" slack="1"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln14_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="7" slack="1"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln17_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="0"/>
<pin id="505" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln17_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_4/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln17_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_2/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln17_5_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_5/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sext_ln17_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln17_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_3/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="mul_ln17_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="0"/>
<pin id="530" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_72_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="29" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="shl_ln2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="29" slack="0"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_73_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="0" index="1" bw="29" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="0" index="3" bw="6" slack="0"/>
<pin id="556" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="shl_ln17_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="29" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln17_1/6 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln19_6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="18" slack="5"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_6/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sum_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="29" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln19_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/7 "/>
</bind>
</comp>

<comp id="588" class="1007" name="grp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="0" index="2" bw="29" slack="0"/>
<pin id="592" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_1/3 add_ln17_1/5 "/>
</bind>
</comp>

<comp id="597" class="1007" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="0" index="1" bw="16" slack="0"/>
<pin id="600" dir="0" index="2" bw="29" slack="0"/>
<pin id="601" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln17_2/4 add_ln17_2/6 "/>
</bind>
</comp>

<comp id="606" class="1005" name="w_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="0"/>
<pin id="608" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="613" class="1005" name="h_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="0"/>
<pin id="615" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="620" class="1005" name="indvar_flatten66_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="13" slack="0"/>
<pin id="622" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten66 "/>
</bind>
</comp>

<comp id="627" class="1005" name="co_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="634" class="1005" name="indvar_flatten79_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="18" slack="0"/>
<pin id="636" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten79 "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln12_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="4"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="645" class="1005" name="zext_ln12_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="652" class="1005" name="weight_buf1x1_1_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="1"/>
<pin id="654" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf1x1_1_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln19_4_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="18" slack="5"/>
<pin id="659" dir="1" index="1" bw="18" slack="5"/>
</pin_list>
<bind>
<opset="add_ln19_4 "/>
</bind>
</comp>

<comp id="662" class="1005" name="zext_ln17_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="1"/>
<pin id="664" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="outBuffer3x3_1_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="12" slack="1"/>
<pin id="670" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outBuffer3x3_1_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="weight_buf1x1_2_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="1"/>
<pin id="675" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf1x1_2_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="sext_ln17_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="29" slack="1"/>
<pin id="680" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="outBuffer3x3_2_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="12" slack="1"/>
<pin id="685" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outBuffer3x3_2_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="sext_ln17_4_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="29" slack="1"/>
<pin id="690" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_4 "/>
</bind>
</comp>

<comp id="693" class="1005" name="weight_buf1x1_0_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="1"/>
<pin id="695" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf1x1_0_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="sext_ln17_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="29" slack="1"/>
<pin id="700" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="outBuffer3x3_0_addr_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="12" slack="1"/>
<pin id="705" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outBuffer3x3_0_addr "/>
</bind>
</comp>

<comp id="708" class="1005" name="sext_ln17_5_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="29" slack="1"/>
<pin id="710" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln17_5 "/>
</bind>
</comp>

<comp id="713" class="1005" name="shl_ln2_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="29" slack="1"/>
<pin id="715" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="718" class="1005" name="bias_buf1x1_addr_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="1"/>
<pin id="720" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bias_buf1x1_addr "/>
</bind>
</comp>

<comp id="723" class="1005" name="shl_ln17_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="29" slack="1"/>
<pin id="725" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln17_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="235" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="256" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="20" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="253" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="268" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="250" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="282" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="268" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="262" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="259" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="274" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="294" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="268" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="250" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="294" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="308" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="274" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="300" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="300" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="300" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="44" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="349" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="328" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="365" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="48" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="20" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="375" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="52" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="381" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="328" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="20" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="328" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="407" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="320" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="320" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="401" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="427" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="433" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="462"><net_src comp="320" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="256" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="60" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="268" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="464" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="244" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="300" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="470" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="328" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="458" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="113" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="126" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="139" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="152" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="165" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="178" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="519" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="62" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="66" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="548"><net_src comp="68" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="533" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="22" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="64" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="559"><net_src comp="66" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="565"><net_src comp="68" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="551" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="22" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="568" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="578"><net_src comp="62" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="64" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="66" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="191" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="572" pin="4"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="581" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="593"><net_src comp="507" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="503" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="543" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="596"><net_src comp="588" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="602"><net_src comp="515" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="511" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="560" pin="3"/><net_sink comp="597" pin=2"/></net>

<net id="605"><net_src comp="597" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="609"><net_src comp="86" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="616"><net_src comp="90" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="623"><net_src comp="94" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="630"><net_src comp="98" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="637"><net_src comp="102" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="644"><net_src comp="238" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="336" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="655"><net_src comp="106" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="660"><net_src comp="441" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="665"><net_src comp="453" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="671"><net_src comp="119" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="676"><net_src comp="132" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="681"><net_src comp="503" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="686"><net_src comp="145" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="691"><net_src comp="507" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="696"><net_src comp="158" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="701"><net_src comp="511" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="706"><net_src comp="171" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="711"><net_src comp="515" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="716"><net_src comp="543" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="721"><net_src comp="184" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="726"><net_src comp="560" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="597" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bias_buf1x1 | {}
	Port: weight_buf1x1_0 | {}
	Port: weight_buf1x1_1 | {}
	Port: weight_buf1x1_2 | {}
	Port: outBuffer3x3_0 | {}
	Port: outBuffer3x3_1 | {}
	Port: outBuffer3x3_2 | {}
	Port: outBuffer1x1 | {7 }
 - Input state : 
	Port: main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 : bias_buf1x1 | {6 7 }
	Port: main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 : weight_buf1x1_0 | {4 5 }
	Port: main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 : weight_buf1x1_1 | {2 3 }
	Port: main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 : weight_buf1x1_2 | {3 4 }
	Port: main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 : outBuffer3x3_0 | {4 5 }
	Port: main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 : outBuffer3x3_1 | {2 3 }
	Port: main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 : outBuffer3x3_2 | {3 4 }
	Port: main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3 : outBuffer1x1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln12 : 1
		store_ln0 : 1
		store_ln13 : 1
		store_ln14 : 1
	State 2
		icmp_ln12 : 1
		add_ln12_1 : 1
		br_ln12 : 2
		add_ln12 : 1
		icmp_ln13 : 1
		select_ln12 : 2
		xor_ln12 : 2
		icmp_ln14 : 1
		and_ln12 : 2
		select_ln12_1 : 2
		add_ln13 : 3
		or_ln13 : 2
		select_ln13 : 2
		select_ln13_1 : 2
		zext_ln12 : 3
		tmp_s : 3
		zext_ln19 : 4
		tmp_69 : 3
		zext_ln19_1 : 4
		add_ln19 : 5
		weight_buf1x1_1_addr : 4
		weight_buf1x1_1_load : 5
		zext_ln19_2 : 3
		add_ln19_2 : 6
		tmp : 7
		tmp_63 : 7
		zext_ln19_3 : 8
		add_ln19_3 : 9
		tmp_70 : 3
		tmp_71 : 3
		zext_ln17 : 4
		add_ln17 : 5
		zext_ln19_4 : 3
		zext_ln19_5 : 3
		add_ln19_4 : 10
		add_ln17_3 : 6
		zext_ln17_1 : 7
		outBuffer3x3_1_addr : 8
		outBuffer3x3_1_load : 9
		add_ln14 : 3
		add_ln13_1 : 1
		select_ln13_2 : 2
		store_ln12 : 2
		store_ln12 : 3
		store_ln13 : 3
		store_ln13 : 3
		store_ln14 : 4
	State 3
		sext_ln17_1 : 1
		weight_buf1x1_2_load : 1
		sext_ln17_4 : 1
		mul_ln17_1 : 2
		outBuffer3x3_2_load : 1
	State 4
		weight_buf1x1_0_load : 1
		sext_ln17_2 : 1
		outBuffer3x3_0_load : 1
		sext_ln17_5 : 1
		mul_ln17_2 : 2
	State 5
		sext_ln17 : 1
		sext_ln17_3 : 1
		mul_ln17 : 2
		tmp_72 : 3
		shl_ln2 : 4
		add_ln17_1 : 5
	State 6
		bias_buf1x1_load : 1
		tmp_73 : 1
		shl_ln17_1 : 2
		add_ln17_2 : 3
	State 7
		outBuffer1x1_addr : 1
		sum : 1
		add_ln19_1 : 2
		store_ln19 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln12_1_fu_244  |    0    |    0    |    25   |
|          |    add_ln12_fu_262   |    0    |    0    |    13   |
|          |    add_ln13_fu_308   |    0    |    0    |    13   |
|          |    add_ln19_fu_365   |    0    |    0    |    17   |
|          |   add_ln19_2_fu_375  |    0    |    0    |    17   |
|    add   |   add_ln19_3_fu_401  |    0    |    0    |    18   |
|          |    add_ln17_fu_427   |    0    |    0    |    17   |
|          |   add_ln19_4_fu_441  |    0    |    0    |    18   |
|          |   add_ln17_3_fu_447  |    0    |    0    |    17   |
|          |    add_ln14_fu_458   |    0    |    0    |    14   |
|          |   add_ln13_1_fu_464  |    0    |    0    |    20   |
|          |   add_ln19_1_fu_581  |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln12_fu_238   |    0    |    0    |    25   |
|   icmp   |   icmp_ln13_fu_268   |    0    |    0    |    20   |
|          |   icmp_ln14_fu_288   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln12_fu_274  |    0    |    0    |    6    |
|          | select_ln12_1_fu_300 |    0    |    0    |    6    |
|  select  |  select_ln13_fu_320  |    0    |    0    |    7    |
|          | select_ln13_1_fu_328 |    0    |    0    |    6    |
|          | select_ln13_2_fu_470 |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln17_fu_527   |    1    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln12_fu_282   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln12_fu_294   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln13_fu_314    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_588      |    1    |    0    |    0    |
|          |      grp_fu_597      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln12_fu_336   |    0    |    0    |    0    |
|          |   zext_ln19_fu_349   |    0    |    0    |    0    |
|          |  zext_ln19_1_fu_361  |    0    |    0    |    0    |
|          |  zext_ln19_2_fu_371  |    0    |    0    |    0    |
|   zext   |  zext_ln19_3_fu_397  |    0    |    0    |    0    |
|          |   zext_ln17_fu_423   |    0    |    0    |    0    |
|          |  zext_ln19_4_fu_433  |    0    |    0    |    0    |
|          |  zext_ln19_5_fu_437  |    0    |    0    |    0    |
|          |  zext_ln17_1_fu_453  |    0    |    0    |    0    |
|          |  zext_ln19_6_fu_568  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_341     |    0    |    0    |    0    |
|          |     tmp_69_fu_353    |    0    |    0    |    0    |
|          |      tmp_fu_381      |    0    |    0    |    0    |
|bitconcatenate|     tmp_63_fu_389    |    0    |    0    |    0    |
|          |     tmp_70_fu_407    |    0    |    0    |    0    |
|          |     tmp_71_fu_415    |    0    |    0    |    0    |
|          |    shl_ln2_fu_543    |    0    |    0    |    0    |
|          |   shl_ln17_1_fu_560  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln17_1_fu_503  |    0    |    0    |    0    |
|          |  sext_ln17_4_fu_507  |    0    |    0    |    0    |
|   sext   |  sext_ln17_2_fu_511  |    0    |    0    |    0    |
|          |  sext_ln17_5_fu_515  |    0    |    0    |    0    |
|          |   sext_ln17_fu_519   |    0    |    0    |    0    |
|          |  sext_ln17_3_fu_523  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_72_fu_533    |    0    |    0    |    0    |
|partselect|     tmp_73_fu_551    |    0    |    0    |    0    |
|          |      sum_fu_572      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    0    |   320   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln19_4_reg_657     |   18   |
|  bias_buf1x1_addr_reg_718  |    6   |
|         co_reg_627         |    6   |
|          h_reg_613         |    6   |
|      icmp_ln12_reg_641     |    1   |
|  indvar_flatten66_reg_620  |   13   |
|  indvar_flatten79_reg_634  |   18   |
| outBuffer3x3_0_addr_reg_703|   12   |
| outBuffer3x3_1_addr_reg_668|   12   |
| outBuffer3x3_2_addr_reg_683|   12   |
|     sext_ln17_1_reg_678    |   29   |
|     sext_ln17_2_reg_698    |   29   |
|     sext_ln17_4_reg_688    |   29   |
|     sext_ln17_5_reg_708    |   29   |
|     shl_ln17_1_reg_723     |   29   |
|       shl_ln2_reg_713      |   29   |
|          w_reg_606         |    7   |
|weight_buf1x1_0_addr_reg_693|    6   |
|weight_buf1x1_1_addr_reg_652|    6   |
|weight_buf1x1_2_addr_reg_673|    6   |
|      zext_ln12_reg_645     |   64   |
|     zext_ln17_1_reg_662    |   64   |
+----------------------------+--------+
|            Total           |   431  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_152 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_178 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_588    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_588    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_597    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_597    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   280  ||  5.495  ||   109   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   320  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   109  |
|  Register |    -   |    -   |   431  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   431  |   429  |
+-----------+--------+--------+--------+--------+
