// Multi-field registers definition

// Core control register
`DEF_CREG(CORE_CTRL)
    desc = "Core control register";

    field {
        desc = "When 1'b1, reset the status registers, so that a new input can be loaded in";
    } RESET [1];

    field {
        desc = "A pulse on this register loads the neural network with the input data from the INPUT_GRID_* flops";
    } LOAD_IN [1];

    field {
        desc = "Core has been properly configured by the processor";
    } CFG_DONE [1];

    field {
        desc = "Unused";
    } reserved [5];
};

// Firmware-controlled debug information
`DEF_CREG(CORE_DEBUG_INFO)
    desc = "Firmware-initiated debug information";

    field {
        desc = "Core reset procedure start";
    } RESET_START [1];

    field {
        desc = "Core reset procedure end";
    } RESET_END [1];

    field {
        desc = "Core configuration start";
    } CONFIG_START [1];

    field {
        desc = "Core configuration end";
    } CONFIG_END [1];

    field {
        desc = "Test start";
    } TEST_START [1];

    field {
        desc = "Test end";
    } TEST_END [1];

    field {
        desc = "When 1'b1, the Firmware has detected an error and switched to idle state";
    } TEST_ERR [1];

    field {
        desc = "Unused";
    } reserved [1];
};

// Core status register
`DEF_SREG(CORE_STATUS)
    desc = "Core status register";

    field {
        desc = "This signal goes high whenever the solution is ready on the OUTPUT_SOLUTION_* flops";
    } VALID_OUT [1];

    field {
        desc = "Unused";
    } reserved [7];
};

