set ::env(PROJECT_NAME) sap_hardwired_processor
set ::env(DESIGN_TOP) CPU8_1
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/sap_hardwired_processor/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/sap_hardwired_processor/rtl/CPU8_1.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor