Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 15 16:04:00 2025
| Host         : TEMP-MATI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------+----------------------------+------------------+----------------+--------------+
|      Clock Signal      |           Enable Signal           |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-----------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock100MHz_IBUF_BUFG |                                   | spi_start_pulse            |                1 |              1 |         1.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/spi_ss_int        |                            |                1 |              1 |         1.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/spi_mosi_int      |                            |                1 |              1 |         1.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/bit_count         | spi_master_inst/bit_count0 |                1 |              5 |         5.00 |
|  Clock100MHz_IBUF_BUFG | spi_master_inst/clk_div_counter_0 |                            |                2 |              8 |         4.00 |
|  Clock100MHz_IBUF_BUFG |                                   |                            |                7 |             27 |         3.86 |
|  Clock100MHz_IBUF_BUFG |                                   | debouncer_inst/clear       |                9 |             33 |         3.67 |
+------------------------+-----------------------------------+----------------------------+------------------+----------------+--------------+


