{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648192868105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648192868112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 15:21:07 2022 " "Processing started: Fri Mar 25 15:21:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648192868112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648192868112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_alarm -c digital_alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_alarm -c digital_alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648192868112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1648192868344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_time_set.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_time_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_time_set " "Found entity 1: tb_time_set" {  } { { "../sim/tb_time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/sim/tb_time_set.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/time_set.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/time_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_set " "Found entity 1: time_set" {  } { { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/time_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_clk_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_clk_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_clk_data_gen " "Found entity 1: tb_clk_data_gen" {  } { { "../sim/tb_clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/sim/tb_clk_data_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/top_digital_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/top_digital_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_digital_alarm " "Found entity 1: top_digital_alarm" {  } { { "../rtl/top_digital_alarm.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/clk_data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/clk_data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_data_gen " "Found entity 1: clk_data_gen" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/top_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/top_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_test " "Found entity 1: top_test" {  } { { "../rtl/top_test.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_data_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_data_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_trans " "Found entity 1: tb_data_trans" {  } { { "../sim/tb_data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/sim/tb_data_trans.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/sim/tb_hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_hc595_ctrl " "Found entity 1: tb_hc595_ctrl" {  } { { "../sim/tb_hc595_ctrl.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/sim/tb_hc595_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(113) " "Verilog HDL Expression warning at data_trans.v(113): truncated literal to match 4 bits" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 data_trans.v(122) " "Verilog HDL Expression warning at data_trans.v(122): truncated literal to match 4 bits" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sign SIGN data_trans.v(6) " "Verilog HDL Declaration information at data_trans.v(6): object \"sign\" differs only in case from object \"SIGN\" in the same scope" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_learning/digitalalarm/seg595_digital_alarm/rtl/data_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_learning/digitalalarm/seg595_digital_alarm/rtl/data_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_trans " "Found entity 1: data_trans" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192875890 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_digital_alarm " "Elaborating entity \"top_digital_alarm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648192875940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_ctrl_flag_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_ctrl_flag_inst\"" {  } { { "../rtl/top_digital_alarm.v" "key_ctrl_flag_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192875940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_set time_set:time_set_inst " "Elaborating entity \"time_set\" for hierarchy \"time_set:time_set_inst\"" {  } { { "../rtl/top_digital_alarm.v" "time_set_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192875940 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "time_set.v(52) " "Verilog HDL Case Statement information at time_set.v(52): all case item expressions in this case statement are onehot" {  } { { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/time_set.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1648192875940 "|top_digital_alarm|time_set:time_set_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_data_gen clk_data_gen:clk_data_gen_inst " "Elaborating entity \"clk_data_gen\" for hierarchy \"clk_data_gen:clk_data_gen_inst\"" {  } { { "../rtl/top_digital_alarm.v" "clk_data_gen_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 clk_data_gen.v(60) " "Verilog HDL assignment warning at clk_data_gen.v(60): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876056 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 clk_data_gen.v(82) " "Verilog HDL assignment warning at clk_data_gen.v(82): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876056 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 clk_data_gen.v(104) " "Verilog HDL assignment warning at clk_data_gen.v(104): truncated value with size 4 to match size of target (2)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876056 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clk_data_gen.v(122) " "Verilog HDL assignment warning at clk_data_gen.v(122): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876056 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clk_data_gen.v(135) " "Verilog HDL assignment warning at clk_data_gen.v(135): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876056 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 clk_data_gen.v(146) " "Verilog HDL assignment warning at clk_data_gen.v(146): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876056 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clk_data_gen.v(148) " "Verilog HDL assignment warning at clk_data_gen.v(148): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876056 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 clk_data_gen.v(150) " "Verilog HDL assignment warning at clk_data_gen.v(150): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876057 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 clk_data_gen.v(157) " "Verilog HDL assignment warning at clk_data_gen.v(157): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876057 "|top_digital_alarm|clk_data_gen:clk_data_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_trans data_trans:data_trans_inst " "Elaborating entity \"data_trans\" for hierarchy \"data_trans:data_trans_inst\"" {  } { { "../rtl/top_digital_alarm.v" "data_trans_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(36) " "Verilog HDL assignment warning at data_trans.v(36): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876058 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(37) " "Verilog HDL assignment warning at data_trans.v(37): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876058 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(38) " "Verilog HDL assignment warning at data_trans.v(38): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876058 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(39) " "Verilog HDL assignment warning at data_trans.v(39): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876058 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(40) " "Verilog HDL assignment warning at data_trans.v(40): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876058 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_trans.v(41) " "Verilog HDL assignment warning at data_trans.v(41): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648192876058 "|top_digital_alarm|data_trans:data_trans_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/top_digital_alarm.v" "hc595_ctrl_inst" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876059 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div1\"" {  } { { "../rtl/data_trans.v" "Div1" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod2\"" {  } { { "../rtl/data_trans.v" "Mod2" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div0\"" {  } { { "../rtl/data_trans.v" "Div0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod1\"" {  } { { "../rtl/data_trans.v" "Mod1" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod0\"" {  } { { "../rtl/data_trans.v" "Mod0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div2\"" {  } { { "../rtl/data_trans.v" "Div2" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod3\"" {  } { { "../rtl/data_trans.v" "Mod3" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div3\"" {  } { { "../rtl/data_trans.v" "Div3" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod4\"" {  } { { "../rtl/data_trans.v" "Mod4" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Div4\"" {  } { { "../rtl/data_trans.v" "Div4" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_trans:data_trans_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_trans:data_trans_inst\|Mod5\"" {  } { { "../rtl/data_trans.v" "Mod5" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "clk_data_gen:clk_data_gen_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clk_data_gen:clk_data_gen_inst\|Mult1\"" {  } { { "../rtl/clk_data_gen.v" "Mult1" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "clk_data_gen:clk_data_gen_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"clk_data_gen:clk_data_gen_inst\|Mult0\"" {  } { { "../rtl/clk_data_gen.v" "Mult0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876420 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1648192876420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div1\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div1 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876450 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648192876450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Mod2\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876598 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648192876598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_0bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div0\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div0 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876668 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648192876668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_tim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div2\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div2 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876725 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648192876725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_akm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_o9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div3\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div3 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876811 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648192876811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_ekm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_0af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_trans:data_trans_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"data_trans:data_trans_inst\|lpm_divide:Div4\"" {  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_trans:data_trans_inst\|lpm_divide:Div4 " "Instantiated megafunction \"data_trans:data_trans_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876891 ""}  } { { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648192876891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192876969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192876969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192876999 ""}  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648192876999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192877089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192877089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192877105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877106 ""}  } { { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648192877106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877110 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/add_sub_kgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648192877141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648192877141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"clk_data_gen:clk_data_gen_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 157 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648192877141 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/hc595_ctrl.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/hc595_ctrl.v" 12 -1 0 } } { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 139 -1 0 } } { "../rtl/data_trans.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/data_trans.v" 115 -1 0 } } { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/time_set.v" 12 -1 0 } } { "../rtl/time_set.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/time_set.v" 28 -1 0 } } { "../rtl/clk_data_gen.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/clk_data_gen.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1648192877756 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1648192877756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1648192878352 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 122 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod5\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod5\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_trans:data_trans_inst\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/db/alt_u_div_u6f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879172 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1648192879172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/output_files/digital_alarm.map.smsg " "Generated suppressed messages file G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/output_files/digital_alarm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1648192879237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1648192879460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648192879460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2313 " "Implemented 2313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1648192879610 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1648192879610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2305 " "Implemented 2305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1648192879610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1648192879610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648192879650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 15:21:19 2022 " "Processing ended: Fri Mar 25 15:21:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648192879650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648192879650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648192879650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648192879650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648192881285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648192881285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 15:21:21 2022 " "Processing started: Fri Mar 25 15:21:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648192881285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648192881285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_alarm -c digital_alarm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_alarm -c digital_alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648192881285 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648192881361 ""}
{ "Info" "0" "" "Project  = digital_alarm" {  } {  } 0 0 "Project  = digital_alarm" 0 0 "Fitter" 0 0 1648192881361 ""}
{ "Info" "0" "" "Revision = digital_alarm" {  } {  } 0 0 "Revision = digital_alarm" 0 0 "Fitter" 0 0 1648192881361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648192881448 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_alarm EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"digital_alarm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648192881468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648192881512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648192881512 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648192881621 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648192881878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648192881878 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1648192881878 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1648192881878 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/" { { 0 { 0 ""} 0 5039 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648192881882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/" { { 0 { 0 ""} 0 5041 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648192881882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/" { { 0 { 0 ""} 0 5043 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648192881882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/" { { 0 { 0 ""} 0 5045 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648192881882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/" { { 0 { 0 ""} 0 5047 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1648192881882 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1648192881882 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648192881884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_alarm.sdc " "Synopsys Design Constraints File file not found: 'digital_alarm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648192882461 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648192882461 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648192882479 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1648192882479 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1648192882479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648192882616 ""}  } { { "../rtl/top_digital_alarm.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/" { { 0 { 0 ""} 0 5033 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648192882616 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1648192882616 ""}  } { { "../rtl/top_digital_alarm.v" "" { Text "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/rtl/top_digital_alarm.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/" { { 0 { 0 ""} 0 5034 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648192882616 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648192883022 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648192883022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648192883022 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648192883022 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648192883022 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648192883032 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648192883032 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648192883032 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648192883097 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1648192883098 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648192883098 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648192883148 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1648192883153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648192883746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648192884020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648192884038 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648192886755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648192886755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648192887279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1648192888124 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648192888124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648192889058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1648192889059 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648192889059 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.90 " "Total time spent on timing analysis during the Fitter is 0.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648192889086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648192889146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648192889368 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648192889418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648192889715 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648192890155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/output_files/digital_alarm.fit.smsg " "Generated suppressed messages file G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/output_files/digital_alarm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648192890567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6282 " "Peak virtual memory: 6282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648192891086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 15:21:31 2022 " "Processing ended: Fri Mar 25 15:21:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648192891086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648192891086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648192891086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648192891086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1648192892587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648192892587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 15:21:32 2022 " "Processing started: Fri Mar 25 15:21:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648192892587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1648192892587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digital_alarm -c digital_alarm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digital_alarm -c digital_alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1648192892587 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1648192893078 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1648192893098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648192893278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 15:21:33 2022 " "Processing ended: Fri Mar 25 15:21:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648192893278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648192893278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648192893278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1648192893278 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1648192893875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1648192894863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648192894863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 15:21:34 2022 " "Processing started: Fri Mar 25 15:21:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648192894863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648192894863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_alarm -c digital_alarm " "Command: quartus_sta digital_alarm -c digital_alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648192894873 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1648192894943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1648192895057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1648192895090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1648192895090 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_alarm.sdc " "Synopsys Design Constraints File file not found: 'digital_alarm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1648192895376 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1648192895376 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895386 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895386 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1648192895436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895436 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1648192895436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1648192895446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1648192895506 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1648192895506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -54.357 " "Worst-case setup slack is -54.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -54.357            -832.849 clk  " "  -54.357            -832.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648192895506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648192895516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1648192895528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1648192895531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -252.816 clk  " "   -3.000            -252.816 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192895534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648192895534 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1648192896013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1648192896034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1648192896367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896477 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1648192896497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1648192896497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -49.744 " "Worst-case setup slack is -49.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.744            -768.098 clk  " "  -49.744            -768.098 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648192896507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk  " "    0.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648192896529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1648192896533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1648192896537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -252.816 clk  " "   -3.000            -252.816 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192896541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648192896541 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1648192897011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1648192897191 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1648192897191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.926 " "Worst-case setup slack is -22.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.926            -274.562 clk  " "  -22.926            -274.562 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648192897201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648192897221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1648192897221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1648192897221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.015 clk  " "   -3.000            -182.015 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1648192897231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1648192897231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1648192897982 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1648192897982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4968 " "Peak virtual memory: 4968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648192898060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 15:21:38 2022 " "Processing ended: Fri Mar 25 15:21:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648192898060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648192898060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648192898060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648192898060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648192899584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648192899594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 15:21:39 2022 " "Processing started: Fri Mar 25 15:21:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648192899594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648192899594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digital_alarm -c digital_alarm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digital_alarm -c digital_alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648192899594 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_alarm_8_1200mv_85c_slow.vo G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/ simulation " "Generated file digital_alarm_8_1200mv_85c_slow.vo in folder \"G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648192900306 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_alarm_8_1200mv_0c_slow.vo G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/ simulation " "Generated file digital_alarm_8_1200mv_0c_slow.vo in folder \"G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648192900548 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_alarm_min_1200mv_0c_fast.vo G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/ simulation " "Generated file digital_alarm_min_1200mv_0c_fast.vo in folder \"G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648192900784 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_alarm.vo G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/ simulation " "Generated file digital_alarm.vo in folder \"G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648192901039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_alarm_8_1200mv_85c_v_slow.sdo G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/ simulation " "Generated file digital_alarm_8_1200mv_85c_v_slow.sdo in folder \"G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648192901208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_alarm_8_1200mv_0c_v_slow.sdo G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/ simulation " "Generated file digital_alarm_8_1200mv_0c_v_slow.sdo in folder \"G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648192901378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_alarm_min_1200mv_0c_v_fast.sdo G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/ simulation " "Generated file digital_alarm_min_1200mv_0c_v_fast.sdo in folder \"G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648192901550 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_alarm_v.sdo G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/ simulation " "Generated file digital_alarm_v.sdo in folder \"G:/FPGA_learning/DigitalAlarm/Seg595_digital_alarm/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1648192901715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648192901785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 15:21:41 2022 " "Processing ended: Fri Mar 25 15:21:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648192901785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648192901785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648192901785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648192901785 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648192902375 ""}
