FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * linux/arch/sh/boards/renesas/sdk7780/irq.c
 *
 * Renesas Technology Europe SDK7780 Support.
 *
 * Copyright (C) 2008  Nicholas Beck <nbeck@mpc-data.co.uk>
 */
#include <linux/init.h>
#include <linux/irq.h>
/* bench 16421.2.0 4b4ac0d634e5 */
/* bench 16421.2.1 bdbef03a43a4 */
/* bench 16421.2.2 ee2589a08a42 */
/* bench 16421.2.3 e6f5f2aa7da8 */
/* bench 16421.2.4 0db6b8a14281 */
/* bench 16421.2.5 7bcc3d2ac40b */
/* bench 16421.2.6 229b5cee1813 */
/* bench 16421.2.7 de0644659aeb */
/* bench 16421.2.8 710d18468800 */
#include <mach/sdk7780.h>

enum {
	UNUSED = 0,
	/* board specific interrupt sources */
	SMC91C111,	/* Ethernet controller */
};

static struct intc_vect fpga_vectors[] __initdata = {
	INTC_IRQ(SMC91C111, IRQ_ETHERNET),
/* bench 457.0.0 41d1c37e639c */
/* bench 457.0.1 7aae65b8b000 */
/* bench 457.0.2 e3cb65f7d10d */
/* bench 457.0.3 1b38f11f3a1f */
/* bench 457.0.4 a668395c5b8e */
/* bench 457.0.5 e15ff12056b5 */
/* bench 457.0.6 565ffa782b47 */
/* bench 457.0.7 b3f82e7f8de3 */
/* bench 457.0.8 c5ccd05ae96f */
/* bench 28277.1.0 2dd8eae92447 */
/* bench 28277.1.1 70a2be7ffa93 */
/* bench 28277.1.2 839c1d746851 */
/* bench 28277.1.3 c7cda6d33e99 */
/* bench 28277.1.4 18834c904bbe */
/* bench 28277.1.5 09a2cf6234b8 */
/* bench 28277.1.6 d53e2a509f9a */
/* bench 28277.1.7 5ffddb9bc728 */
};

static struct intc_mask_reg fpga_mask_registers[] __initdata = {
	{ 0, FPGA_IRQ0MR, 16,
	  { 0, 0, 0, 0, 0, 0, 0, 0,
	    0, 0, 0, SMC91C111, 0, 0, 0, 0 } },
};

static DECLARE_INTC_DESC(fpga_intc_desc, "sdk7780-irq", fpga_vectors,
			 NULL, fpga_mask_registers, NULL, NULL);

void __init init_sdk7780_IRQ(void)
{
	printk(KERN_INFO "Using SDK7780 interrupt controller.\n");

	__raw_writew(0xFFFF, FPGA_IRQ0MR);
	/* Setup IRL 0-3 */
	__raw_writew(0x0003, FPGA_IMSR);
	plat_irq_setup_pins(IRQ_MODE_IRL3210);

	register_intc_controller(&fpga_intc_desc);
}
