{
    "args": [
        "-o",
        "ddr_reset_seq",
        "--base_path",
        "/tmp/tmpjv4kuhq3/ip",
        "--vlnv",
        {
            "vendor": "efinixinc.com",
            "library": "memory_controller",
            "name": "efx_ddr_reset_controller",
            "version": "1.1"
        }
    ],
    "conf": {
        "FREQ": "100"
    },
    "output": {
        "external_source": [
            "/tmp/tmpjv4kuhq3/ip/ddr_reset_seq/ddr_reset_seq_tmpl.vhd",
            "/tmp/tmpjv4kuhq3/ip/ddr_reset_seq/ddr_reset_seq_tmpl.v",
            "/tmp/tmpjv4kuhq3/ip/ddr_reset_seq/ddr_reset_seq.v",
            "/tmp/tmpjv4kuhq3/ip/ddr_reset_seq/ddr_reset_seq_define.vh"
        ],
        "external_testbench": [
            "/tmp/tmpjv4kuhq3/ip/ddr_reset_seq/Testbench/ddr_reset_sequencer_tb.v",
            "/tmp/tmpjv4kuhq3/ip/ddr_reset_seq/Testbench/modelsim.do",
            "/tmp/tmpjv4kuhq3/ip/ddr_reset_seq/Testbench/ddr_reset_seq.v",
            "/tmp/tmpjv4kuhq3/ip/ddr_reset_seq/Testbench/ddr_reset_seq_define.vh"
        ]
    },
    "sw_version": "2022.1.226",
    "generated_date": "2023-01-30T03:28:38.345988"
}