--------------------------------------------------------------------------------
-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.49d
--  \   \         Application: netgen
--  /   /         Filename: CommunicationHardware_translate.vhd
-- /___/   /\     Timestamp: Fri May 31 17:04:40 2013
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -rpw 100 -tpw 0 -ar Structure -tm CommunicationHardware -w -dir netgen/translate -ofmt vhdl -sim CommunicationHardware.ngd CommunicationHardware_translate.vhd 
-- Device	: 5vlx50tff1136-1
-- Input file	: CommunicationHardware.ngd
-- Output file	: D:\DynamicFilter\VideoFilterDynamic\CommunicationHardware\netgen\translate\CommunicationHardware_translate.vhd
-- # of Entities	: 1
-- Design Name	: CommunicationHardware
-- Xilinx	: C:\Xilinx\14.4\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity CommunicationHardware is
  port (
    clk : in STD_LOGIC := 'X'; 
    mode : in STD_LOGIC := 'X'; 
    registerOutValue : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    registerAddress : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    registerInValue : in STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end CommunicationHardware;

architecture Structure of CommunicationHardware is
  signal N01 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal N103 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal N107 : STD_LOGIC; 
  signal N109 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N113 : STD_LOGIC; 
  signal N115 : STD_LOGIC; 
  signal N117 : STD_LOGIC; 
  signal N119 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N125 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N133 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal N135 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N137 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N139 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal N143 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N145 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal N147 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N149 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal N153 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal N155 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal N157 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N159 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N161 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N79 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal N87 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal N95 : STD_LOGIC; 
  signal N97 : STD_LOGIC; 
  signal N99 : STD_LOGIC; 
  signal mode_inv : STD_LOGIC; 
  signal reg0_not0001 : STD_LOGIC; 
  signal reg0_not00011128_118 : STD_LOGIC; 
  signal reg0_not00011184_119 : STD_LOGIC; 
  signal reg0_not00011200_120 : STD_LOGIC; 
  signal reg0_not0001135_121 : STD_LOGIC; 
  signal reg0_not0001171_122 : STD_LOGIC; 
  signal reg1_not0001 : STD_LOGIC; 
  signal reg2_not0001 : STD_LOGIC; 
  signal reg3_not0001 : STD_LOGIC; 
  signal reg4_176 : STD_LOGIC; 
  signal reg4_not0001 : STD_LOGIC; 
  signal reg4_rstpot_178 : STD_LOGIC; 
  signal reg5 : STD_LOGIC; 
  signal registerOutValue_and0000 : STD_LOGIC; 
  signal registerOutValue_mux0000_0_139_263 : STD_LOGIC; 
  signal registerOutValue_mux0000_0_31_264 : STD_LOGIC; 
  signal registerOutValue_mux0000_10_60_266 : STD_LOGIC; 
  signal registerOutValue_mux0000_11_60_268 : STD_LOGIC; 
  signal registerOutValue_mux0000_12_60_270 : STD_LOGIC; 
  signal registerOutValue_mux0000_13_60_272 : STD_LOGIC; 
  signal registerOutValue_mux0000_14_60_274 : STD_LOGIC; 
  signal registerOutValue_mux0000_15_60_276 : STD_LOGIC; 
  signal registerOutValue_mux0000_16_60_278 : STD_LOGIC; 
  signal registerOutValue_mux0000_17_60_280 : STD_LOGIC; 
  signal registerOutValue_mux0000_18_60_282 : STD_LOGIC; 
  signal registerOutValue_mux0000_19_60_284 : STD_LOGIC; 
  signal registerOutValue_mux0000_1_2 : STD_LOGIC; 
  signal registerOutValue_mux0000_1_30_287 : STD_LOGIC; 
  signal registerOutValue_mux0000_1_81 : STD_LOGIC; 
  signal registerOutValue_mux0000_1_811_289 : STD_LOGIC; 
  signal registerOutValue_mux0000_1_812_290 : STD_LOGIC; 
  signal registerOutValue_mux0000_20_60_292 : STD_LOGIC; 
  signal registerOutValue_mux0000_21_60_294 : STD_LOGIC; 
  signal registerOutValue_mux0000_22_60_296 : STD_LOGIC; 
  signal registerOutValue_mux0000_23_60_298 : STD_LOGIC; 
  signal registerOutValue_mux0000_2_60_300 : STD_LOGIC; 
  signal registerOutValue_mux0000_3_60_302 : STD_LOGIC; 
  signal registerOutValue_mux0000_4_60_304 : STD_LOGIC; 
  signal registerOutValue_mux0000_5_60_306 : STD_LOGIC; 
  signal registerOutValue_mux0000_6_60_308 : STD_LOGIC; 
  signal registerOutValue_mux0000_7_60_310 : STD_LOGIC; 
  signal registerOutValue_mux0000_8_60_312 : STD_LOGIC; 
  signal registerOutValue_mux0000_9_60_314 : STD_LOGIC; 
  signal sobel_wrapper_inst_filteredPixelX_and0000_363 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_01_mand1_438 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_02_mand1_439 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_03_mand1_440 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_04_mand1_441 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_05_mand1_442 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_0_mand1_443 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_101_mand1_444 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_102_mand1_445 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_103_mand1_446 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_104_mand1_447 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_105_mand1_448 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_10_mand1_449 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_110_mand1_450 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_111_mand1_451 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_112_mand1_452 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_113_mand1_453 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_114_mand1_454 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_115_mand1_455 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_116_mand1_456 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_117_mand1_457 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_118_mand1_458 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_119_mand1_459 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_11_mand1_460 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_121_mand1_461 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_122_mand1_462 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_123_mand1_463 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_124_mand1_464 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_125_mand1_465 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_12_mand1_466 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_131_mand1_467 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_132_mand1_468 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_133_mand1_469 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_134_mand1_470 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_135_mand1_471 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_13_mand1_472 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_141_mand1_473 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_142_mand1_474 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_143_mand1_475 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_144_mand1_476 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_145_mand1_477 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_14_mand1_478 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_151_mand1_479 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_152_mand1_480 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_153_mand1_481 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_154_mand1_482 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_155_mand1_483 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_15_mand1_484 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_161_mand1_485 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_162_mand1_486 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_163_mand1_487 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_164_mand1_488 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_165_mand1_489 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_16_mand1_490 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_171_mand1_491 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_172_mand1_492 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_173_mand1_493 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_174_mand1_494 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_175_mand1_495 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_17_mand1_496 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_181_mand1_497 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_182_mand1_498 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_183_mand1_499 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_184_mand1_500 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_185_mand1_501 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_18_mand1_502 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_191_mand1_503 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_192_mand1_504 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_193_mand1_505 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_194_mand1_506 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_195_mand1_507 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_19_mand1_508 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_1_mand1_509 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_201_mand1_510 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_202_mand1_511 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_203_mand1_512 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_204_mand1_513 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_205_mand1_514 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_20_mand1_515 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_211_mand1_516 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_212_mand1_517 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_213_mand1_518 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_214_mand1_519 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_215_mand1_520 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_21_mand1_521 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_221_mand1_522 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_222_mand1_523 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_223_mand1_524 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_224_mand1_525 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_225_mand1_526 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_22_mand1_527 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_24_mand1_528 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_25_mand1_529 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_26_mand1_530 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_27_mand1_531 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_28_mand1_532 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_2_mand1_533 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_31_mand1_534 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_32_mand1_535 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_33_mand1_536 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_34_mand1_537 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_35_mand1_538 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_3_mand1_539 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_41_mand1_540 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_42_mand1_541 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_43_mand1_542 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_44_mand1_543 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_45_mand1_544 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_4_mand1_545 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_51_mand1_546 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_52_mand1_547 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_53_mand1_548 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_54_mand1_549 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_55_mand1_550 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_5_mand1_551 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_61_mand1_552 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_62_mand1_553 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_63_mand1_554 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_64_mand1_555 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_65_mand1_556 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_6_mand1_557 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_71_mand1_558 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_72_mand1_559 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_73_mand1_560 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_74_mand1_561 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_75_mand1_562 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_7_mand1_563 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_81_mand1_564 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_82_mand1_565 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_83_mand1_566 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_84_mand1_567 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_85_mand1_568 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_8_mand1_569 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_91_mand1_570 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_92_mand1_571 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_93_mand1_572 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_94_mand1_573 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_95_mand1_574 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Eqn_9_mand1_575 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C6_mand1_862 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C7_mand1_863 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2R : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_3_rt_869 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_4_rt_871 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_5_rt_873 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_6_rt_875 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_0_Q_879 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_10_Q_880 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_2_Q_881 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_7_Q_882 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_8_Q_883 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_9_Q_884 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_10_rt_887 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_11_rt_889 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_12_rt_891 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_13_rt_893 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_14_rt_895 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_15_rt_897 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_16_rt_899 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_17_rt_901 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_18_rt_903 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_19_rt_905 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_1_rt_907 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_20_rt_909 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_21_rt_911 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_22_rt_913 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_2_rt_915 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_3_rt_917 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_4_rt_919 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_5_rt_921 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_6_rt_923 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_7_rt_925 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_8_rt_927 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_9_rt_929 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_0_Q_932 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_1_Q_933 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_2_Q_934 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi_941 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi1_942 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi2_943 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi3_944 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi4_945 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Mshreg_ap_CS_fsm_FSM_FFd5_946 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_N1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_N78 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_0_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_0_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_0_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_0_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_0_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_10_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_10_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_10_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_10_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_10_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_11_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_11_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_11_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_11_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_11_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_12_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_12_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_12_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_12_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_12_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_13_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_13_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_13_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_13_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_13_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_14_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_14_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_14_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_14_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_14_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_15_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_15_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_15_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_15_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_15_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_16_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_16_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_16_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_16_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_16_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_17_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_17_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_17_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_17_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_17_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_18_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_18_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_18_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_18_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_18_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_19_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_19_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_19_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_19_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_19_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_1_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_1_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_1_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_1_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_1_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_20_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_20_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_20_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_20_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_20_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_21_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_21_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_21_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_21_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_21_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_22_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_22_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_22_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_22_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_22_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_23_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_23_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_23_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_23_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_23_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_2_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_2_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_2_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_2_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_2_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_3_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_3_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_3_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_3_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_3_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_4_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_4_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_4_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_4_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_4_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_5_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_5_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_5_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_5_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_5_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_6_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_6_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_6_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_6_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_6_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_7_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_7_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_7_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_7_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_7_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_8_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_8_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_8_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_8_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_8_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_9_1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_9_2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_9_3 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_9_4 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_Result_9_5 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_rstpot_1095 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_In2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_rstpot_1098 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd6_1102 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_rstpot_1104 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_countY_and0000 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex0000 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex00001 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex00002 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_Mrom_varindex00001 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_Mrom_varindex00002 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2226_1142 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2226_1145 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2226_1148 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2226_1151 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2226_1154 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2226_1157 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_pixelLine_ce0 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_pixelLine_we0 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1354 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1355 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10_1356 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1357 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1358 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1359 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1360 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1361 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1362 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1363 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1364 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_Q : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1418 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1419 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1420 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1421 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1422 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1423 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1424 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1437 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1438 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10_1439 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1440 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1441 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1442 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1443 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1444 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1445 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1446 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1447 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_Q : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1501 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1502 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1503 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1504 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1505 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1506 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1507 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1517 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1518 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10_1519 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1520 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1521 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1522 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1523 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1524 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1525 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1526 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1527 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_Q : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1581 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1582 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1583 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1584 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1585 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1586 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1587 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1597 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1598 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1599 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1600 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1601 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1602 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1603 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1604 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1605 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1606 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1658 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1659 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1660 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1661 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1662 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1663 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1667 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1668 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1669 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1670 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1671 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1672 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1673 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1674 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1675 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1676 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1728 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1729 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1730 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1731 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1732 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1733 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1735 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1736 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1737 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1738 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1739 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1740 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1741 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1742 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1743 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1744 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1796 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1797 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1798 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1799 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1800 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1801 : STD_LOGIC;
 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045_0_rstpot_1896 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049_0_rstpot_1926 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_tmp_reg_1041_0_and0000 : STD_LOGIC; 
  signal sobel_wrapper_inst_sobel_inst_tmp_reg_1041_0_rstpot_1951 : STD_LOGIC; 
  signal sobel_wrapper_inst_x_Sig_not0001 : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_REGCEB_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_sobel_wrapper_inst_sobel_inst_Mshreg_ap_CS_fsm_FSM_FFd5_Q15_UNCONNECTED : STD_LOGIC; 
  signal reg0 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal reg1 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal reg2 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal reg3 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal NlwRenamedSig_OI_registerOutValue : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal registerOutValue_mux0000 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_filteredPixelX : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_filteredPixelX_Sig : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_filteredPixelY : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_filteredPixelY_Sig : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_mode_Sig : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal sobel_wrapper_inst_pixel_Sig : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_cy : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_lut : STD_LOGIC_VECTOR ( 10 downto 9 ); 
  signal sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_cy : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_Result : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_countY : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_q0 : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_iftmp_2_fu_707_p3 : STD_LOGIC_VECTOR ( 17 downto 16 ); 
  signal sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_pixelLine_address0 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_pixelLine_q0 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_pixelOutXB : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_pixelOutXG : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_pixelOutXR : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_pixelOutYB : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_pixelOutYG : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_pixelOutYR : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut : STD_LOGIC_VECTOR ( 6 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut : STD_LOGIC_VECTOR ( 6 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut : STD_LOGIC_VECTOR ( 6 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut : STD_LOGIC_VECTOR ( 6 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut : STD_LOGIC_VECTOR ( 6 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut : STD_LOGIC_VECTOR ( 6 downto 2 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_storemerge_reg_258 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_11_reg_270 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_15_fu_548_p3 : STD_LOGIC_VECTOR ( 17 downto 16 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166 : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171 : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176 : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_40_fu_812_p2 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_40_reg_1069 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sobel_wrapper_inst_sobel_inst_tmp_reg_1041 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal sobel_wrapper_inst_x_Sig : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sobel_wrapper_inst_y_Sig : STD_LOGIC_VECTOR ( 3 downto 0 ); 
begin
  registerOutValue(31) <= NlwRenamedSig_OI_registerOutValue(24);
  registerOutValue(30) <= NlwRenamedSig_OI_registerOutValue(24);
  registerOutValue(29) <= NlwRenamedSig_OI_registerOutValue(24);
  registerOutValue(28) <= NlwRenamedSig_OI_registerOutValue(24);
  registerOutValue(27) <= NlwRenamedSig_OI_registerOutValue(24);
  registerOutValue(26) <= NlwRenamedSig_OI_registerOutValue(24);
  registerOutValue(25) <= NlwRenamedSig_OI_registerOutValue(24);
  registerOutValue(24) <= NlwRenamedSig_OI_registerOutValue(24);
  registerOutValue(23) <= NlwRenamedSig_OI_registerOutValue(23);
  registerOutValue(22) <= NlwRenamedSig_OI_registerOutValue(22);
  registerOutValue(21) <= NlwRenamedSig_OI_registerOutValue(21);
  registerOutValue(20) <= NlwRenamedSig_OI_registerOutValue(20);
  registerOutValue(19) <= NlwRenamedSig_OI_registerOutValue(19);
  registerOutValue(18) <= NlwRenamedSig_OI_registerOutValue(18);
  registerOutValue(17) <= NlwRenamedSig_OI_registerOutValue(17);
  registerOutValue(16) <= NlwRenamedSig_OI_registerOutValue(16);
  registerOutValue(15) <= NlwRenamedSig_OI_registerOutValue(15);
  registerOutValue(14) <= NlwRenamedSig_OI_registerOutValue(14);
  registerOutValue(13) <= NlwRenamedSig_OI_registerOutValue(13);
  registerOutValue(12) <= NlwRenamedSig_OI_registerOutValue(12);
  registerOutValue(11) <= NlwRenamedSig_OI_registerOutValue(11);
  registerOutValue(10) <= NlwRenamedSig_OI_registerOutValue(10);
  registerOutValue(9) <= NlwRenamedSig_OI_registerOutValue(9);
  registerOutValue(8) <= NlwRenamedSig_OI_registerOutValue(8);
  registerOutValue(7) <= NlwRenamedSig_OI_registerOutValue(7);
  registerOutValue(6) <= NlwRenamedSig_OI_registerOutValue(6);
  registerOutValue(5) <= NlwRenamedSig_OI_registerOutValue(5);
  registerOutValue(4) <= NlwRenamedSig_OI_registerOutValue(4);
  registerOutValue(3) <= NlwRenamedSig_OI_registerOutValue(3);
  registerOutValue(2) <= NlwRenamedSig_OI_registerOutValue(2);
  registerOutValue(1) <= NlwRenamedSig_OI_registerOutValue(1);
  registerOutValue(0) <= NlwRenamedSig_OI_registerOutValue(0);
  XST_GND : X_ZERO
    port map (
      O => NlwRenamedSig_OI_registerOutValue(24)
    );
  XST_VCC : X_ONE
    port map (
      O => N1
    );
  registerOutValue_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(0),
      O => NlwRenamedSig_OI_registerOutValue(0),
      SET => GND,
      RST => GND
    );
  registerOutValue_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(1),
      O => NlwRenamedSig_OI_registerOutValue(1),
      SET => GND,
      RST => GND
    );
  registerOutValue_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(2),
      O => NlwRenamedSig_OI_registerOutValue(2),
      SET => GND,
      RST => GND
    );
  registerOutValue_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(3),
      O => NlwRenamedSig_OI_registerOutValue(3),
      SET => GND,
      RST => GND
    );
  registerOutValue_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(4),
      O => NlwRenamedSig_OI_registerOutValue(4),
      SET => GND,
      RST => GND
    );
  registerOutValue_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(5),
      O => NlwRenamedSig_OI_registerOutValue(5),
      SET => GND,
      RST => GND
    );
  registerOutValue_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(6),
      O => NlwRenamedSig_OI_registerOutValue(6),
      SET => GND,
      RST => GND
    );
  registerOutValue_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(7),
      O => NlwRenamedSig_OI_registerOutValue(7),
      SET => GND,
      RST => GND
    );
  registerOutValue_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(8),
      O => NlwRenamedSig_OI_registerOutValue(8),
      SET => GND,
      RST => GND
    );
  registerOutValue_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(9),
      O => NlwRenamedSig_OI_registerOutValue(9),
      SET => GND,
      RST => GND
    );
  registerOutValue_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(10),
      O => NlwRenamedSig_OI_registerOutValue(10),
      SET => GND,
      RST => GND
    );
  registerOutValue_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(11),
      O => NlwRenamedSig_OI_registerOutValue(11),
      SET => GND,
      RST => GND
    );
  registerOutValue_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(12),
      O => NlwRenamedSig_OI_registerOutValue(12),
      SET => GND,
      RST => GND
    );
  registerOutValue_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(13),
      O => NlwRenamedSig_OI_registerOutValue(13),
      SET => GND,
      RST => GND
    );
  registerOutValue_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(14),
      O => NlwRenamedSig_OI_registerOutValue(14),
      SET => GND,
      RST => GND
    );
  registerOutValue_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(15),
      O => NlwRenamedSig_OI_registerOutValue(15),
      SET => GND,
      RST => GND
    );
  registerOutValue_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(16),
      O => NlwRenamedSig_OI_registerOutValue(16),
      SET => GND,
      RST => GND
    );
  registerOutValue_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(17),
      O => NlwRenamedSig_OI_registerOutValue(17),
      SET => GND,
      RST => GND
    );
  registerOutValue_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(18),
      O => NlwRenamedSig_OI_registerOutValue(18),
      SET => GND,
      RST => GND
    );
  registerOutValue_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(19),
      O => NlwRenamedSig_OI_registerOutValue(19),
      SET => GND,
      RST => GND
    );
  registerOutValue_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(20),
      O => NlwRenamedSig_OI_registerOutValue(20),
      SET => GND,
      RST => GND
    );
  registerOutValue_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(21),
      O => NlwRenamedSig_OI_registerOutValue(21),
      SET => GND,
      RST => GND
    );
  registerOutValue_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(22),
      O => NlwRenamedSig_OI_registerOutValue(22),
      SET => GND,
      RST => GND
    );
  registerOutValue_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => mode_inv,
      I => registerOutValue_mux0000(23),
      O => NlwRenamedSig_OI_registerOutValue(23),
      SET => GND,
      RST => GND
    );
  reg0_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(0),
      O => reg0(0),
      SET => GND,
      RST => GND
    );
  reg0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(1),
      O => reg0(1),
      SET => GND,
      RST => GND
    );
  reg0_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(2),
      O => reg0(2),
      SET => GND,
      RST => GND
    );
  reg0_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(3),
      O => reg0(3),
      SET => GND,
      RST => GND
    );
  reg0_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(4),
      O => reg0(4),
      SET => GND,
      RST => GND
    );
  reg0_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(5),
      O => reg0(5),
      SET => GND,
      RST => GND
    );
  reg0_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(6),
      O => reg0(6),
      SET => GND,
      RST => GND
    );
  reg0_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(7),
      O => reg0(7),
      SET => GND,
      RST => GND
    );
  reg0_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(8),
      O => reg0(8),
      SET => GND,
      RST => GND
    );
  reg0_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(9),
      O => reg0(9),
      SET => GND,
      RST => GND
    );
  reg0_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(10),
      O => reg0(10),
      SET => GND,
      RST => GND
    );
  reg0_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(11),
      O => reg0(11),
      SET => GND,
      RST => GND
    );
  reg0_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(12),
      O => reg0(12),
      SET => GND,
      RST => GND
    );
  reg0_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(13),
      O => reg0(13),
      SET => GND,
      RST => GND
    );
  reg0_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(14),
      O => reg0(14),
      SET => GND,
      RST => GND
    );
  reg0_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(15),
      O => reg0(15),
      SET => GND,
      RST => GND
    );
  reg0_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(16),
      O => reg0(16),
      SET => GND,
      RST => GND
    );
  reg0_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(17),
      O => reg0(17),
      SET => GND,
      RST => GND
    );
  reg0_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(18),
      O => reg0(18),
      SET => GND,
      RST => GND
    );
  reg0_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(19),
      O => reg0(19),
      SET => GND,
      RST => GND
    );
  reg0_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(20),
      O => reg0(20),
      SET => GND,
      RST => GND
    );
  reg0_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(21),
      O => reg0(21),
      SET => GND,
      RST => GND
    );
  reg0_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(22),
      O => reg0(22),
      SET => GND,
      RST => GND
    );
  reg0_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg0_not0001,
      I => registerInValue(23),
      O => reg0(23),
      SET => GND,
      RST => GND
    );
  reg1_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(0),
      O => reg1(0),
      SET => GND,
      RST => GND
    );
  reg1_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(1),
      O => reg1(1),
      SET => GND,
      RST => GND
    );
  reg1_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(2),
      O => reg1(2),
      SET => GND,
      RST => GND
    );
  reg1_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(3),
      O => reg1(3),
      SET => GND,
      RST => GND
    );
  reg1_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(4),
      O => reg1(4),
      SET => GND,
      RST => GND
    );
  reg1_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(5),
      O => reg1(5),
      SET => GND,
      RST => GND
    );
  reg1_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(6),
      O => reg1(6),
      SET => GND,
      RST => GND
    );
  reg1_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(7),
      O => reg1(7),
      SET => GND,
      RST => GND
    );
  reg1_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(8),
      O => reg1(8),
      SET => GND,
      RST => GND
    );
  reg1_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(9),
      O => reg1(9),
      SET => GND,
      RST => GND
    );
  reg1_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(10),
      O => reg1(10),
      SET => GND,
      RST => GND
    );
  reg1_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(11),
      O => reg1(11),
      SET => GND,
      RST => GND
    );
  reg1_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(12),
      O => reg1(12),
      SET => GND,
      RST => GND
    );
  reg1_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(13),
      O => reg1(13),
      SET => GND,
      RST => GND
    );
  reg1_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(14),
      O => reg1(14),
      SET => GND,
      RST => GND
    );
  reg1_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(15),
      O => reg1(15),
      SET => GND,
      RST => GND
    );
  reg1_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(16),
      O => reg1(16),
      SET => GND,
      RST => GND
    );
  reg1_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(17),
      O => reg1(17),
      SET => GND,
      RST => GND
    );
  reg1_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(18),
      O => reg1(18),
      SET => GND,
      RST => GND
    );
  reg1_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(19),
      O => reg1(19),
      SET => GND,
      RST => GND
    );
  reg1_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(20),
      O => reg1(20),
      SET => GND,
      RST => GND
    );
  reg1_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(21),
      O => reg1(21),
      SET => GND,
      RST => GND
    );
  reg1_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(22),
      O => reg1(22),
      SET => GND,
      RST => GND
    );
  reg1_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg1_not0001,
      I => registerInValue(23),
      O => reg1(23),
      SET => GND,
      RST => GND
    );
  reg2_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(0),
      O => reg2(0),
      SET => GND,
      RST => GND
    );
  reg2_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(1),
      O => reg2(1),
      SET => GND,
      RST => GND
    );
  reg2_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(2),
      O => reg2(2),
      SET => GND,
      RST => GND
    );
  reg2_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(3),
      O => reg2(3),
      SET => GND,
      RST => GND
    );
  reg2_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(4),
      O => reg2(4),
      SET => GND,
      RST => GND
    );
  reg2_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(5),
      O => reg2(5),
      SET => GND,
      RST => GND
    );
  reg2_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(6),
      O => reg2(6),
      SET => GND,
      RST => GND
    );
  reg2_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(7),
      O => reg2(7),
      SET => GND,
      RST => GND
    );
  reg2_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(8),
      O => reg2(8),
      SET => GND,
      RST => GND
    );
  reg2_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(9),
      O => reg2(9),
      SET => GND,
      RST => GND
    );
  reg2_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(10),
      O => reg2(10),
      SET => GND,
      RST => GND
    );
  reg2_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(11),
      O => reg2(11),
      SET => GND,
      RST => GND
    );
  reg2_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(12),
      O => reg2(12),
      SET => GND,
      RST => GND
    );
  reg2_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(13),
      O => reg2(13),
      SET => GND,
      RST => GND
    );
  reg2_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(14),
      O => reg2(14),
      SET => GND,
      RST => GND
    );
  reg2_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(15),
      O => reg2(15),
      SET => GND,
      RST => GND
    );
  reg2_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(16),
      O => reg2(16),
      SET => GND,
      RST => GND
    );
  reg2_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(17),
      O => reg2(17),
      SET => GND,
      RST => GND
    );
  reg2_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(18),
      O => reg2(18),
      SET => GND,
      RST => GND
    );
  reg2_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(19),
      O => reg2(19),
      SET => GND,
      RST => GND
    );
  reg2_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(20),
      O => reg2(20),
      SET => GND,
      RST => GND
    );
  reg2_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(21),
      O => reg2(21),
      SET => GND,
      RST => GND
    );
  reg2_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(22),
      O => reg2(22),
      SET => GND,
      RST => GND
    );
  reg2_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg2_not0001,
      I => registerInValue(23),
      O => reg2(23),
      SET => GND,
      RST => GND
    );
  reg3_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg3_not0001,
      I => registerInValue(0),
      O => reg3(0),
      SET => GND,
      RST => GND
    );
  reg3_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => reg3_not0001,
      I => registerInValue(1),
      O => reg3(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(0),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(1),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(1),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(2),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(2),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(3),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(3),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(4),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(4),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_5 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(5),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(5),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_6 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(6),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(6),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_7 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(7),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(7),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_8 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(8),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(8),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_9 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(9),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(9),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_10 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(10),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(10),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_11 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(11),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(11),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_12 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(12),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(12),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_13 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(13),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(13),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_14 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(14),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(14),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_15 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(15),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(15),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_16 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(16),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(16),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_17 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(17),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(17),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_18 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(18),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(18),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_19 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(19),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(19),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_20 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(20),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(20),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_21 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(21),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(21),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_22 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(22),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(22),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_23 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1,
      I => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(23),
      SRST => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(23),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(0),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(1),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(2),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(3),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(4),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(5),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(6),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(7),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(8),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(9),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000,
      I => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(10),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(0),
      O => sobel_wrapper_inst_sobel_inst_countY(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(1),
      O => sobel_wrapper_inst_sobel_inst_countY(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(2),
      O => sobel_wrapper_inst_sobel_inst_countY(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(3),
      O => sobel_wrapper_inst_sobel_inst_countY(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(4),
      O => sobel_wrapper_inst_sobel_inst_countY(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(5),
      O => sobel_wrapper_inst_sobel_inst_countY(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(6),
      O => sobel_wrapper_inst_sobel_inst_countY(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(7),
      O => sobel_wrapper_inst_sobel_inst_countY(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(8),
      O => sobel_wrapper_inst_sobel_inst_countY(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(9),
      O => sobel_wrapper_inst_sobel_inst_countY(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(10),
      O => sobel_wrapper_inst_sobel_inst_countY(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(11),
      O => sobel_wrapper_inst_sobel_inst_countY(11),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(12),
      O => sobel_wrapper_inst_sobel_inst_countY(12),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(13),
      O => sobel_wrapper_inst_sobel_inst_countY(13),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(14),
      O => sobel_wrapper_inst_sobel_inst_countY(14),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(15),
      O => sobel_wrapper_inst_sobel_inst_countY(15),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(16),
      O => sobel_wrapper_inst_sobel_inst_countY(16),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(17),
      O => sobel_wrapper_inst_sobel_inst_countY(17),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(18),
      O => sobel_wrapper_inst_sobel_inst_countY(18),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(19),
      O => sobel_wrapper_inst_sobel_inst_countY(19),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(20),
      O => sobel_wrapper_inst_sobel_inst_countY(20),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(21),
      O => sobel_wrapper_inst_sobel_inst_countY(21),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(22),
      O => sobel_wrapper_inst_sobel_inst_countY(22),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_countY_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_countY_and0000,
      I => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(23),
      O => sobel_wrapper_inst_sobel_inst_countY(23),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_24_reg_1104_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_24_reg_1104_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_24_reg_1104_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_24_reg_1104_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_24_reg_1104_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_24_reg_1104_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_24_reg_1104_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_24_reg_1104_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_40_reg_1069_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      I => sobel_wrapper_inst_sobel_inst_tmp_40_fu_812_p2(0),
      O => sobel_wrapper_inst_sobel_inst_tmp_40_reg_1069(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_40_reg_1069_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      I => sobel_wrapper_inst_sobel_inst_tmp_40_fu_812_p2(1),
      O => sobel_wrapper_inst_sobel_inst_tmp_40_reg_1069(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_51_reg_1094_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(16),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_51_reg_1094_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(17),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_51_reg_1094_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(18),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_51_reg_1094_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(19),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_51_reg_1094_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(20),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_51_reg_1094_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(21),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_51_reg_1094_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(22),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_51_reg_1094_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(23),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_52_reg_1099_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_52_reg_1099_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_52_reg_1099_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(10),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_52_reg_1099_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(11),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_52_reg_1099_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(12),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_52_reg_1099_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(13),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_52_reg_1099_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(14),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_52_reg_1099_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_pixelLine_q0(15),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_11_reg_270_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd6_1102,
      I => sobel_wrapper_inst_sobel_inst_tmp_40_reg_1069(0),
      SRST => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_In2,
      O => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_11_reg_270_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd6_1102,
      I => sobel_wrapper_inst_sobel_inst_tmp_40_reg_1069(1),
      SRST => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_In2,
      O => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_filterXConstants_load_reg_1114_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_filterXConstants_load_reg_1114_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_q0(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_filterXConstants_load_reg_1114_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_q0(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_filterYConstants_load_reg_1109_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_filterYConstants_load_reg_1109_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      I => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10_1356,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1364,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1363,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1362,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1361,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1360,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1359,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1358,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1357,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1355,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1354,
      O => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10_1439,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1447,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1446,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1445,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1444,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1443,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1442,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1441,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1440,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1438,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1437,
      O => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1676,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1675,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1674,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1673,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1672,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1671,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1670,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1669,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1668,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1667,
      O => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10_1519,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1527,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1526,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1525,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1524,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1523,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1522,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1521,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1520,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1518,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1517,
      O => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1606,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1605,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1604,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1603,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1602,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1601,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1600,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1599,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1598,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1597,
      O => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1744,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1743,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1742,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1741,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1740,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1739,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1738,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1737,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1736,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1735,
      O => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In,
      I => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex0000,
      O => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In,
      I => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_Mrom_varindex00001,
      O => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In,
      I => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_Mrom_varindex00002,
      O => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_q0(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_q0_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In,
      I => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex00001,
      O => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_q0(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_q0_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In,
      I => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex00002,
      O => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_q0(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(0),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(1),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(2),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(3),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(4),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(5),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(6),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(7),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(8),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(9),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(10),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(11),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(11),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(12),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(12),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(13),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(13),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(14),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(14),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(15),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(15),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(16),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(16),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(17),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(17),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(18),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(18),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(19),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(19),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(20),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(20),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(21),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(21),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(22),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(22),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXG_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result(23),
      O => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_0_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_1_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_2_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_3_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_4_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_5_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_6_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_7_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_8_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_9_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_10_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_11_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(11),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_12_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(12),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_13_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(13),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_14_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(14),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_15_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(15),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_16_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(16),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_17_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(17),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_18_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(18),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_19_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(19),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_20_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(20),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_21_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(21),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_22_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(22),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_23_1,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_0_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_1_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_2_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_3_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_4_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_5_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_6_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_7_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_8_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_9_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_10_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_11_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(11),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_12_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(12),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_13_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(13),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_14_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(14),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_15_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(15),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_16_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(16),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_17_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(17),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_18_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(18),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_19_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(19),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_20_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(20),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_21_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(21),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_22_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(22),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXR_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_23_2,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_0_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_1_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_2_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_3_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_4_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_5_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_6_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_7_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_8_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_9_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_10_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_11_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(11),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_12_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(12),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_13_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(13),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_14_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(14),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_15_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(15),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_16_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(16),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_17_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(17),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_18_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(18),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_19_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(19),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_20_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(20),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_21_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(21),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_22_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(22),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYB_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_23_3,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_0_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_1_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_2_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_3_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_4_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_5_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_6_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_7_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_8_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_9_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_10_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_11_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(11),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_12_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(12),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_13_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(13),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_14_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(14),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_15_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(15),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_16_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(16),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_17_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(17),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_18_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(18),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_19_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(19),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_20_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(20),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_21_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(21),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_22_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(22),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYG_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_23_4,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_0_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_1_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_2_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_3_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_4_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_5_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_6_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_7_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_8_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_9_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_10_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_11_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(11),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_12_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(12),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_13_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(13),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_14_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(14),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_15_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(15),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_16_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(16),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_17_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(17),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_18_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(18),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_19_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(19),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_20_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(20),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_21_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(21),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_22_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(22),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelOutYR_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001,
      I => sobel_wrapper_inst_sobel_inst_Result_23_5,
      O => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_Q,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10_1356,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1364,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1363,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1362,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1361,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1360,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1359,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1358,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1357,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1355,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1354,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_Q,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10_1439,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1447,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1446,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1445,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1444,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1443,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1442,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1441,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1440,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1438,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1437,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_Q,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_10_1519,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1527,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1526,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1525,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1524,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1523,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1522,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1521,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1520,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1518,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1517,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1606,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1605,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1604,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1603,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1602,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1601,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1600,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1599,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1598,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1597,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1676,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1675,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1674,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1673,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1672,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1671,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1670,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1669,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1668,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1667,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_9_1744,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_8_1743,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_7_1742,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_6_1741,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_5_1740,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_4_1739,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_3_1738,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_2_1737,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_1_1736,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_0_1735,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_0_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => N1,
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(0)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_0_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_lut(0),
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(0)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_1_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(0),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_1_rt_907,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_1_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(0),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_1_rt_907,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(1)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(1),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_2_rt_915,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_2_rt_915,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(2)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(2),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_3_rt_917,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_3_rt_917,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(3)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(3),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_4_rt_919,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_4_rt_919,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(4)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(4),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_5_rt_921,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_5_rt_921,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(5)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(5),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_6_rt_923,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_6_rt_923,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(6)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(6),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_7_rt_925,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_7_rt_925,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(7)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(7),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_8_rt_927,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_8_rt_927,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(8)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(8),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_9_rt_929,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_9_rt_929,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(9)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_10_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(9),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_10_rt_887,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(10)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_10_rt_887,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(10)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_11_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(10),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_11_rt_889,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(11)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_11_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(10),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_11_rt_889,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(11)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_12_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(11),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_12_rt_891,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(12)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_12_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(11),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_12_rt_891,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(12)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_13_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(12),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_13_rt_893,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(13)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_13_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(12),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_13_rt_893,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(13)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_14_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(13),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_14_rt_895,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(14)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_14_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(13),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_14_rt_895,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(14)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_15_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(14),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_15_rt_897,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(15)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_15_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(14),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_15_rt_897,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(15)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_16_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(15),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_16_rt_899,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(16)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_16_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(15),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_16_rt_899,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(16)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_17_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(16),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_17_rt_901,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(17)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_17_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(16),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_17_rt_901,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(17)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_18_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(17),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_18_rt_903,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(18)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_18_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(17),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_18_rt_903,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(18)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_19_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(18),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_19_rt_905,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(19)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_19_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(18),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_19_rt_905,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(19)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_20_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(19),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_20_rt_909,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(20)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_20_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(19),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_20_rt_909,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(20)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_21_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(20),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_21_rt_911,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(21)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_21_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(20),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_21_rt_911,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(21)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_22_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(21),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_22_rt_913,
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(22)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_22_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(21),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_22_rt_913,
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(22)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_xor_23_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy(22),
      I1 => sobel_wrapper_inst_sobel_inst_countY(23),
      O => sobel_wrapper_inst_sobel_inst_tmp_41_fu_900_p2(23)
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi : X_LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(2),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi_941
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut_0_Q : X_LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(3),
      ADR4 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(4),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(0)
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_0_Q : X_MUX2
    port map (
      IB => N1,
      IA => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi_941,
      SEL => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_0_Q_932
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi1 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(7),
      ADR3 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(6),
      ADR4 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(5),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi1_942
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut_1_Q : X_LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(7),
      ADR3 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(8),
      ADR4 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(9),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_1_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_0_Q_932,
      IA => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi1_942,
      SEL => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_1_Q_933
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi2 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(12),
      ADR3 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(11),
      ADR4 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(10),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi2_943
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut_2_Q : X_LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(11),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(12),
      ADR3 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(13),
      ADR4 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(14),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_1_Q_933,
      IA => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi2_943,
      SEL => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_2_Q_934
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi3 : X_LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(18),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(17),
      ADR3 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(16),
      ADR4 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(15),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi3_944
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut_3_Q : X_LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(16),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(17),
      ADR3 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(18),
      ADR4 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(19),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi4 : X_LUT4
    generic map(
      INIT => X"5554"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(23),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(22),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(21),
      ADR3 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(20),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi4_945
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(21),
      ADR2 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(22),
      ADR3 => sobel_wrapper_inst_sobel_inst_storemerge_reg_258(23),
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_0_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_0_mand1_443,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_0_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Result(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_1_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(0),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_1_mand1_509,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_1_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(0),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Result(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_2_mand1_533,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Result(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_3_mand1_539,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Result(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_4_mand1_545,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Result(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_5_mand1_551,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Result(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_6_mand1_557,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Result(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_7_mand1_563,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Result(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_8_mand1_569,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Result(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_9_mand1_575,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Result(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_10_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(9),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_10_mand1_449,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Result(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_11_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(10),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_11_mand1_460,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_11_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(10),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Result(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_12_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(11),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_12_mand1_466,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_12_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(11),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Result(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_13_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(12),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_13_mand1_472,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_13_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(12),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Result(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_14_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(13),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_14_mand1_478,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_14_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(13),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Result(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_15_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(14),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_15_mand1_484,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_15_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(14),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Result(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_16_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(15),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_16_mand1_490,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_16_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(15),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Result(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_17_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(16),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_17_mand1_496,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_17_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(16),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Result(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_18_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(17),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_18_mand1_502,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_18_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(17),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Result(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_19_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(18),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_19_mand1_508,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_19_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(18),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Result(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_20_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(19),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_20_mand1_515,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_20_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(19),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Result(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_21_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(20),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_21_mand1_521,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_21_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(20),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Result(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy_22_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(21),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_22_mand1_527,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_22_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(21),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Result(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_xor_23_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_cy(22),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(23),
      O => sobel_wrapper_inst_sobel_inst_Result(23)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_0_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_01_mand1_438,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_0_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Result_0_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_1_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(0),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_110_mand1_450,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_1_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(0),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Result_1_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_24_mand1_528,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Result_2_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_31_mand1_534,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Result_3_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_41_mand1_540,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Result_4_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_51_mand1_546,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Result_5_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_61_mand1_552,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Result_6_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_71_mand1_558,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Result_7_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_81_mand1_564,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Result_8_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_91_mand1_570,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Result_9_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_10_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(9),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_101_mand1_444,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Result_10_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_11_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(10),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_111_mand1_451,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_11_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(10),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Result_11_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_12_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(11),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_121_mand1_461,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_12_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(11),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Result_12_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_13_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(12),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_131_mand1_467,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_13_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(12),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Result_13_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_14_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(13),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_141_mand1_473,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_14_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(13),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Result_14_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_15_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(14),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_151_mand1_479,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_15_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(14),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Result_15_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_16_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(15),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_161_mand1_485,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_16_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(15),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Result_16_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_17_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(16),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_171_mand1_491,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_17_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(16),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Result_17_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_18_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(17),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_181_mand1_497,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_18_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(17),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Result_18_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_19_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(18),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_191_mand1_503,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_19_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(18),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Result_19_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_20_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(19),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_201_mand1_510,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_20_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(19),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Result_20_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_21_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(20),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_211_mand1_516,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_21_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(20),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Result_21_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy_22_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(21),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_221_mand1_522,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_22_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(21),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Result_22_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_xor_23_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_cy(22),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(23),
      O => sobel_wrapper_inst_sobel_inst_Result_23_1
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_0_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_02_mand1_439,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_0_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Result_0_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_1_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(0),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_112_mand1_452,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_1_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(0),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Result_1_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_25_mand1_529,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Result_2_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_32_mand1_535,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Result_3_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_42_mand1_541,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Result_4_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_52_mand1_547,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Result_5_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_62_mand1_553,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Result_6_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_72_mand1_559,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Result_7_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_82_mand1_565,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Result_8_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_92_mand1_571,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Result_9_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_10_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(9),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_102_mand1_445,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Result_10_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_11_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(10),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_113_mand1_453,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_11_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(10),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Result_11_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_12_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(11),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_122_mand1_462,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_12_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(11),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Result_12_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_13_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(12),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_132_mand1_468,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_13_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(12),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Result_13_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_14_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(13),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_142_mand1_474,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_14_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(13),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Result_14_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_15_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(14),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_152_mand1_480,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_15_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(14),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Result_15_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_16_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(15),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_162_mand1_486,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_16_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(15),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Result_16_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_17_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(16),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_172_mand1_492,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_17_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(16),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Result_17_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_18_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(17),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_182_mand1_498,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_18_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(17),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Result_18_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_19_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(18),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_192_mand1_504,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_19_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(18),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Result_19_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_20_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(19),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_202_mand1_511,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_20_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(19),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Result_20_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_21_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(20),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_212_mand1_517,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_21_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(20),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Result_21_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy_22_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(21),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_222_mand1_523,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_22_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(21),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Result_22_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_xor_23_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_cy(22),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(23),
      O => sobel_wrapper_inst_sobel_inst_Result_23_2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_0_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_05_mand1_442,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_0_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Result_0_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_1_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(0),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_118_mand1_458,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_1_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(0),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Result_1_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_28_mand1_532,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Result_2_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_35_mand1_538,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Result_3_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_45_mand1_544,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Result_4_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_55_mand1_550,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Result_5_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_65_mand1_556,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Result_6_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_75_mand1_562,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Result_7_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_85_mand1_568,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Result_8_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_95_mand1_574,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Result_9_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_10_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(9),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_105_mand1_448,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Result_10_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_11_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(10),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_119_mand1_459,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_11_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(10),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Result_11_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_12_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(11),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_125_mand1_465,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_12_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(11),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Result_12_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_13_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(12),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_135_mand1_471,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_13_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(12),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Result_13_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_14_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(13),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_145_mand1_477,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_14_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(13),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Result_14_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_15_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(14),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_155_mand1_483,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_15_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(14),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Result_15_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_16_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(15),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_165_mand1_489,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_16_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(15),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Result_16_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_17_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(16),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_175_mand1_495,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_17_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(16),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Result_17_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_18_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(17),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_185_mand1_501,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_18_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(17),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Result_18_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_19_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(18),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_195_mand1_507,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_19_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(18),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Result_19_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_20_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(19),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_205_mand1_514,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_20_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(19),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Result_20_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_21_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(20),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_215_mand1_520,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_21_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(20),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Result_21_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy_22_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(21),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_225_mand1_526,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_22_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(21),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Result_22_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_xor_23_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_cy(22),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(23),
      O => sobel_wrapper_inst_sobel_inst_Result_23_5
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_0_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_03_mand1_440,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_0_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Result_0_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_1_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(0),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_114_mand1_454,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_1_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(0),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Result_1_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_26_mand1_530,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Result_2_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_33_mand1_536,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Result_3_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_43_mand1_542,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Result_4_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_53_mand1_548,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Result_5_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_63_mand1_554,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Result_6_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_73_mand1_560,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Result_7_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_83_mand1_566,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Result_8_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_93_mand1_572,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Result_9_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_10_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(9),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_103_mand1_446,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Result_10_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_11_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(10),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_115_mand1_455,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_11_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(10),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Result_11_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_12_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(11),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_123_mand1_463,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_12_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(11),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Result_12_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_13_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(12),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_133_mand1_469,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_13_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(12),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Result_13_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_14_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(13),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_143_mand1_475,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_14_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(13),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Result_14_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_15_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(14),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_153_mand1_481,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_15_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(14),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Result_15_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_16_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(15),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_163_mand1_487,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_16_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(15),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Result_16_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_17_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(16),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_173_mand1_493,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_17_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(16),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Result_17_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_18_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(17),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_183_mand1_499,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_18_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(17),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Result_18_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_19_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(18),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_193_mand1_505,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_19_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(18),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Result_19_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_20_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(19),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_203_mand1_512,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_20_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(19),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Result_20_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_21_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(20),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_213_mand1_518,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_21_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(20),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Result_21_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy_22_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(21),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_223_mand1_524,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_22_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(21),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Result_22_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_xor_23_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_cy(22),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(23),
      O => sobel_wrapper_inst_sobel_inst_Result_23_3
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_0_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_04_mand1_441,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_0_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(0),
      O => sobel_wrapper_inst_sobel_inst_Result_0_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_1_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(0),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_116_mand1_456,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_1_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(0),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(1),
      O => sobel_wrapper_inst_sobel_inst_Result_1_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_27_mand1_531,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(2),
      O => sobel_wrapper_inst_sobel_inst_Result_2_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_34_mand1_537,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(3),
      O => sobel_wrapper_inst_sobel_inst_Result_3_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_44_mand1_543,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(4),
      O => sobel_wrapper_inst_sobel_inst_Result_4_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_54_mand1_549,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(5),
      O => sobel_wrapper_inst_sobel_inst_Result_5_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_64_mand1_555,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(6),
      O => sobel_wrapper_inst_sobel_inst_Result_6_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_74_mand1_561,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(7),
      O => sobel_wrapper_inst_sobel_inst_Result_7_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_84_mand1_567,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(8),
      O => sobel_wrapper_inst_sobel_inst_Result_8_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_94_mand1_573,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(9),
      O => sobel_wrapper_inst_sobel_inst_Result_9_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_10_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(9),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_104_mand1_447,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(10),
      O => sobel_wrapper_inst_sobel_inst_Result_10_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_11_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(10),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_117_mand1_457,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_11_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(10),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(11),
      O => sobel_wrapper_inst_sobel_inst_Result_11_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_12_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(11),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_124_mand1_464,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_12_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(11),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(12),
      O => sobel_wrapper_inst_sobel_inst_Result_12_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_13_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(12),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_134_mand1_470,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_13_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(12),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(13),
      O => sobel_wrapper_inst_sobel_inst_Result_13_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_14_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(13),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_144_mand1_476,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_14_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(13),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(14),
      O => sobel_wrapper_inst_sobel_inst_Result_14_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_15_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(14),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_154_mand1_482,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_15_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(14),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(15),
      O => sobel_wrapper_inst_sobel_inst_Result_15_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_16_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(15),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_164_mand1_488,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_16_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(15),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(16),
      O => sobel_wrapper_inst_sobel_inst_Result_16_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_17_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(16),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_174_mand1_494,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_17_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(16),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(17),
      O => sobel_wrapper_inst_sobel_inst_Result_17_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_18_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(17),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_184_mand1_500,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_18_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(17),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(18),
      O => sobel_wrapper_inst_sobel_inst_Result_18_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_19_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(18),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_194_mand1_506,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_19_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(18),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(19),
      O => sobel_wrapper_inst_sobel_inst_Result_19_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_20_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(19),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_204_mand1_513,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_20_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(19),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(20),
      O => sobel_wrapper_inst_sobel_inst_Result_20_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_21_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(20),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_214_mand1_519,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_21_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(20),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(21),
      O => sobel_wrapper_inst_sobel_inst_Result_21_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy_22_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(21),
      IA => sobel_wrapper_inst_sobel_inst_Eqn_224_mand1_525,
      SEL => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_22_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(21),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(22),
      O => sobel_wrapper_inst_sobel_inst_Result_22_4
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_xor_23_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_cy(22),
      I1 => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(23),
      O => sobel_wrapper_inst_sobel_inst_Result_23_4
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_2_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => N1,
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1420,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => N1,
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_3_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1421,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_4_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1422,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_5_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1423,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_6_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1424,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1418,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1418,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_2_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => N1,
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1503,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => N1,
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_3_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1504,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_4_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1505,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_5_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1506,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_6_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1507,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1501,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1501,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_2_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => N1,
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1583,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => N1,
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_3_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1584,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_4_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1585,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_5_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1586,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_6_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1587,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1581,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1581,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_2_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => N1,
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1659,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => N1,
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_3_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1660,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_4_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1661,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_5_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1662,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_6_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1663,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_2_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => N1,
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1729,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => N1,
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_3_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1730,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_4_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1731,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_5_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1732,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_6_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1733,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_2_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_2_Q : X_MUX2
    port map (
      IB => N1,
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1797,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_2_Q : X_XOR2
    port map (
      I0 => N1,
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_3_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1798,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_4_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1799,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_5_Q : X_LUT4
    generic map(
      INIT => X"953F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1800,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut_6_Q : X_LUT4
    generic map(
      INIT => X"935F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1801,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(8),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd1_cy(9),
      I1 => N1,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_0_Q : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_0_Q_879
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_0_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_0_Q_879,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(0)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_0_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_0_Q_879,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(0)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_1_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(0),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2R,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_1_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(0),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2R,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(1)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C,
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_2_Q_881,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_2_Q_881,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(2)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(2),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_3_rt_869,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_3_rt_869,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(3)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(3),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_4_rt_871,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_4_rt_871,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(4)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(4),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_5_rt_873,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_5_rt_873,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(5)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(5),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_6_rt_875,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_6_rt_875,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(6)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"963C"
    )
    port map (
      ADR0 => NlwRenamedSig_OI_registerOutValue(24),
      ADR1 => sobel_wrapper_inst_sobel_inst_countY(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(7),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(6),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_7_Q_882
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(6),
      IA => NlwRenamedSig_OI_registerOutValue(24),
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_7_Q_882,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_7_Q_882,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(7)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"963C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY(1),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY(0),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_8_Q_883
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C6_mand1_862,
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_8_Q_883,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_8_Q_883,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(8)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C7_mand1_863,
      SEL => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_9_Q_884,
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_9_Q_884,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(9)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_10_Q_880,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(10)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_1_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1419,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_1_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_1_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1502,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_1_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_1_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1582,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_1_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_1_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1658,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_1_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_1_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1728,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_1_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_1_Q : X_MUX2
    port map (
      IB => NlwRenamedSig_OI_registerOutValue(24),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1796,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_1_Q : X_XOR2
    port map (
      I0 => NlwRenamedSig_OI_registerOutValue(24),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_12
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_2_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_2_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(1),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_22
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_3_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_3_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(2),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_32
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_4_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_4_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(3),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_42
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_5_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_5_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(4),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_52
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_6_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_6_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(5),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_62
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_7_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_7_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(6),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_72
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_8_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_8_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(7),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_82
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy_9_Q : X_MUX2
    port map (
      IB => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      IA => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      SEL => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_9_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(8),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_92
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_xor_10_Q : X_XOR2
    port map (
      I0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_cy(9),
      I1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_102
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In,
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      CE => VCC,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd6_1102,
      CE => VCC,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(23),
      O => sobel_wrapper_inst_filteredPixelY(23),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(22),
      O => sobel_wrapper_inst_filteredPixelY(22),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(21),
      O => sobel_wrapper_inst_filteredPixelY(21),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(20),
      O => sobel_wrapper_inst_filteredPixelY(20),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(19),
      O => sobel_wrapper_inst_filteredPixelY(19),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(18),
      O => sobel_wrapper_inst_filteredPixelY(18),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(17),
      O => sobel_wrapper_inst_filteredPixelY(17),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(16),
      O => sobel_wrapper_inst_filteredPixelY(16),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(15),
      O => sobel_wrapper_inst_filteredPixelY(15),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(14),
      O => sobel_wrapper_inst_filteredPixelY(14),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(13),
      O => sobel_wrapper_inst_filteredPixelY(13),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(12),
      O => sobel_wrapper_inst_filteredPixelY(12),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(11),
      O => sobel_wrapper_inst_filteredPixelY(11),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(10),
      O => sobel_wrapper_inst_filteredPixelY(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(9),
      O => sobel_wrapper_inst_filteredPixelY(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(8),
      O => sobel_wrapper_inst_filteredPixelY(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(7),
      O => sobel_wrapper_inst_filteredPixelY(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(6),
      O => sobel_wrapper_inst_filteredPixelY(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(5),
      O => sobel_wrapper_inst_filteredPixelY(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(4),
      O => sobel_wrapper_inst_filteredPixelY(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(3),
      O => sobel_wrapper_inst_filteredPixelY(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(2),
      O => sobel_wrapper_inst_filteredPixelY(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(1),
      O => sobel_wrapper_inst_filteredPixelY(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelY_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelY_Sig(0),
      O => sobel_wrapper_inst_filteredPixelY(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_23 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(23),
      O => sobel_wrapper_inst_filteredPixelX(23),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_22 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(22),
      O => sobel_wrapper_inst_filteredPixelX(22),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_21 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(21),
      O => sobel_wrapper_inst_filteredPixelX(21),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_20 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(20),
      O => sobel_wrapper_inst_filteredPixelX(20),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_19 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(19),
      O => sobel_wrapper_inst_filteredPixelX(19),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_18 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(18),
      O => sobel_wrapper_inst_filteredPixelX(18),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_17 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(17),
      O => sobel_wrapper_inst_filteredPixelX(17),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_16 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(16),
      O => sobel_wrapper_inst_filteredPixelX(16),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_15 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(15),
      O => sobel_wrapper_inst_filteredPixelX(15),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_14 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(14),
      O => sobel_wrapper_inst_filteredPixelX(14),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_13 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(13),
      O => sobel_wrapper_inst_filteredPixelX(13),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_12 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(12),
      O => sobel_wrapper_inst_filteredPixelX(12),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_11 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(11),
      O => sobel_wrapper_inst_filteredPixelX(11),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_10 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(10),
      O => sobel_wrapper_inst_filteredPixelX(10),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(9),
      O => sobel_wrapper_inst_filteredPixelX(9),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(8),
      O => sobel_wrapper_inst_filteredPixelX(8),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(7),
      O => sobel_wrapper_inst_filteredPixelX(7),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(6),
      O => sobel_wrapper_inst_filteredPixelX(6),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(5),
      O => sobel_wrapper_inst_filteredPixelX(5),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(4),
      O => sobel_wrapper_inst_filteredPixelX(4),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(3),
      O => sobel_wrapper_inst_filteredPixelX(3),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(2),
      O => sobel_wrapper_inst_filteredPixelX(2),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(1),
      O => sobel_wrapper_inst_filteredPixelX(1),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_filteredPixelX_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => sobel_wrapper_inst_filteredPixelX_and0000_363,
      I => sobel_wrapper_inst_filteredPixelX_Sig(0),
      O => sobel_wrapper_inst_filteredPixelX(0),
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_mode_Sig_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg3(1),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_mode_Sig(1),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_mode_Sig_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg3(0),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_mode_Sig(0),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_23 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(23),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(23),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_22 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(22),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(22),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_21 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(21),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(21),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_20 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(20),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(20),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_19 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(19),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(19),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_18 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(18),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(18),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_17 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(17),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(17),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_16 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(16),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(16),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_15 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(15),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(15),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_14 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(14),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(14),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_13 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(13),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(13),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_12 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(12),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(12),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_11 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(11),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(11),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_10 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(10),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(10),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_9 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(9),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(9),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_8 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(8),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(8),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_7 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(7),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(7),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_6 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(6),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(6),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_5 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(5),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(5),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(4),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(4),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(3),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(3),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(2),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(2),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(1),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(1),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_pixel_Sig_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg0(0),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_pixel_Sig(0),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_y_Sig_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg2(3),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_y_Sig(3),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_y_Sig_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg2(2),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_y_Sig(2),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_y_Sig_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg2(1),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_y_Sig(1),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_y_Sig_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg2(0),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_y_Sig(0),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_10 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(10),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(10),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_9 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(9),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(9),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_8 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(8),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(8),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_7 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(7),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(7),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_6 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(6),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(6),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_5 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(5),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(5),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_4 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(4),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(4),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_3 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(3),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(3),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_2 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(2),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(2),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_1 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(1),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(1),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_x_Sig_0 : X_SFF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg1(0),
      SRST => sobel_wrapper_inst_x_Sig_not0001,
      O => sobel_wrapper_inst_x_Sig(0),
      CE => VCC,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_Q
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_Q
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_0_Q
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_1_11 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(1),
      ADR1 => sobel_wrapper_inst_x_Sig(0),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(1)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_40_fu_812_p2_xor_1_11 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      O => sobel_wrapper_inst_sobel_inst_tmp_40_fu_812_p2(1)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_2_11 : X_LUT3
    generic map(
      INIT => X"C9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(0),
      ADR1 => sobel_wrapper_inst_x_Sig(2),
      ADR2 => sobel_wrapper_inst_x_Sig(1),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(2)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_3_11 : X_LUT4
    generic map(
      INIT => X"CCC9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(0),
      ADR1 => sobel_wrapper_inst_x_Sig(3),
      ADR2 => sobel_wrapper_inst_x_Sig(1),
      ADR3 => sobel_wrapper_inst_x_Sig(2),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(3)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_4_11 : X_LUT5
    generic map(
      INIT => X"CCCCCCC9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(0),
      ADR1 => sobel_wrapper_inst_x_Sig(4),
      ADR2 => sobel_wrapper_inst_x_Sig(1),
      ADR3 => sobel_wrapper_inst_x_Sig(2),
      ADR4 => sobel_wrapper_inst_x_Sig(3),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(4)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_5_11 : X_LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(0),
      ADR1 => sobel_wrapper_inst_x_Sig(5),
      ADR2 => sobel_wrapper_inst_x_Sig(1),
      ADR3 => sobel_wrapper_inst_x_Sig(2),
      ADR4 => sobel_wrapper_inst_x_Sig(3),
      ADR5 => sobel_wrapper_inst_x_Sig(4),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(5)
    );
  sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex000011 : X_LUT6
    generic map(
      INIT => X"8018898818011191"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_countY(3),
      ADR5 => sobel_wrapper_inst_sobel_inst_countY(2),
      O => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex0000
    );
  sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex0000221 : X_LUT6
    generic map(
      INIT => X"0008C3100C018030"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_countY(3),
      ADR5 => sobel_wrapper_inst_sobel_inst_countY(1),
      O => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex00002
    );
  sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_Mrom_varindex0000211 : X_LUT6
    generic map(
      INIT => X"0600A01806018050"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY(1),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_countY(3),
      ADR5 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      O => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_Mrom_varindex00002
    );
  sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_Mrom_varindex000011 : X_LUT6
    generic map(
      INIT => X"005A4201A8201584"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_countY(2),
      ADR5 => sobel_wrapper_inst_sobel_inst_countY(3),
      O => sobel_wrapper_inst_sobel_inst_filterYConstants_U_sobel_filterYConstants_rom_U_Mrom_varindex00001
    );
  sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex0000121 : X_LUT6
    generic map(
      INIT => X"0028C7100C018072"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_countY(3),
      ADR5 => sobel_wrapper_inst_sobel_inst_countY(1),
      O => sobel_wrapper_inst_sobel_inst_filterXConstants_U_sobel_filterXConstants_rom_U_Mrom_varindex00001
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and00011 : X_LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_In1
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_6_11 : X_LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_cy(5),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(6)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_7_11 : X_LUT3
    generic map(
      INIT => X"C9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_cy(5),
      ADR1 => sobel_wrapper_inst_x_Sig(7),
      ADR2 => sobel_wrapper_inst_x_Sig(6),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(7)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_8_11 : X_LUT4
    generic map(
      INIT => X"CCC9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_cy(5),
      ADR1 => sobel_wrapper_inst_x_Sig(8),
      ADR2 => sobel_wrapper_inst_x_Sig(6),
      ADR3 => sobel_wrapper_inst_x_Sig(7),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(8)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_9_11 : X_LUT5
    generic map(
      INIT => X"CCCCCCC9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_cy(5),
      ADR1 => sobel_wrapper_inst_x_Sig(9),
      ADR2 => sobel_wrapper_inst_x_Sig(6),
      ADR3 => sobel_wrapper_inst_x_Sig(7),
      ADR4 => sobel_wrapper_inst_x_Sig(8),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(9)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_cy_5_11 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(1),
      ADR1 => sobel_wrapper_inst_x_Sig(0),
      ADR2 => sobel_wrapper_inst_x_Sig(2),
      ADR3 => sobel_wrapper_inst_x_Sig(3),
      ADR4 => sobel_wrapper_inst_x_Sig(4),
      ADR5 => sobel_wrapper_inst_x_Sig(5),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_cy(5)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_10_11 : X_LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC9"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_cy(5),
      ADR1 => sobel_wrapper_inst_x_Sig(10),
      ADR2 => sobel_wrapper_inst_x_Sig(6),
      ADR3 => sobel_wrapper_inst_x_Sig(7),
      ADR4 => sobel_wrapper_inst_x_Sig(8),
      ADR5 => sobel_wrapper_inst_x_Sig(9),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(10)
    );
  sobel_wrapper_inst_x_Sig_not00011 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => reg3(0),
      ADR1 => reg3(1),
      O => sobel_wrapper_inst_x_Sig_not0001
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1796
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1728
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1658
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1582
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1502
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_0_mand1_1419
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_and00001 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      O => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000
    );
  reg4_not00011 : X_LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      ADR0 => mode,
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(1),
      ADR3 => registerAddress(2),
      ADR4 => registerAddress(3),
      ADR5 => registerAddress(0),
      O => reg4_not0001
    );
  reg3_not00011 : X_LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      ADR0 => registerAddress(1),
      ADR1 => registerAddress(0),
      ADR2 => registerAddress(3),
      ADR3 => mode,
      ADR4 => registerOutValue_and0000,
      ADR5 => registerAddress(2),
      O => reg3_not0001
    );
  reg2_not00011 : X_LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      ADR0 => registerOutValue_and0000,
      ADR1 => mode,
      ADR2 => registerAddress(2),
      ADR3 => registerAddress(1),
      ADR4 => registerAddress(3),
      ADR5 => registerAddress(0),
      O => reg2_not0001
    );
  reg1_not00011 : X_LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      ADR0 => registerAddress(0),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(1),
      ADR3 => mode,
      ADR4 => registerAddress(3),
      ADR5 => registerAddress(2),
      O => reg1_not0001
    );
  reg0_not00012 : X_LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      ADR0 => registerAddress(1),
      ADR1 => mode,
      ADR2 => registerOutValue_and0000,
      ADR3 => registerAddress(2),
      ADR4 => registerAddress(3),
      ADR5 => registerAddress(0),
      O => reg0_not0001
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In1 : X_LUT3
    generic map(
      INIT => X"4C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C7_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_countY(1),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C7_mand1_863
    );
  registerOutValue_mux0000_1_21 : X_LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      ADR0 => registerAddress(3),
      ADR1 => registerAddress(1),
      ADR2 => registerAddress(2),
      O => registerOutValue_mux0000_1_2
    );
  registerOutValue_mux0000_1_30 : X_LUT5
    generic map(
      INIT => X"00E00040"
    )
    port map (
      ADR0 => registerAddress(0),
      ADR1 => reg2(1),
      ADR2 => registerAddress(1),
      ADR3 => registerAddress(3),
      ADR4 => reg3(1),
      O => registerOutValue_mux0000_1_30_287
    );
  registerOutValue_mux0000_1_136 : X_LUT6
    generic map(
      INIT => X"AAEEAAEA22EE22E2"
    )
    port map (
      ADR0 => NlwRenamedSig_OI_registerOutValue(1),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerOutValue_mux0000_1_81,
      ADR3 => registerAddress(2),
      ADR4 => registerOutValue_mux0000_1_30_287,
      ADR5 => registerOutValue_mux0000_1_2,
      O => registerOutValue_mux0000(1)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C6_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_countY(0),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C6_mand1_862
    );
  sobel_wrapper_inst_filteredPixelX_and0000_SW0 : X_LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      O => N46
    );
  sobel_wrapper_inst_filteredPixelX_and0000 : X_LUT6
    generic map(
      INIT => X"EAC0FAF0EAC0EAC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_mode_Sig(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041_0_and0000,
      ADR4 => N46,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_filteredPixelX_and0000_363
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_7_not
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1801
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1733
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1663
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1587
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1507
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_5_mand1_1424
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2R1 : X_LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2R
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1800
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1732
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1662
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1586
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1506
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_4_mand1_1423
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1799
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1731
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1661
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1585
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1505
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_3_mand1_1422
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1798
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1730
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1660
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1584
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1504
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_2_mand1_1421
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1797
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1729
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1659
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1583
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1503
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_1_x_b_1_mand1_1420
    );
  registerOutValue_mux0000_0_11 : X_LUT4
    generic map(
      INIT => X"AF8F"
    )
    port map (
      ADR0 => registerAddress(3),
      ADR1 => registerAddress(1),
      ADR2 => registerOutValue_and0000,
      ADR3 => registerAddress(2),
      O => N01
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_ap_vld_or000011 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => reg4_176,
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      O => sobel_wrapper_inst_sobel_inst_tmp_reg_1041_0_and0000
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_lut_9_1 : X_LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(9),
      ADR1 => sobel_wrapper_inst_y_Sig(0),
      ADR2 => sobel_wrapper_inst_y_Sig(2),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2C
    );
  reg0_not0001135 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => registerAddress(10),
      ADR1 => registerAddress(11),
      ADR2 => registerAddress(12),
      ADR3 => registerAddress(14),
      ADR4 => registerAddress(13),
      ADR5 => registerAddress(15),
      O => reg0_not0001135_121
    );
  reg0_not0001171 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => registerAddress(16),
      ADR1 => registerAddress(17),
      ADR2 => registerAddress(18),
      ADR3 => registerAddress(19),
      ADR4 => registerAddress(20),
      ADR5 => registerAddress(21),
      O => reg0_not0001171_122
    );
  reg0_not00011128 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => registerAddress(5),
      ADR1 => registerAddress(4),
      ADR2 => registerAddress(6),
      ADR3 => registerAddress(7),
      ADR4 => registerAddress(8),
      ADR5 => registerAddress(9),
      O => reg0_not00011128_118
    );
  reg0_not00011184 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => registerAddress(24),
      ADR1 => registerAddress(22),
      ADR2 => registerAddress(23),
      ADR3 => registerAddress(25),
      ADR4 => registerAddress(27),
      ADR5 => registerAddress(26),
      O => reg0_not00011184_119
    );
  reg0_not00011200 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => registerAddress(30),
      ADR1 => registerAddress(28),
      ADR2 => registerAddress(29),
      ADR3 => registerAddress(31),
      O => reg0_not00011200_120
    );
  reg0_not00011221 : X_LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      ADR0 => reg0_not0001135_121,
      ADR1 => reg0_not0001171_122,
      ADR2 => reg0_not00011128_118,
      ADR3 => reg0_not00011184_119,
      ADR4 => reg0_not00011200_120,
      O => registerOutValue_and0000
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_cy_7_1 : X_LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      ADR0 => sobel_wrapper_inst_y_Sig(0),
      ADR1 => sobel_wrapper_inst_x_Sig(7),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_cy(7)
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_10_Q : X_LUT6
    generic map(
      INIT => X"D12EFFFFD12E0000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_lut(9),
      ADR2 => N48,
      ADR3 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_lut(10),
      ADR4 => sobel_wrapper_inst_sobel_inst_N1,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(10),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(10)
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_In11 : X_LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      O => sobel_wrapper_inst_sobel_inst_countY_and0000
    );
  registerOutValue_mux0000_0_139 : X_LUT6
    generic map(
      INIT => X"77B366A255914480"
    )
    port map (
      ADR0 => registerAddress(1),
      ADR1 => registerAddress(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      ADR3 => reg4_176,
      ADR4 => reg0(0),
      ADR5 => reg2(0),
      O => registerOutValue_mux0000_0_139_263
    );
  sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2226 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(8),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYR(9),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutYR(10),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutYR(11),
      O => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2226_1157
    );
  sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2226 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(8),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(9),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutYG(10),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutYG(11),
      O => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2226_1154
    );
  sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2226 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(8),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(9),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutXB(10),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutXB(11),
      O => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2226_1151
    );
  sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2226 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(8),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(9),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutXG(10),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutXG(11),
      O => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2226_1148
    );
  sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2226 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(8),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXR(9),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutXR(10),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutXR(11),
      O => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2226_1145
    );
  sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2226 : X_LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(8),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(9),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutYB(10),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutYB(11),
      O => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2226_1142
    );
  sobel_wrapper_inst_sobel_inst_ap_NS_fsm_and00011 : X_LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => reg5
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_1_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(1),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_1_rt_907,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_2_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(2),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_2_rt_915,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_3_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(3),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_3_rt_917,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(4),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_4_rt_919,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_5_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(5),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_5_rt_921,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(6),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_6_rt_923,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_7_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(7),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_7_rt_925,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_8_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(8),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_8_rt_927,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_9_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(9),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_9_rt_929,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_10_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(10),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_10_rt_887,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_11_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(11),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_11_rt_889,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_12_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(12),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_12_rt_891,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_13_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(13),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_13_rt_893,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_14_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(14),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_14_rt_895,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_15_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(15),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_15_rt_897,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_16_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(16),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_16_rt_899,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_17_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(17),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_17_rt_901,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_18_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(18),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_18_rt_903,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_19_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(19),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_19_rt_905,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_20_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(20),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_20_rt_909,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_21_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(21),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_21_rt_911,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_22_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(22),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_cy_22_rt_913,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not11 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1418
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not11 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1501
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not11 : X_LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_a_0_x_b_7_not1_1581
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_3_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(3),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_3_rt_869,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_4_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(4),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_4_rt_871,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_5_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(5),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_5_rt_873,
      ADR1 => GND
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_6_rt : X_LUT2
    generic map(
      INIT => X"A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(6),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_cy_6_rt_875,
      ADR1 => GND
    );
  reg4_rstpot : X_LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      ADR0 => reg4_not0001,
      ADR1 => reg4_176,
      ADR2 => registerInValue(0),
      O => reg4_rstpot_178
    );
  reg4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => reg4_rstpot_178,
      O => reg4_176,
      CE => VCC,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045_0_rstpot_1896,
      O => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049_0_rstpot_1926,
      O => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_reg_1041_0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => sobel_wrapper_inst_sobel_inst_tmp_reg_1041_0_rstpot_1951,
      O => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      CE => VCC,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_rstpot_1095,
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      CE => VCC,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      I => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_rstpot_1098,
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      CE => VCC,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      CLK => clk,
      I => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_rstpot_1104,
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      CE => VCC,
      SET => GND,
      RST => GND
    );
  sobel_wrapper_inst_sobel_inst_tmp_15_fu_548_p3_16_1 : X_LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_tmp_15_fu_548_p3(16)
    );
  sobel_wrapper_inst_sobel_inst_iftmp_2_fu_707_p3_16_1 : X_LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_iftmp_2_fu_707_p3(16)
    );
  sobel_wrapper_inst_sobel_inst_tmp_15_fu_548_p3_17_1 : X_LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_tmp_15_fu_548_p3(17)
    );
  sobel_wrapper_inst_sobel_inst_iftmp_2_fu_707_p3_17_1 : X_LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_iftmp_2_fu_707_p3(17)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_7_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(7),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelY_Sig(7)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_6_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(6),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelY_Sig(6)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_5_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(5),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelY_Sig(5)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_4_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(4),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelY_Sig(4)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_3_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(3),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelY_Sig(3)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_2_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelY_Sig(2)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_1_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelY_Sig(1)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_0_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelY_Sig(0)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_7_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(7),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelX_Sig(7)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_6_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(6),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelX_Sig(6)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_5_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(5),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelX_Sig(5)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_4_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(4),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelX_Sig(4)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_3_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(3),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelX_Sig(3)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_2_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelX_Sig(2)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_1_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelX_Sig(1)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_0_1 : X_LUT6
    generic map(
      INIT => X"F333F222F000F000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR2 => sobel_wrapper_inst_sobel_inst_filteredYPixel_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_N78,
      O => sobel_wrapper_inst_filteredPixelX_Sig(0)
    );
  sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_SW0 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(16),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(15),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYR(14),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutYR(22),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutYR(21),
      O => N50
    );
  sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR4 => N50,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2226_1157,
      O => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2
    );
  sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_SW0 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(16),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(15),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(14),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutYG(22),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutYG(21),
      O => N52
    );
  sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => N52,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2226_1154,
      O => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2
    );
  sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_SW0 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(16),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(15),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(14),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutXG(22),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutXG(21),
      O => N54
    );
  sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => N54,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2226_1148,
      O => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2
    );
  sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_SW0 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(16),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(15),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXR(14),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutXR(22),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutXR(21),
      O => N56
    );
  sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR4 => N56,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2226_1145,
      O => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_8_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_8_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_8_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_8_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_8_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_8_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_9_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_9_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_9_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_9_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_9_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_9_Q : X_LUT6
    generic map(
      INIT => X"006666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_10_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_10_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_10_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_10_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_10_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_10_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_11_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_11_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_11_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_11_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_11_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_11_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(11)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_12_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_12_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_12_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_12_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_12_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_12_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(12)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_13_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_13_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_13_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_13_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_13_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_13_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(13)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_14_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_14_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_14_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_14_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_14_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_14_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(14)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_15_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_15_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_15_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_15_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_15_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_15_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(15)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_16_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_16_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_16_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_16_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_16_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_16_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(16)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_17_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_17_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_17_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_17_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_17_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_17_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(17)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_21_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_21_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_21_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_21_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_21_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_21_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(21)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_0_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_0_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_0_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_0_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_0_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_0_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(0)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_1_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_1_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_1_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_1_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_1_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_1_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(1),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(1)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_2_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_3_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(4),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(4),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(4),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(4),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(4),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_4_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(4),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_5_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_5_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_5_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_5_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_5_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_5_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_6_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(7),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(7),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(7),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(7),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(7),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_7_Q : X_LUT6
    generic map(
      INIT => X"0F6666660C666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(7),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_22_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_22_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_22_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_22_Q : X_LUT6
    generic map(
      INIT => X"006666660A666666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(22)
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_2_Q : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_2_Q_881
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_we01 : X_LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_mode_Sig(1),
      ADR1 => sobel_wrapper_inst_mode_Sig(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      ADR3 => reg4_176,
      O => sobel_wrapper_inst_sobel_inst_pixelLine_we0
    );
  registerOutValue_mux0000_0_89_SW0 : X_LUT6
    generic map(
      INIT => X"CCCCFFFF04C437F7"
    )
    port map (
      ADR0 => reg1(0),
      ADR1 => registerAddress(0),
      ADR2 => registerAddress(1),
      ADR3 => reg3(0),
      ADR4 => registerOutValue_mux0000_0_139_263,
      ADR5 => registerAddress(2),
      O => N58
    );
  registerOutValue_mux0000_0_89_SW1 : X_LUT6
    generic map(
      INIT => X"1000130010FF13FF"
    )
    port map (
      ADR0 => reg3(0),
      ADR1 => registerAddress(2),
      ADR2 => registerAddress(1),
      ADR3 => registerAddress(0),
      ADR4 => reg1(0),
      ADR5 => registerOutValue_mux0000_0_139_263,
      O => N59
    );
  registerOutValue_mux0000_0_186 : X_LUT6
    generic map(
      INIT => X"F0F4F0F4F0F0F4F4"
    )
    port map (
      ADR0 => registerAddress(3),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerOutValue_mux0000_0_31_264,
      ADR3 => N59,
      ADR4 => N58,
      ADR5 => reg5,
      O => registerOutValue_mux0000(0)
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_7_1 : X_LUT5
    generic map(
      INIT => X"3CBE3C14"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In,
      ADR1 => sobel_wrapper_inst_y_Sig(0),
      ADR2 => sobel_wrapper_inst_x_Sig(7),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(7),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(7)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_22_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(22)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_22_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(22)
    );
  sobel_wrapper_inst_sobel_inst_Eqn_0_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_0_mand1_443
    );
  sobel_wrapper_inst_sobel_inst_Eqn_05_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_05_mand1_442
    );
  sobel_wrapper_inst_sobel_inst_Eqn_04_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_04_mand1_441
    );
  sobel_wrapper_inst_sobel_inst_Eqn_03_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_03_mand1_440
    );
  sobel_wrapper_inst_sobel_inst_Eqn_02_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_02_mand1_439
    );
  sobel_wrapper_inst_sobel_inst_Eqn_01_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_01_mand1_438
    );
  sobel_wrapper_inst_sobel_inst_Eqn_1_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_1_mand1_509
    );
  sobel_wrapper_inst_sobel_inst_Eqn_118_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_118_mand1_458
    );
  sobel_wrapper_inst_sobel_inst_Eqn_116_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_116_mand1_456
    );
  sobel_wrapper_inst_sobel_inst_Eqn_114_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_114_mand1_454
    );
  sobel_wrapper_inst_sobel_inst_Eqn_112_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_112_mand1_452
    );
  sobel_wrapper_inst_sobel_inst_Eqn_110_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_110_mand1_450
    );
  sobel_wrapper_inst_sobel_inst_Eqn_2_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_2_mand1_533
    );
  sobel_wrapper_inst_sobel_inst_Eqn_28_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_28_mand1_532
    );
  sobel_wrapper_inst_sobel_inst_Eqn_27_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_27_mand1_531
    );
  sobel_wrapper_inst_sobel_inst_Eqn_26_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_26_mand1_530
    );
  sobel_wrapper_inst_sobel_inst_Eqn_25_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_25_mand1_529
    );
  sobel_wrapper_inst_sobel_inst_Eqn_24_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_24_mand1_528
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_9_1 : X_LUT6
    generic map(
      INIT => X"17E8FFFF17E80000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_y_Sig(1),
      ADR1 => sobel_wrapper_inst_x_Sig(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_cy(7),
      ADR3 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_lut(9),
      ADR4 => sobel_wrapper_inst_sobel_inst_N1,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(9),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(9)
    );
  sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_SW0 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(16),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(15),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(14),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutXB(22),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutXB(21),
      O => N61
    );
  sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => N61,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2226_1151,
      O => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2
    );
  sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_SW0 : X_LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(16),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(15),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(14),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelOutYB(22),
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelOutYB(21),
      O => N63
    );
  sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => N63,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2226_1142,
      O => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_9_Q : X_LUT5
    generic map(
      INIT => X"69A5965A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_countY(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_countY(0),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_9_Q_884
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_23_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(23)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_23_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(23)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_23_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(23)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_23_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(23)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_23_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(23)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_23_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR3 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(23)
    );
  sobel_wrapper_inst_sobel_inst_Eqn_3_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_3_mand1_539
    );
  sobel_wrapper_inst_sobel_inst_Eqn_35_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_35_mand1_538
    );
  sobel_wrapper_inst_sobel_inst_Eqn_34_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_34_mand1_537
    );
  sobel_wrapper_inst_sobel_inst_Eqn_33_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_33_mand1_536
    );
  sobel_wrapper_inst_sobel_inst_Eqn_32_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_32_mand1_535
    );
  sobel_wrapper_inst_sobel_inst_Eqn_31_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_31_mand1_534
    );
  sobel_wrapper_inst_sobel_inst_Eqn_4_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_4_mand1_545
    );
  sobel_wrapper_inst_sobel_inst_Eqn_45_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_45_mand1_544
    );
  sobel_wrapper_inst_sobel_inst_Eqn_44_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_44_mand1_543
    );
  sobel_wrapper_inst_sobel_inst_Eqn_43_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_43_mand1_542
    );
  sobel_wrapper_inst_sobel_inst_Eqn_42_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_42_mand1_541
    );
  sobel_wrapper_inst_sobel_inst_Eqn_41_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_41_mand1_540
    );
  sobel_wrapper_inst_sobel_inst_Eqn_5_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_5_mand1_551
    );
  sobel_wrapper_inst_sobel_inst_Eqn_55_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_55_mand1_550
    );
  sobel_wrapper_inst_sobel_inst_Eqn_54_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_54_mand1_549
    );
  sobel_wrapper_inst_sobel_inst_Eqn_53_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_53_mand1_548
    );
  sobel_wrapper_inst_sobel_inst_Eqn_52_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_52_mand1_547
    );
  sobel_wrapper_inst_sobel_inst_Eqn_51_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_51_mand1_546
    );
  sobel_wrapper_inst_sobel_inst_Eqn_6_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_6_mand1_557
    );
  sobel_wrapper_inst_sobel_inst_Eqn_65_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_65_mand1_556
    );
  sobel_wrapper_inst_sobel_inst_Eqn_64_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_64_mand1_555
    );
  sobel_wrapper_inst_sobel_inst_Eqn_63_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_63_mand1_554
    );
  sobel_wrapper_inst_sobel_inst_Eqn_62_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_62_mand1_553
    );
  sobel_wrapper_inst_sobel_inst_Eqn_61_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_61_mand1_552
    );
  sobel_wrapper_inst_sobel_inst_Eqn_7_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_7_mand1_563
    );
  sobel_wrapper_inst_sobel_inst_Eqn_75_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_75_mand1_562
    );
  sobel_wrapper_inst_sobel_inst_Eqn_74_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_74_mand1_561
    );
  sobel_wrapper_inst_sobel_inst_Eqn_73_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_73_mand1_560
    );
  sobel_wrapper_inst_sobel_inst_Eqn_72_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_72_mand1_559
    );
  sobel_wrapper_inst_sobel_inst_Eqn_71_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_71_mand1_558
    );
  sobel_wrapper_inst_sobel_inst_Eqn_8_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_8_mand1_569
    );
  sobel_wrapper_inst_sobel_inst_Eqn_85_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_85_mand1_568
    );
  sobel_wrapper_inst_sobel_inst_Eqn_84_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_84_mand1_567
    );
  sobel_wrapper_inst_sobel_inst_Eqn_83_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_83_mand1_566
    );
  sobel_wrapper_inst_sobel_inst_Eqn_82_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_82_mand1_565
    );
  sobel_wrapper_inst_sobel_inst_Eqn_81_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_81_mand1_564
    );
  sobel_wrapper_inst_sobel_inst_Eqn_9_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_9_mand1_575
    );
  sobel_wrapper_inst_sobel_inst_Eqn_95_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_95_mand1_574
    );
  sobel_wrapper_inst_sobel_inst_Eqn_94_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_94_mand1_573
    );
  sobel_wrapper_inst_sobel_inst_Eqn_93_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_93_mand1_572
    );
  sobel_wrapper_inst_sobel_inst_Eqn_92_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_92_mand1_571
    );
  sobel_wrapper_inst_sobel_inst_Eqn_91_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_91_mand1_570
    );
  sobel_wrapper_inst_sobel_inst_Eqn_10_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_10_mand1_449
    );
  sobel_wrapper_inst_sobel_inst_Eqn_105_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_105_mand1_448
    );
  sobel_wrapper_inst_sobel_inst_Eqn_104_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_104_mand1_447
    );
  sobel_wrapper_inst_sobel_inst_Eqn_103_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_103_mand1_446
    );
  sobel_wrapper_inst_sobel_inst_Eqn_102_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_102_mand1_445
    );
  sobel_wrapper_inst_sobel_inst_Eqn_101_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_101_mand1_444
    );
  sobel_wrapper_inst_sobel_inst_Eqn_11_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_11_mand1_460
    );
  sobel_wrapper_inst_sobel_inst_Eqn_119_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_119_mand1_459
    );
  sobel_wrapper_inst_sobel_inst_Eqn_117_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_117_mand1_457
    );
  sobel_wrapper_inst_sobel_inst_Eqn_115_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_115_mand1_455
    );
  sobel_wrapper_inst_sobel_inst_Eqn_113_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_113_mand1_453
    );
  sobel_wrapper_inst_sobel_inst_Eqn_111_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_111_mand1_451
    );
  sobel_wrapper_inst_sobel_inst_Eqn_12_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_12_mand1_466
    );
  sobel_wrapper_inst_sobel_inst_Eqn_125_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_125_mand1_465
    );
  sobel_wrapper_inst_sobel_inst_Eqn_124_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_124_mand1_464
    );
  sobel_wrapper_inst_sobel_inst_Eqn_123_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_123_mand1_463
    );
  sobel_wrapper_inst_sobel_inst_Eqn_122_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_122_mand1_462
    );
  sobel_wrapper_inst_sobel_inst_Eqn_121_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_121_mand1_461
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_10_Q : X_LUT6
    generic map(
      INIT => X"5AA569966996A55A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_countY(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_countY(2),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY(1),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(10),
      ADR4 => sobel_wrapper_inst_sobel_inst_countY(0),
      ADR5 => sobel_wrapper_inst_sobel_inst_tmp_8_cast_reg_1053(9),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr6_fu_857_p2_Madd_lut_10_Q_880
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_rstpot : X_LUT6
    generic map(
      INIT => X"FFFFFFFF020A0A0A"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR2 => reg4_176,
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR5 => reg5,
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_rstpot_1104
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_9_Q : X_LUT5
    generic map(
      INIT => X"A9FF5600"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_9_Q : X_LUT5
    generic map(
      INIT => X"A9FF5600"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_9_Q : X_LUT5
    generic map(
      INIT => X"A9FF5600"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_9_Q : X_LUT5
    generic map(
      INIT => X"A9FF5600"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_9_Q : X_LUT5
    generic map(
      INIT => X"A9FF5600"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_9_Q : X_LUT5
    generic map(
      INIT => X"A9FF5600"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_91,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(9)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_8_Q : X_LUT5
    generic map(
      INIT => X"1F9FE060"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_8_Q : X_LUT5
    generic map(
      INIT => X"1F9FE060"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_8_Q : X_LUT5
    generic map(
      INIT => X"1F9FE060"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_8_Q : X_LUT5
    generic map(
      INIT => X"1F9FE060"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_8_Q : X_LUT5
    generic map(
      INIT => X"1F9FE060"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_8_Q : X_LUT5
    generic map(
      INIT => X"1F9FE060"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_81,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(8)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_7_Q : X_LUT5
    generic map(
      INIT => X"953F6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_7_Q : X_LUT5
    generic map(
      INIT => X"953F6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_7_Q : X_LUT5
    generic map(
      INIT => X"953F6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_7_Q : X_LUT5
    generic map(
      INIT => X"953F6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_7_Q : X_LUT5
    generic map(
      INIT => X"953F6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_7_Q : X_LUT5
    generic map(
      INIT => X"953F6AC0"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_71,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(7)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_22_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(14),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => N65
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_21_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => N67
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_22_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(14),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => N69
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_21_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => N71
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_20_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(12),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => N73
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_19_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(11),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => N75
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_18_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => N77
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_17_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => N79
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_16_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => N81
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_20_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(12),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => N83
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_19_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(11),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => N85
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_18_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => N87
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_17_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => N89
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_16_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => N91
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_9_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => N93
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_9_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N93,
      O => sobel_wrapper_inst_filteredPixelY_Sig(9)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_8_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => N95
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_8_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N95,
      O => sobel_wrapper_inst_filteredPixelY_Sig(8)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_23_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(15),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      O => N97
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_23_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(23),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N97,
      O => sobel_wrapper_inst_filteredPixelY_Sig(23)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_15_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(15),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => N99
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_15_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N99,
      O => sobel_wrapper_inst_filteredPixelY_Sig(15)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_14_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(14),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => N101
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_14_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N101,
      O => sobel_wrapper_inst_filteredPixelY_Sig(14)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_13_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => N103
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_13_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N103,
      O => sobel_wrapper_inst_filteredPixelY_Sig(13)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_12_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(12),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => N105
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_12_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N105,
      O => sobel_wrapper_inst_filteredPixelY_Sig(12)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_11_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(11),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => N107
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_11_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N107,
      O => sobel_wrapper_inst_filteredPixelY_Sig(11)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_10_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2,
      O => N109
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_10_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N109,
      O => sobel_wrapper_inst_filteredPixelY_Sig(10)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_9_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(9),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => N111
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_9_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(9),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N111,
      O => sobel_wrapper_inst_filteredPixelX_Sig(9)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_8_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(8),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => N113
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_8_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(8),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N113,
      O => sobel_wrapper_inst_filteredPixelX_Sig(8)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_23_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(15),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      O => N115
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_23_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(23),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N115,
      O => sobel_wrapper_inst_filteredPixelX_Sig(23)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_15_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(15),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => N117
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_15_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N117,
      O => sobel_wrapper_inst_filteredPixelX_Sig(15)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_14_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(14),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => N119
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_14_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N119,
      O => sobel_wrapper_inst_filteredPixelX_Sig(14)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_13_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(13),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => N121
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_13_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N121,
      O => sobel_wrapper_inst_filteredPixelX_Sig(13)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_12_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(12),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => N123
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_12_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(12),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N123,
      O => sobel_wrapper_inst_filteredPixelX_Sig(12)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_11_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(11),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => N125
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_11_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(11),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N125,
      O => sobel_wrapper_inst_filteredPixelX_Sig(11)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_10_1_SW0 : X_LUT6
    generic map(
      INIT => X"0F0F0A0A0FCF0ACE"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2,
      O => N127
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_10_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(10),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N127,
      O => sobel_wrapper_inst_filteredPixelX_Sig(10)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_18_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_18_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_18_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_18_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_18_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_18_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(18)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_19_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_19_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_19_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_19_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_19_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_19_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(19)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut_20_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_38_reg_1176(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXB_lut(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut_20_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_32_reg_1161(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYB_lut(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut_20_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_36_reg_1171(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXG_lut(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut_20_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_34_reg_1166(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutXR_lut(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut_20_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_26_reg_1151(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYR_lut(20)
    );
  sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut_20_Q : X_LUT4
    generic map(
      INIT => X"0666"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_29_reg_1156(10),
      ADR2 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Maccum_pixelOutYG_lut(20)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_6_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_6_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_6_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_6_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_6_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_6_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_61,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(6)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_5_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_51,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(5)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_4_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_4_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_4_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_4_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_4_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_4_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_41,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(4)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_0_11 : X_LUT6
    generic map(
      INIT => X"3F3F153F153F153F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_mode_Sig(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041_0_and0000,
      ADR4 => sobel_wrapper_inst_sobel_inst_countY_and0000,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_N78
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_3_Q : X_LUT3
    generic map(
      INIT => X"78"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_31,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(3)
    );
  sobel_wrapper_inst_sobel_inst_Eqn_13_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_13_mand1_472
    );
  sobel_wrapper_inst_sobel_inst_Eqn_135_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_135_mand1_471
    );
  sobel_wrapper_inst_sobel_inst_Eqn_134_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_134_mand1_470
    );
  sobel_wrapper_inst_sobel_inst_Eqn_133_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_133_mand1_469
    );
  sobel_wrapper_inst_sobel_inst_Eqn_132_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_132_mand1_468
    );
  sobel_wrapper_inst_sobel_inst_Eqn_131_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(13),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_131_mand1_467
    );
  sobel_wrapper_inst_sobel_inst_Eqn_14_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_14_mand1_478
    );
  sobel_wrapper_inst_sobel_inst_Eqn_145_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_145_mand1_477
    );
  sobel_wrapper_inst_sobel_inst_Eqn_144_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_144_mand1_476
    );
  sobel_wrapper_inst_sobel_inst_Eqn_143_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_143_mand1_475
    );
  sobel_wrapper_inst_sobel_inst_Eqn_142_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_142_mand1_474
    );
  sobel_wrapper_inst_sobel_inst_Eqn_141_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(14),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_141_mand1_473
    );
  sobel_wrapper_inst_sobel_inst_Eqn_15_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_15_mand1_484
    );
  sobel_wrapper_inst_sobel_inst_Eqn_155_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_155_mand1_483
    );
  sobel_wrapper_inst_sobel_inst_Eqn_154_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_154_mand1_482
    );
  sobel_wrapper_inst_sobel_inst_Eqn_153_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_153_mand1_481
    );
  sobel_wrapper_inst_sobel_inst_Eqn_152_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_152_mand1_480
    );
  sobel_wrapper_inst_sobel_inst_Eqn_151_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(15),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_151_mand1_479
    );
  sobel_wrapper_inst_sobel_inst_Eqn_16_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_16_mand1_490
    );
  sobel_wrapper_inst_sobel_inst_Eqn_165_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_165_mand1_489
    );
  sobel_wrapper_inst_sobel_inst_Eqn_164_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_164_mand1_488
    );
  sobel_wrapper_inst_sobel_inst_Eqn_163_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_163_mand1_487
    );
  sobel_wrapper_inst_sobel_inst_Eqn_162_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_162_mand1_486
    );
  sobel_wrapper_inst_sobel_inst_Eqn_161_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(16),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_161_mand1_485
    );
  sobel_wrapper_inst_sobel_inst_Eqn_17_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_17_mand1_496
    );
  sobel_wrapper_inst_sobel_inst_Eqn_175_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_175_mand1_495
    );
  sobel_wrapper_inst_sobel_inst_Eqn_174_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_174_mand1_494
    );
  sobel_wrapper_inst_sobel_inst_Eqn_173_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_173_mand1_493
    );
  sobel_wrapper_inst_sobel_inst_Eqn_172_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_172_mand1_492
    );
  sobel_wrapper_inst_sobel_inst_Eqn_171_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(17),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_171_mand1_491
    );
  sobel_wrapper_inst_sobel_inst_Eqn_18_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_18_mand1_502
    );
  sobel_wrapper_inst_sobel_inst_Eqn_185_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_185_mand1_501
    );
  sobel_wrapper_inst_sobel_inst_Eqn_184_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_184_mand1_500
    );
  sobel_wrapper_inst_sobel_inst_Eqn_183_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_183_mand1_499
    );
  sobel_wrapper_inst_sobel_inst_Eqn_182_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_182_mand1_498
    );
  sobel_wrapper_inst_sobel_inst_Eqn_181_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_181_mand1_497
    );
  sobel_wrapper_inst_sobel_inst_Eqn_19_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_19_mand1_508
    );
  sobel_wrapper_inst_sobel_inst_Eqn_195_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_195_mand1_507
    );
  sobel_wrapper_inst_sobel_inst_Eqn_194_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_194_mand1_506
    );
  sobel_wrapper_inst_sobel_inst_Eqn_193_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_193_mand1_505
    );
  sobel_wrapper_inst_sobel_inst_Eqn_192_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_192_mand1_504
    );
  sobel_wrapper_inst_sobel_inst_Eqn_191_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(19),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_191_mand1_503
    );
  sobel_wrapper_inst_sobel_inst_Eqn_20_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_20_mand1_515
    );
  sobel_wrapper_inst_sobel_inst_Eqn_205_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_205_mand1_514
    );
  sobel_wrapper_inst_sobel_inst_Eqn_204_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_204_mand1_513
    );
  sobel_wrapper_inst_sobel_inst_Eqn_203_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_203_mand1_512
    );
  sobel_wrapper_inst_sobel_inst_Eqn_202_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_202_mand1_511
    );
  sobel_wrapper_inst_sobel_inst_Eqn_201_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(20),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_201_mand1_510
    );
  sobel_wrapper_inst_sobel_inst_Eqn_21_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_21_mand1_521
    );
  sobel_wrapper_inst_sobel_inst_Eqn_215_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_215_mand1_520
    );
  sobel_wrapper_inst_sobel_inst_Eqn_214_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_214_mand1_519
    );
  sobel_wrapper_inst_sobel_inst_Eqn_213_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_213_mand1_518
    );
  sobel_wrapper_inst_sobel_inst_Eqn_212_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_212_mand1_517
    );
  sobel_wrapper_inst_sobel_inst_Eqn_211_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(21),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_211_mand1_516
    );
  sobel_wrapper_inst_sobel_inst_Eqn_22_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_22_mand1_527
    );
  sobel_wrapper_inst_sobel_inst_Eqn_225_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_225_mand1_526
    );
  sobel_wrapper_inst_sobel_inst_Eqn_224_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_224_mand1_525
    );
  sobel_wrapper_inst_sobel_inst_Eqn_223_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_223_mand1_524
    );
  sobel_wrapper_inst_sobel_inst_Eqn_222_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_222_mand1_523
    );
  sobel_wrapper_inst_sobel_inst_Eqn_221_mand1 : X_LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(22),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_Eqn_221_mand1_522
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_20_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N73,
      O => sobel_wrapper_inst_filteredPixelY_Sig(20)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_19_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(19),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N75,
      O => sobel_wrapper_inst_filteredPixelY_Sig(19)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_18_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(18),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N77,
      O => sobel_wrapper_inst_filteredPixelY_Sig(18)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_20_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N83,
      O => sobel_wrapper_inst_filteredPixelX_Sig(20)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_19_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(19),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N85,
      O => sobel_wrapper_inst_filteredPixelX_Sig(19)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_18_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(18),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N87,
      O => sobel_wrapper_inst_filteredPixelX_Sig(18)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_22_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(22),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N65,
      O => sobel_wrapper_inst_filteredPixelY_Sig(22)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_21_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(21),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N67,
      O => sobel_wrapper_inst_filteredPixelY_Sig(21)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_22_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(22),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N69,
      O => sobel_wrapper_inst_filteredPixelX_Sig(22)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_21_1 : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(21),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => N71,
      O => sobel_wrapper_inst_filteredPixelX_Sig(21)
    );
  sobel_wrapper_inst_sobel_inst_tmp_11_reg_270_and00001 : X_LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_In2
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_17_1 : X_LUT6
    generic map(
      INIT => X"FF80FF80FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(17),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => sobel_wrapper_inst_sobel_inst_tmp_15_fu_548_p3(17),
      ADR5 => N79,
      O => sobel_wrapper_inst_filteredPixelY_Sig(17)
    );
  sobel_wrapper_inst_sobel_inst_filteredYPixel_16_1 : X_LUT6
    generic map(
      INIT => X"FF80FF80FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(16),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => sobel_wrapper_inst_sobel_inst_tmp_15_fu_548_p3(16),
      ADR5 => N81,
      O => sobel_wrapper_inst_filteredPixelY_Sig(16)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_17_1 : X_LUT6
    generic map(
      INIT => X"FF80FF80FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(17),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => sobel_wrapper_inst_sobel_inst_iftmp_2_fu_707_p3(17),
      ADR5 => N89,
      O => sobel_wrapper_inst_filteredPixelX_Sig(17)
    );
  sobel_wrapper_inst_sobel_inst_filteredXPixel_16_1 : X_LUT6
    generic map(
      INIT => X"FF80FF80FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelLine_q0(16),
      ADR3 => sobel_wrapper_inst_sobel_inst_N78,
      ADR4 => sobel_wrapper_inst_sobel_inst_iftmp_2_fu_707_p3(16),
      ADR5 => N91,
      O => sobel_wrapper_inst_filteredPixelX_Sig(16)
    );
  registerOutValue_mux0000_0_31_SW0 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => registerAddress(1),
      ADR1 => registerAddress(3),
      ADR2 => registerOutValue_and0000,
      ADR3 => registerAddress(2),
      O => N129
    );
  registerOutValue_mux0000_0_31 : X_LUT6
    generic map(
      INIT => X"FFFF0D080D080D08"
    )
    port map (
      ADR0 => registerAddress(0),
      ADR1 => sobel_wrapper_inst_filteredPixelY(0),
      ADR2 => N129,
      ADR3 => sobel_wrapper_inst_filteredPixelX(0),
      ADR4 => NlwRenamedSig_OI_registerOutValue(0),
      ADR5 => N01,
      O => registerOutValue_mux0000_0_31_264
    );
  sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_lut_10_1 : X_LUT5
    generic map(
      INIT => X"6996C33C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_y_Sig(0),
      ADR1 => sobel_wrapper_inst_y_Sig(1),
      ADR2 => sobel_wrapper_inst_y_Sig(3),
      ADR3 => sobel_wrapper_inst_x_Sig(10),
      ADR4 => sobel_wrapper_inst_y_Sig(2),
      O => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_10_Q : X_LUT5
    generic map(
      INIT => X"ABFF5400"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_10_Q : X_LUT5
    generic map(
      INIT => X"ABFF5400"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_10_Q : X_LUT5
    generic map(
      INIT => X"ABFF5400"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_10_Q : X_LUT5
    generic map(
      INIT => X"ABFF5400"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_10_Q : X_LUT5
    generic map(
      INIT => X"ABFF5400"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_10_Q : X_LUT5
    generic map(
      INIT => X"ABFF5400"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(7),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(6),
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(5),
      ADR3 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_a(2),
      ADR4 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_101,
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(10)
    );
  registerOutValue_mux0000_9_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_9_60_314,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(9),
      ADR3 => N26,
      ADR4 => reg2(9),
      O => registerOutValue_mux0000(9)
    );
  registerOutValue_mux0000_8_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_8_60_312,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(8),
      ADR3 => N26,
      ADR4 => reg2(8),
      O => registerOutValue_mux0000(8)
    );
  registerOutValue_mux0000_7_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_7_60_310,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(7),
      ADR3 => N26,
      ADR4 => reg2(7),
      O => registerOutValue_mux0000(7)
    );
  registerOutValue_mux0000_6_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_6_60_308,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(6),
      ADR3 => N26,
      ADR4 => reg2(6),
      O => registerOutValue_mux0000(6)
    );
  registerOutValue_mux0000_5_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_5_60_306,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(5),
      ADR3 => N26,
      ADR4 => reg2(5),
      O => registerOutValue_mux0000(5)
    );
  registerOutValue_mux0000_4_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_4_60_304,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(4),
      ADR3 => N26,
      ADR4 => reg2(4),
      O => registerOutValue_mux0000(4)
    );
  registerOutValue_mux0000_3_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_3_60_302,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(3),
      ADR3 => N26,
      ADR4 => reg2(3),
      O => registerOutValue_mux0000(3)
    );
  registerOutValue_mux0000_2_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_2_60_300,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(2),
      ADR3 => N26,
      ADR4 => reg2(2),
      O => registerOutValue_mux0000(2)
    );
  registerOutValue_mux0000_23_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_23_60_298,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(23),
      ADR3 => N26,
      ADR4 => reg2(23),
      O => registerOutValue_mux0000(23)
    );
  registerOutValue_mux0000_22_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_22_60_296,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(22),
      ADR3 => N26,
      ADR4 => reg2(22),
      O => registerOutValue_mux0000(22)
    );
  registerOutValue_mux0000_21_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_21_60_294,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(21),
      ADR3 => N26,
      ADR4 => reg2(21),
      O => registerOutValue_mux0000(21)
    );
  registerOutValue_mux0000_20_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_20_60_292,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(20),
      ADR3 => N26,
      ADR4 => reg2(20),
      O => registerOutValue_mux0000(20)
    );
  registerOutValue_mux0000_19_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_19_60_284,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(19),
      ADR3 => N26,
      ADR4 => reg2(19),
      O => registerOutValue_mux0000(19)
    );
  registerOutValue_mux0000_18_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_18_60_282,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(18),
      ADR3 => N26,
      ADR4 => reg2(18),
      O => registerOutValue_mux0000(18)
    );
  registerOutValue_mux0000_17_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_17_60_280,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(17),
      ADR3 => N26,
      ADR4 => reg2(17),
      O => registerOutValue_mux0000(17)
    );
  registerOutValue_mux0000_16_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_16_60_278,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(16),
      ADR3 => N26,
      ADR4 => reg2(16),
      O => registerOutValue_mux0000(16)
    );
  registerOutValue_mux0000_15_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_15_60_276,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(15),
      ADR3 => N26,
      ADR4 => reg2(15),
      O => registerOutValue_mux0000(15)
    );
  registerOutValue_mux0000_14_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_14_60_274,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(14),
      ADR3 => N26,
      ADR4 => reg2(14),
      O => registerOutValue_mux0000(14)
    );
  registerOutValue_mux0000_13_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_13_60_272,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(13),
      ADR3 => N26,
      ADR4 => reg2(13),
      O => registerOutValue_mux0000(13)
    );
  registerOutValue_mux0000_12_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_12_60_270,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(12),
      ADR3 => N26,
      ADR4 => reg2(12),
      O => registerOutValue_mux0000(12)
    );
  registerOutValue_mux0000_11_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_11_60_268,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(11),
      ADR3 => N26,
      ADR4 => reg2(11),
      O => registerOutValue_mux0000(11)
    );
  registerOutValue_mux0000_10_88 : X_LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
    port map (
      ADR0 => registerOutValue_mux0000_10_60_266,
      ADR1 => N01,
      ADR2 => NlwRenamedSig_OI_registerOutValue(10),
      ADR3 => N26,
      ADR4 => reg2(10),
      O => registerOutValue_mux0000(10)
    );
  sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and00001 : X_LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      ADR0 => sobel_wrapper_inst_mode_Sig(1),
      ADR1 => sobel_wrapper_inst_mode_Sig(0),
      ADR2 => reg4_176,
      ADR3 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      O => sobel_wrapper_inst_sobel_inst_storemerge_reg_258_and0000
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_10_SW0 : X_LUT4
    generic map(
      INIT => X"157F"
    )
    port map (
      ADR0 => sobel_wrapper_inst_y_Sig(1),
      ADR1 => sobel_wrapper_inst_y_Sig(0),
      ADR2 => sobel_wrapper_inst_x_Sig(7),
      ADR3 => sobel_wrapper_inst_x_Sig(8),
      O => N48
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_ce0_or00001 : X_LUT6
    generic map(
      INIT => X"22F22222AAFAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      ADR3 => sobel_wrapper_inst_mode_Sig(1),
      ADR4 => reg4_176,
      ADR5 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_ce0
    );
  sobel_wrapper_inst_sobel_inst_tmp_reg_1041_0_rstpot : X_LUT5
    generic map(
      INIT => X"4C4C4CEC"
    )
    port map (
      ADR0 => reg4_176,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      ADR3 => sobel_wrapper_inst_mode_Sig(0),
      ADR4 => sobel_wrapper_inst_mode_Sig(1),
      O => sobel_wrapper_inst_sobel_inst_tmp_reg_1041_0_rstpot_1951
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_rstpot : X_LUT5
    generic map(
      INIT => X"FF808080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR3 => reg4_176,
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_rstpot_1095
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_8_1 : X_LUT6
    generic map(
      INIT => X"C33CEBBEC33C4114"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_In,
      ADR1 => sobel_wrapper_inst_y_Sig(1),
      ADR2 => sobel_wrapper_inst_x_Sig(8),
      ADR3 => sobel_wrapper_inst_sobel_inst_Madd_pixelLine_addr1_fu_381_p2_cy(7),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(8),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(8)
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_6_1 : X_LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAA222"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(6),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(6),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(6)
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_5_1 : X_LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAA222"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(5),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(5),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(5)
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_0_11 : X_LUT4
    generic map(
      INIT => X"FFD5"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      O => sobel_wrapper_inst_sobel_inst_N1
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_4_1 : X_LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAA222"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(4),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(4)
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_3_1 : X_LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAA222"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(3),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(3),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(3)
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_2_1 : X_LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAA222"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(2),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(2)
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_1_1 : X_LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAA222"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(1),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(1),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(1)
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_address0_0_1 : X_LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAA222"
    )
    port map (
      ADR0 => sobel_wrapper_inst_x_Sig(0),
      ADR1 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_1096,
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(1),
      ADR4 => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      ADR5 => sobel_wrapper_inst_sobel_inst_pixelLine_addr6_fu_857_p2(0),
      O => sobel_wrapper_inst_sobel_inst_pixelLine_address0(0)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_2_Q : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_2_Q : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_2_Q : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_2_Q : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U4_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_2_Q : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U2_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U5_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut_2_Q : X_LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U3_sobel_mul_3s_8s_13_2_MulnS_0_U_b(2),
      ADR1 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd_21,
      ADR2 => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U1_sobel_mul_3s_8s_13_2_MulnS_0_U_a(0),
      O => sobel_wrapper_inst_sobel_inst_sobel_mul_3s_8s_13_2_U6_sobel_mul_3s_8s_13_2_MulnS_0_U_Mmult_tmp_product_mult0000_Madd2_lut(2)
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_rstpot : X_LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd6_1102,
      ADR1 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR5 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd2_rstpot_1098
    );
  sobel_wrapper_inst_sobel_inst_pixelOutXB_not00011 : X_LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd6_1102,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR2 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      ADR3 => sobel_wrapper_inst_sobel_inst_tmp_reg_1041(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd1_1093,
      ADR5 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q,
      O => sobel_wrapper_inst_sobel_inst_pixelOutXB_not0001
    );
  registerOutValue_mux0000_10_21 : X_LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      ADR0 => registerOutValue_and0000,
      ADR1 => registerAddress(1),
      ADR2 => registerAddress(2),
      ADR3 => registerAddress(3),
      ADR4 => registerAddress(0),
      O => N26
    );
  sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045_0_rstpot : X_LUT5
    generic map(
      INIT => X"4CEC4CCC"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      ADR1 => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045(0),
      ADR2 => reg4_176,
      ADR3 => sobel_wrapper_inst_mode_Sig(1),
      ADR4 => sobel_wrapper_inst_mode_Sig(0),
      O => sobel_wrapper_inst_sobel_inst_tmp_3_reg_1045_0_rstpot_1896
    );
  sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049_0_rstpot : X_LUT5
    generic map(
      INIT => X"7FFF0080"
    )
    port map (
      ADR0 => sobel_wrapper_inst_mode_Sig(1),
      ADR1 => reg4_176,
      ADR2 => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd7_1103,
      ADR3 => sobel_wrapper_inst_mode_Sig(0),
      ADR4 => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049(0),
      O => sobel_wrapper_inst_sobel_inst_tmp_6_reg_1049_0_rstpot_1926
    );
  sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXB(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXB(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXB(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXB(23),
      ADR4 => N61,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2226_1151,
      O => sobel_wrapper_inst_sobel_inst_icmp4_fu_673_p2249_1152
    );
  sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYB(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYB(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYB(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYB(23),
      ADR4 => N63,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2226_1142,
      O => sobel_wrapper_inst_sobel_inst_icmp1_fu_514_p2249_1143
    );
  sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYG(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYG(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYG(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYG(23),
      ADR4 => N52,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2226_1154,
      O => sobel_wrapper_inst_sobel_inst_icmp8_fu_461_p2249_1155
    );
  sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXG(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXG(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXG(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXG(23),
      ADR4 => N54,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2226_1148,
      O => sobel_wrapper_inst_sobel_inst_icmp3_fu_620_p2249_1149
    );
  sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutYR(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutYR(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutYR(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutYR(23),
      ADR4 => N50,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2226_1157,
      O => sobel_wrapper_inst_sobel_inst_icmp_fu_408_p2249_1158
    );
  sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1 : X_LUT6
    generic map(
      INIT => X"00FF00FF00FE00FF"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_pixelOutXR(18),
      ADR1 => sobel_wrapper_inst_sobel_inst_pixelOutXR(19),
      ADR2 => sobel_wrapper_inst_sobel_inst_pixelOutXR(20),
      ADR3 => sobel_wrapper_inst_sobel_inst_pixelOutXR(23),
      ADR4 => N56,
      ADR5 => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2226_1145,
      O => sobel_wrapper_inst_sobel_inst_icmp2_fu_567_p2249_1146
    );
  sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_1 : X_LUT5
    generic map(
      INIT => X"FDA87520"
    )
    port map (
      ADR0 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(4),
      ADR1 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lut(3),
      ADR2 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi3_944,
      ADR3 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_lutdi4_945,
      ADR4 => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_2_Q_934,
      O => sobel_wrapper_inst_sobel_inst_Mcompar_tmp_9_fu_392_p2_0_cmp_lt0000_cy_4_Q
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_lut_0_INV_0 : X_INV
    port map (
      I => sobel_wrapper_inst_sobel_inst_countY(0),
      O => sobel_wrapper_inst_sobel_inst_Madd_tmp_41_fu_900_p2_lut(0)
    );
  mode_inv1_INV_0 : X_INV
    port map (
      I => mode,
      O => mode_inv
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_8_cast_fu_304_p2_xor_0_11_INV_0 : X_INV
    port map (
      I => sobel_wrapper_inst_x_Sig(0),
      O => sobel_wrapper_inst_sobel_inst_tmp_8_cast_fu_304_p2(0)
    );
  sobel_wrapper_inst_sobel_inst_Madd_tmp_40_fu_812_p2_xor_0_11_INV_0 : X_INV
    port map (
      I => sobel_wrapper_inst_sobel_inst_tmp_11_reg_270(0),
      O => sobel_wrapper_inst_sobel_inst_tmp_40_fu_812_p2(0)
    );
  registerOutValue_mux0000_9_60 : X_MUX2
    port map (
      IA => N131,
      IB => N132,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_9_60_314
    );
  registerOutValue_mux0000_9_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(9),
      ADR4 => registerAddress(1),
      ADR5 => reg0(9),
      O => N131
    );
  registerOutValue_mux0000_9_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(9),
      ADR4 => registerAddress(1),
      ADR5 => reg1(9),
      O => N132
    );
  registerOutValue_mux0000_8_60 : X_MUX2
    port map (
      IA => N133,
      IB => N134,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_8_60_312
    );
  registerOutValue_mux0000_8_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(8),
      ADR4 => registerAddress(1),
      ADR5 => reg0(8),
      O => N133
    );
  registerOutValue_mux0000_8_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(8),
      ADR4 => registerAddress(1),
      ADR5 => reg1(8),
      O => N134
    );
  registerOutValue_mux0000_7_60 : X_MUX2
    port map (
      IA => N135,
      IB => N136,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_7_60_310
    );
  registerOutValue_mux0000_7_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(7),
      ADR4 => registerAddress(1),
      ADR5 => reg0(7),
      O => N135
    );
  registerOutValue_mux0000_7_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(7),
      ADR4 => registerAddress(1),
      ADR5 => reg1(7),
      O => N136
    );
  registerOutValue_mux0000_6_60 : X_MUX2
    port map (
      IA => N137,
      IB => N138,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_6_60_308
    );
  registerOutValue_mux0000_6_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(6),
      ADR4 => registerAddress(1),
      ADR5 => reg0(6),
      O => N137
    );
  registerOutValue_mux0000_6_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(6),
      ADR4 => registerAddress(1),
      ADR5 => reg1(6),
      O => N138
    );
  registerOutValue_mux0000_5_60 : X_MUX2
    port map (
      IA => N139,
      IB => N140,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_5_60_306
    );
  registerOutValue_mux0000_5_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(5),
      ADR4 => registerAddress(1),
      ADR5 => reg0(5),
      O => N139
    );
  registerOutValue_mux0000_5_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(5),
      ADR4 => registerAddress(1),
      ADR5 => reg1(5),
      O => N140
    );
  registerOutValue_mux0000_4_60 : X_MUX2
    port map (
      IA => N141,
      IB => N142,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_4_60_304
    );
  registerOutValue_mux0000_4_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(4),
      ADR4 => registerAddress(1),
      ADR5 => reg0(4),
      O => N141
    );
  registerOutValue_mux0000_4_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(4),
      ADR4 => registerAddress(1),
      ADR5 => reg1(4),
      O => N142
    );
  registerOutValue_mux0000_3_60 : X_MUX2
    port map (
      IA => N143,
      IB => N144,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_3_60_302
    );
  registerOutValue_mux0000_3_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(3),
      ADR4 => registerAddress(1),
      ADR5 => reg0(3),
      O => N143
    );
  registerOutValue_mux0000_3_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(3),
      ADR4 => registerAddress(1),
      ADR5 => reg1(3),
      O => N144
    );
  registerOutValue_mux0000_2_60 : X_MUX2
    port map (
      IA => N145,
      IB => N146,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_2_60_300
    );
  registerOutValue_mux0000_2_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(2),
      ADR4 => registerAddress(1),
      ADR5 => reg0(2),
      O => N145
    );
  registerOutValue_mux0000_2_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(2),
      ADR4 => registerAddress(1),
      ADR5 => reg1(2),
      O => N146
    );
  registerOutValue_mux0000_23_60 : X_MUX2
    port map (
      IA => N147,
      IB => N148,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_23_60_298
    );
  registerOutValue_mux0000_23_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(23),
      ADR4 => registerAddress(1),
      ADR5 => reg0(23),
      O => N147
    );
  registerOutValue_mux0000_23_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(23),
      ADR4 => registerAddress(1),
      ADR5 => reg1(23),
      O => N148
    );
  registerOutValue_mux0000_22_60 : X_MUX2
    port map (
      IA => N149,
      IB => N150,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_22_60_296
    );
  registerOutValue_mux0000_22_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(22),
      ADR4 => registerAddress(1),
      ADR5 => reg0(22),
      O => N149
    );
  registerOutValue_mux0000_22_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(22),
      ADR4 => registerAddress(1),
      ADR5 => reg1(22),
      O => N150
    );
  registerOutValue_mux0000_21_60 : X_MUX2
    port map (
      IA => N151,
      IB => N152,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_21_60_294
    );
  registerOutValue_mux0000_21_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(21),
      ADR4 => registerAddress(1),
      ADR5 => reg0(21),
      O => N151
    );
  registerOutValue_mux0000_21_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(21),
      ADR4 => registerAddress(1),
      ADR5 => reg1(21),
      O => N152
    );
  registerOutValue_mux0000_20_60 : X_MUX2
    port map (
      IA => N153,
      IB => N154,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_20_60_292
    );
  registerOutValue_mux0000_20_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(20),
      ADR4 => registerAddress(1),
      ADR5 => reg0(20),
      O => N153
    );
  registerOutValue_mux0000_20_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(20),
      ADR4 => registerAddress(1),
      ADR5 => reg1(20),
      O => N154
    );
  registerOutValue_mux0000_19_60 : X_MUX2
    port map (
      IA => N155,
      IB => N156,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_19_60_284
    );
  registerOutValue_mux0000_19_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(19),
      ADR4 => registerAddress(1),
      ADR5 => reg0(19),
      O => N155
    );
  registerOutValue_mux0000_19_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(19),
      ADR4 => registerAddress(1),
      ADR5 => reg1(19),
      O => N156
    );
  registerOutValue_mux0000_18_60 : X_MUX2
    port map (
      IA => N157,
      IB => N158,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_18_60_282
    );
  registerOutValue_mux0000_18_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(18),
      ADR4 => registerAddress(1),
      ADR5 => reg0(18),
      O => N157
    );
  registerOutValue_mux0000_18_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(18),
      ADR4 => registerAddress(1),
      ADR5 => reg1(18),
      O => N158
    );
  registerOutValue_mux0000_17_60 : X_MUX2
    port map (
      IA => N159,
      IB => N160,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_17_60_280
    );
  registerOutValue_mux0000_17_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(17),
      ADR4 => registerAddress(1),
      ADR5 => reg0(17),
      O => N159
    );
  registerOutValue_mux0000_17_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(17),
      ADR4 => registerAddress(1),
      ADR5 => reg1(17),
      O => N160
    );
  registerOutValue_mux0000_16_60 : X_MUX2
    port map (
      IA => N161,
      IB => N162,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_16_60_278
    );
  registerOutValue_mux0000_16_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(16),
      ADR4 => registerAddress(1),
      ADR5 => reg0(16),
      O => N161
    );
  registerOutValue_mux0000_16_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(16),
      ADR4 => registerAddress(1),
      ADR5 => reg1(16),
      O => N162
    );
  registerOutValue_mux0000_15_60 : X_MUX2
    port map (
      IA => N163,
      IB => N164,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_15_60_276
    );
  registerOutValue_mux0000_15_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(15),
      ADR4 => registerAddress(1),
      ADR5 => reg0(15),
      O => N163
    );
  registerOutValue_mux0000_15_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(15),
      ADR4 => registerAddress(1),
      ADR5 => reg1(15),
      O => N164
    );
  registerOutValue_mux0000_14_60 : X_MUX2
    port map (
      IA => N165,
      IB => N166,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_14_60_274
    );
  registerOutValue_mux0000_14_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(14),
      ADR4 => registerAddress(1),
      ADR5 => reg0(14),
      O => N165
    );
  registerOutValue_mux0000_14_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(14),
      ADR4 => registerAddress(1),
      ADR5 => reg1(14),
      O => N166
    );
  registerOutValue_mux0000_13_60 : X_MUX2
    port map (
      IA => N167,
      IB => N168,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_13_60_272
    );
  registerOutValue_mux0000_13_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(13),
      ADR4 => registerAddress(1),
      ADR5 => reg0(13),
      O => N167
    );
  registerOutValue_mux0000_13_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(13),
      ADR4 => registerAddress(1),
      ADR5 => reg1(13),
      O => N168
    );
  registerOutValue_mux0000_12_60 : X_MUX2
    port map (
      IA => N169,
      IB => N170,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_12_60_270
    );
  registerOutValue_mux0000_12_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(12),
      ADR4 => registerAddress(1),
      ADR5 => reg0(12),
      O => N169
    );
  registerOutValue_mux0000_12_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(12),
      ADR4 => registerAddress(1),
      ADR5 => reg1(12),
      O => N170
    );
  registerOutValue_mux0000_11_60 : X_MUX2
    port map (
      IA => N171,
      IB => N172,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_11_60_268
    );
  registerOutValue_mux0000_11_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(11),
      ADR4 => registerAddress(1),
      ADR5 => reg0(11),
      O => N171
    );
  registerOutValue_mux0000_11_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(11),
      ADR4 => registerAddress(1),
      ADR5 => reg1(11),
      O => N172
    );
  registerOutValue_mux0000_10_60 : X_MUX2
    port map (
      IA => N173,
      IB => N174,
      SEL => registerAddress(0),
      O => registerOutValue_mux0000_10_60_266
    );
  registerOutValue_mux0000_10_60_F : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelX(10),
      ADR4 => registerAddress(1),
      ADR5 => reg0(10),
      O => N173
    );
  registerOutValue_mux0000_10_60_G : X_LUT6
    generic map(
      INIT => X"0000440400004000"
    )
    port map (
      ADR0 => registerAddress(2),
      ADR1 => registerOutValue_and0000,
      ADR2 => registerAddress(3),
      ADR3 => sobel_wrapper_inst_filteredPixelY(10),
      ADR4 => registerAddress(1),
      ADR5 => reg1(10),
      O => N174
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2 : X_RAMB18
    generic map(
      WRITE_MODE_B => "WRITE_FIRST",
      SRVAL_A => X"00000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      INIT_FILE => "NONE",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_B => X"00000",
      SIM_COLLISION_CHECK => "ALL"
    )
    port map (
      CLKA => clk,
      CLKB => GND,
      ENA => sobel_wrapper_inst_sobel_inst_pixelLine_ce0,
      ENB => GND,
      REGCEA => NlwRenamedSig_OI_registerOutValue(24),
      REGCEB => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_REGCEB_UNCONNECTED,
      SSRA => NlwRenamedSig_OI_registerOutValue(24),
      SSRB => GND,
      ADDRA(13) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(10),
      ADDRA(12) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(9),
      ADDRA(11) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(8),
      ADDRA(10) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(7),
      ADDRA(9) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(6),
      ADDRA(8) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(5),
      ADDRA(7) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(4),
      ADDRA(6) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(3),
      ADDRA(5) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(2),
      ADDRA(4) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(1),
      ADDRA(3) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(0),
      ADDRA(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRA_2_UNCONNECTED,
      ADDRA(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRA_1_UNCONNECTED,
      ADDRA(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRA_0_UNCONNECTED,
      ADDRB(13) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_13_UNCONNECTED,
      ADDRB(12) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_12_UNCONNECTED,
      ADDRB(11) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_11_UNCONNECTED,
      ADDRB(10) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_10_UNCONNECTED,
      ADDRB(9) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_9_UNCONNECTED,
      ADDRB(8) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_8_UNCONNECTED,
      ADDRB(7) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_7_UNCONNECTED,
      ADDRB(6) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_6_UNCONNECTED,
      ADDRB(5) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_5_UNCONNECTED,
      ADDRB(4) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_4_UNCONNECTED,
      ADDRB(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_3_UNCONNECTED,
      ADDRB(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_2_UNCONNECTED,
      ADDRB(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_1_UNCONNECTED,
      ADDRB(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_ADDRB_0_UNCONNECTED,
      DIA(15) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_15_UNCONNECTED,
      DIA(14) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_14_UNCONNECTED,
      DIA(13) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_13_UNCONNECTED,
      DIA(12) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_12_UNCONNECTED,
      DIA(11) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_11_UNCONNECTED,
      DIA(10) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_10_UNCONNECTED,
      DIA(9) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_9_UNCONNECTED,
      DIA(8) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIA_8_UNCONNECTED,
      DIA(7) => NlwRenamedSig_OI_registerOutValue(24),
      DIA(6) => NlwRenamedSig_OI_registerOutValue(24),
      DIA(5) => sobel_wrapper_inst_pixel_Sig(23),
      DIA(4) => sobel_wrapper_inst_pixel_Sig(22),
      DIA(3) => sobel_wrapper_inst_pixel_Sig(21),
      DIA(2) => sobel_wrapper_inst_pixel_Sig(20),
      DIA(1) => sobel_wrapper_inst_pixel_Sig(19),
      DIA(0) => sobel_wrapper_inst_pixel_Sig(18),
      DIB(15) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_15_UNCONNECTED,
      DIB(14) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_14_UNCONNECTED,
      DIB(13) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_13_UNCONNECTED,
      DIB(12) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_12_UNCONNECTED,
      DIB(11) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_11_UNCONNECTED,
      DIB(10) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_10_UNCONNECTED,
      DIB(9) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_9_UNCONNECTED,
      DIB(8) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_8_UNCONNECTED,
      DIB(7) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_7_UNCONNECTED,
      DIB(6) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_6_UNCONNECTED,
      DIB(5) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_5_UNCONNECTED,
      DIB(4) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_4_UNCONNECTED,
      DIB(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_3_UNCONNECTED,
      DIB(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_2_UNCONNECTED,
      DIB(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_1_UNCONNECTED,
      DIB(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIB_0_UNCONNECTED,
      DIPA(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIPA_1_UNCONNECTED,
      DIPA(0) => NlwRenamedSig_OI_registerOutValue(24),
      DIPB(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DIPB_0_UNCONNECTED,
      DOA(15) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_15_UNCONNECTED,
      DOA(14) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_14_UNCONNECTED,
      DOA(13) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_13_UNCONNECTED,
      DOA(12) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_12_UNCONNECTED,
      DOA(11) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_11_UNCONNECTED,
      DOA(10) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_10_UNCONNECTED,
      DOA(9) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_9_UNCONNECTED,
      DOA(8) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_8_UNCONNECTED,
      DOA(7) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_7_UNCONNECTED,
      DOA(6) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOA_6_UNCONNECTED,
      DOA(5) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(23),
      DOA(4) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(22),
      DOA(3) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(21),
      DOA(2) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(20),
      DOA(1) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(19),
      DOA(0) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(18),
      DOB(15) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_15_UNCONNECTED,
      DOB(14) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_14_UNCONNECTED,
      DOB(13) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_13_UNCONNECTED,
      DOB(12) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_12_UNCONNECTED,
      DOB(11) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_11_UNCONNECTED,
      DOB(10) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_10_UNCONNECTED,
      DOB(9) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_9_UNCONNECTED,
      DOB(8) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_8_UNCONNECTED,
      DOB(7) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_7_UNCONNECTED,
      DOB(6) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_6_UNCONNECTED,
      DOB(5) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_5_UNCONNECTED,
      DOB(4) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_4_UNCONNECTED,
      DOB(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_3_UNCONNECTED,
      DOB(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_2_UNCONNECTED,
      DOB(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_1_UNCONNECTED,
      DOB(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOB_0_UNCONNECTED,
      DOPA(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOPA_0_UNCONNECTED,
      DOPB(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram2_DOPB_0_UNCONNECTED,
      WEA(1) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEA(0) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEB(1) => GND,
      WEB(0) => GND
    );
  sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1 : X_RAMB36_EXP
    generic map(
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 18,
      WRITE_WIDTH_A => 18,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_B => X"000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "ALL"
    )
    port map (
      ENAU => sobel_wrapper_inst_sobel_inst_pixelLine_ce0,
      ENAL => sobel_wrapper_inst_sobel_inst_pixelLine_ce0,
      ENBU => NlwRenamedSig_OI_registerOutValue(24),
      ENBL => NlwRenamedSig_OI_registerOutValue(24),
      SSRAU => NlwRenamedSig_OI_registerOutValue(24),
      SSRAL => NlwRenamedSig_OI_registerOutValue(24),
      SSRBU => NlwRenamedSig_OI_registerOutValue(24),
      SSRBL => NlwRenamedSig_OI_registerOutValue(24),
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => NlwRenamedSig_OI_registerOutValue(24),
      CLKBL => NlwRenamedSig_OI_registerOutValue(24),
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => NlwRenamedSig_OI_registerOutValue(24),
      REGCLKBL => NlwRenamedSig_OI_registerOutValue(24),
      REGCEAU => NlwRenamedSig_OI_registerOutValue(24),
      REGCEAL => NlwRenamedSig_OI_registerOutValue(24),
      REGCEBU => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_31_UNCONNECTED,
      DIA(30) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_30_UNCONNECTED,
      DIA(29) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_29_UNCONNECTED,
      DIA(28) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_28_UNCONNECTED,
      DIA(27) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_27_UNCONNECTED,
      DIA(26) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_26_UNCONNECTED,
      DIA(25) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_25_UNCONNECTED,
      DIA(24) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_24_UNCONNECTED,
      DIA(23) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_23_UNCONNECTED,
      DIA(22) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_22_UNCONNECTED,
      DIA(21) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_21_UNCONNECTED,
      DIA(20) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_20_UNCONNECTED,
      DIA(19) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_19_UNCONNECTED,
      DIA(18) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_18_UNCONNECTED,
      DIA(17) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_17_UNCONNECTED,
      DIA(16) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIA_16_UNCONNECTED,
      DIA(15) => sobel_wrapper_inst_pixel_Sig(15),
      DIA(14) => sobel_wrapper_inst_pixel_Sig(14),
      DIA(13) => sobel_wrapper_inst_pixel_Sig(13),
      DIA(12) => sobel_wrapper_inst_pixel_Sig(12),
      DIA(11) => sobel_wrapper_inst_pixel_Sig(11),
      DIA(10) => sobel_wrapper_inst_pixel_Sig(10),
      DIA(9) => sobel_wrapper_inst_pixel_Sig(9),
      DIA(8) => sobel_wrapper_inst_pixel_Sig(8),
      DIA(7) => sobel_wrapper_inst_pixel_Sig(7),
      DIA(6) => sobel_wrapper_inst_pixel_Sig(6),
      DIA(5) => sobel_wrapper_inst_pixel_Sig(5),
      DIA(4) => sobel_wrapper_inst_pixel_Sig(4),
      DIA(3) => sobel_wrapper_inst_pixel_Sig(3),
      DIA(2) => sobel_wrapper_inst_pixel_Sig(2),
      DIA(1) => sobel_wrapper_inst_pixel_Sig(1),
      DIA(0) => sobel_wrapper_inst_pixel_Sig(0),
      DIPA(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPA_2_UNCONNECTED,
      DIPA(1) => sobel_wrapper_inst_pixel_Sig(17),
      DIPA(0) => sobel_wrapper_inst_pixel_Sig(16),
      DIB(31) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_31_UNCONNECTED,
      DIB(30) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_30_UNCONNECTED,
      DIB(29) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_29_UNCONNECTED,
      DIB(28) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_28_UNCONNECTED,
      DIB(27) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_27_UNCONNECTED,
      DIB(26) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_26_UNCONNECTED,
      DIB(25) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_25_UNCONNECTED,
      DIB(24) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_24_UNCONNECTED,
      DIB(23) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_23_UNCONNECTED,
      DIB(22) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_22_UNCONNECTED,
      DIB(21) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_21_UNCONNECTED,
      DIB(20) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_20_UNCONNECTED,
      DIB(19) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_19_UNCONNECTED,
      DIB(18) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_18_UNCONNECTED,
      DIB(17) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_17_UNCONNECTED,
      DIB(16) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_16_UNCONNECTED,
      DIB(15) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_15_UNCONNECTED,
      DIB(14) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_14_UNCONNECTED,
      DIB(13) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_13_UNCONNECTED,
      DIB(12) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_12_UNCONNECTED,
      DIB(11) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_11_UNCONNECTED,
      DIB(10) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_10_UNCONNECTED,
      DIB(9) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_9_UNCONNECTED,
      DIB(8) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_8_UNCONNECTED,
      DIB(7) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_7_UNCONNECTED,
      DIB(6) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_6_UNCONNECTED,
      DIB(5) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_5_UNCONNECTED,
      DIB(4) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_4_UNCONNECTED,
      DIB(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_3_UNCONNECTED,
      DIB(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_2_UNCONNECTED,
      DIB(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_1_UNCONNECTED,
      DIB(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DIPB_0_UNCONNECTED,
      ADDRAL(15) => NlwRenamedSig_OI_registerOutValue(24),
      ADDRAL(14) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(10),
      ADDRAL(13) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(9),
      ADDRAL(12) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(8),
      ADDRAL(11) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(7),
      ADDRAL(10) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(6),
      ADDRAL(9) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(5),
      ADDRAL(8) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(4),
      ADDRAL(7) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(3),
      ADDRAL(6) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(2),
      ADDRAL(5) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(1),
      ADDRAL(4) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(0),
      ADDRAL(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAL_3_UNCONNECTED,
      ADDRAL(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(10),
      ADDRAU(13) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(9),
      ADDRAU(12) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(8),
      ADDRAU(11) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(7),
      ADDRAU(10) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(6),
      ADDRAU(9) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(5),
      ADDRAU(8) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(4),
      ADDRAU(7) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(3),
      ADDRAU(6) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(2),
      ADDRAU(5) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(1),
      ADDRAU(4) => sobel_wrapper_inst_sobel_inst_pixelLine_address0(0),
      ADDRAU(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAU_3_UNCONNECTED,
      ADDRAU(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_ADDRBU_0_UNCONNECTED,
      WEAU(3) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEAU(2) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEAU(1) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEAU(0) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEAL(3) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEAL(2) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEAL(1) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEAL(0) => sobel_wrapper_inst_sobel_inst_pixelLine_we0,
      WEBU(7) => NlwRenamedSig_OI_registerOutValue(24),
      WEBU(6) => NlwRenamedSig_OI_registerOutValue(24),
      WEBU(5) => NlwRenamedSig_OI_registerOutValue(24),
      WEBU(4) => NlwRenamedSig_OI_registerOutValue(24),
      WEBU(3) => NlwRenamedSig_OI_registerOutValue(24),
      WEBU(2) => NlwRenamedSig_OI_registerOutValue(24),
      WEBU(1) => NlwRenamedSig_OI_registerOutValue(24),
      WEBU(0) => NlwRenamedSig_OI_registerOutValue(24),
      WEBL(7) => NlwRenamedSig_OI_registerOutValue(24),
      WEBL(6) => NlwRenamedSig_OI_registerOutValue(24),
      WEBL(5) => NlwRenamedSig_OI_registerOutValue(24),
      WEBL(4) => NlwRenamedSig_OI_registerOutValue(24),
      WEBL(3) => NlwRenamedSig_OI_registerOutValue(24),
      WEBL(2) => NlwRenamedSig_OI_registerOutValue(24),
      WEBL(1) => NlwRenamedSig_OI_registerOutValue(24),
      WEBL(0) => NlwRenamedSig_OI_registerOutValue(24),
      DOA(31) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_31_UNCONNECTED,
      DOA(30) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_30_UNCONNECTED,
      DOA(29) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_29_UNCONNECTED,
      DOA(28) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_28_UNCONNECTED,
      DOA(27) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_27_UNCONNECTED,
      DOA(26) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_26_UNCONNECTED,
      DOA(25) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_25_UNCONNECTED,
      DOA(24) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_24_UNCONNECTED,
      DOA(23) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_23_UNCONNECTED,
      DOA(22) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_22_UNCONNECTED,
      DOA(21) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_21_UNCONNECTED,
      DOA(20) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_20_UNCONNECTED,
      DOA(19) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_19_UNCONNECTED,
      DOA(18) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_18_UNCONNECTED,
      DOA(17) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_17_UNCONNECTED,
      DOA(16) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOA_16_UNCONNECTED,
      DOA(15) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(15),
      DOA(14) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(14),
      DOA(13) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(13),
      DOA(12) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(12),
      DOA(11) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(11),
      DOA(10) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(10),
      DOA(9) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(9),
      DOA(8) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(8),
      DOA(7) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(7),
      DOA(6) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(6),
      DOA(5) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(5),
      DOA(4) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(4),
      DOA(3) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(3),
      DOA(2) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(2),
      DOA(1) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(1),
      DOA(0) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(0),
      DOPA(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPA_2_UNCONNECTED,
      DOPA(1) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(17),
      DOPA(0) => sobel_wrapper_inst_sobel_inst_pixelLine_q0(16),
      DOB(31) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_31_UNCONNECTED,
      DOB(30) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_30_UNCONNECTED,
      DOB(29) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_29_UNCONNECTED,
      DOB(28) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_28_UNCONNECTED,
      DOB(27) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_27_UNCONNECTED,
      DOB(26) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_26_UNCONNECTED,
      DOB(25) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_25_UNCONNECTED,
      DOB(24) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_24_UNCONNECTED,
      DOB(23) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_23_UNCONNECTED,
      DOB(22) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_22_UNCONNECTED,
      DOB(21) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_21_UNCONNECTED,
      DOB(20) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_20_UNCONNECTED,
      DOB(19) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_19_UNCONNECTED,
      DOB(18) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_18_UNCONNECTED,
      DOB(17) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_17_UNCONNECTED,
      DOB(16) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_16_UNCONNECTED,
      DOB(15) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_15_UNCONNECTED,
      DOB(14) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_14_UNCONNECTED,
      DOB(13) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_13_UNCONNECTED,
      DOB(12) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_12_UNCONNECTED,
      DOB(11) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_11_UNCONNECTED,
      DOB(10) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_10_UNCONNECTED,
      DOB(9) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_9_UNCONNECTED,
      DOB(8) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_8_UNCONNECTED,
      DOB(7) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_7_UNCONNECTED,
      DOB(6) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_6_UNCONNECTED,
      DOB(5) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_5_UNCONNECTED,
      DOB(4) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_4_UNCONNECTED,
      DOB(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_3_UNCONNECTED,
      DOB(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_2_UNCONNECTED,
      DOB(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_1_UNCONNECTED,
      DOB(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_sobel_wrapper_inst_sobel_inst_pixelLine_U_sobel_pixelLine_ram_U_Mram_ram1_DOPB_0_UNCONNECTED
    );
  registerOutValue_mux0000_1_811 : X_LUT6
    generic map(
      INIT => X"0F0E0B0A0D0C0908"
    )
    port map (
      ADR0 => registerAddress(3),
      ADR1 => registerAddress(0),
      ADR2 => registerAddress(1),
      ADR3 => reg0(1),
      ADR4 => reg1(1),
      ADR5 => sobel_wrapper_inst_filteredPixelX(1),
      O => registerOutValue_mux0000_1_811_289
    );
  registerOutValue_mux0000_1_812 : X_LUT6
    generic map(
      INIT => X"0706030205040100"
    )
    port map (
      ADR0 => registerAddress(0),
      ADR1 => registerAddress(3),
      ADR2 => registerAddress(1),
      ADR3 => reg0(1),
      ADR4 => sobel_wrapper_inst_filteredPixelX(1),
      ADR5 => reg1(1),
      O => registerOutValue_mux0000_1_812_290
    );
  registerOutValue_mux0000_1_81_f7 : X_MUX2
    port map (
      IA => registerOutValue_mux0000_1_812_290,
      IB => registerOutValue_mux0000_1_811_289,
      SEL => sobel_wrapper_inst_filteredPixelY(1),
      O => registerOutValue_mux0000_1_81
    );
  sobel_wrapper_inst_sobel_inst_Mshreg_ap_CS_fsm_FSM_FFd5 : X_SRLC16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_registerOutValue(24),
      A1 => NlwRenamedSig_OI_registerOutValue(24),
      A2 => NlwRenamedSig_OI_registerOutValue(24),
      A3 => NlwRenamedSig_OI_registerOutValue(24),
      CE => N1,
      CLK => clk,
      D => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd3_1099,
      Q => sobel_wrapper_inst_sobel_inst_Mshreg_ap_CS_fsm_FSM_FFd5_946,
      Q15 => NLW_sobel_wrapper_inst_sobel_inst_Mshreg_ap_CS_fsm_FSM_FFd5_Q15_UNCONNECTED
    );
  sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      CLK => clk,
      CE => N1,
      I => sobel_wrapper_inst_sobel_inst_Mshreg_ap_CS_fsm_FSM_FFd5_946,
      O => sobel_wrapper_inst_sobel_inst_ap_CS_fsm_FSM_FFd5_1101,
      SET => GND,
      RST => GND
    );
  NlwBlock_CommunicationHardware_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_CommunicationHardware_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

