Protel Design System Design Rule Check
PCB File : E:\PCB\Zigbee_03_PCB2020.4.10\Zigbee.PcbDoc
Date     : 2020/4/22
Time     : 9:48:05

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=200mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (120mil > 100mil) Pad H1-1(140mil,2990mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad H2-1(4068.976mil,2991.811mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad H3-1(4065.984mil,125mil) on Multi-Layer Actual Hole Size = 120mil
   Violation between Hole Size Constraint: (120mil > 100mil) Pad H4-1(141.762mil,125.645mil) on Multi-Layer Actual Hole Size = 120mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.496mil < 10mil) Between Pad Q1-1(4124.095mil,871.732mil) on Top Layer And Pad R18-1(4179.213mil,879.134mil) on Top Layer [Top Solder] Mask Sliver [8.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.496mil < 10mil) Between Pad Q1-2(4124.095mil,946.535mil) on Top Layer And Pad R18-2(4179.213mil,939.134mil) on Top Layer [Top Solder] Mask Sliver [8.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.575mil < 10mil) Between Pad R32-1(862.48mil,2465mil) on Top Layer And Pad R36-2(909.055mil,2464.252mil) on Top Layer [Top Solder] Mask Sliver [8.575mil]
Rule Violations :3

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1594.228mil,1847.205mil) on Top Overlay And Pad D10-1(1609.228mil,1862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1594.228mil,1877.205mil) on Top Overlay And Pad D10-1(1609.228mil,1862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1684.228mil,1847.205mil) on Top Overlay And Pad D10-2(1669.228mil,1862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1684.228mil,1877.205mil) on Top Overlay And Pad D10-2(1669.228mil,1862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1712.228mil,2307.205mil) on Top Overlay And Pad D11-2(1727.228mil,2322.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1712.228mil,2337.205mil) on Top Overlay And Pad D11-2(1727.228mil,2322.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1802.228mil,2307.205mil) on Top Overlay And Pad D11-1(1787.228mil,2322.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1802.228mil,2337.205mil) on Top Overlay And Pad D11-1(1787.228mil,2322.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1879.228mil,2312.205mil) on Top Overlay And Pad D7-1(1894.228mil,2327.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1879.228mil,2342.205mil) on Top Overlay And Pad D7-1(1894.228mil,2327.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1969.228mil,2312.205mil) on Top Overlay And Pad D7-2(1954.228mil,2327.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1969.228mil,2342.205mil) on Top Overlay And Pad D7-2(1954.228mil,2327.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1998.228mil,2312.205mil) on Top Overlay And Pad D6-2(2013.228mil,2327.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (1998.228mil,2342.205mil) on Top Overlay And Pad D6-2(2013.228mil,2327.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2088.228mil,2312.205mil) on Top Overlay And Pad D6-1(2073.228mil,2327.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2088.228mil,2342.205mil) on Top Overlay And Pad D6-1(2073.228mil,2327.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2158.228mil,1847.205mil) on Top Overlay And Pad D3-1(2173.228mil,1862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2158.228mil,1877.205mil) on Top Overlay And Pad D3-1(2173.228mil,1862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2248.228mil,1847.205mil) on Top Overlay And Pad D3-2(2233.228mil,1862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2248.228mil,1877.205mil) on Top Overlay And Pad D3-2(2233.228mil,1862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2277.228mil,2302.205mil) on Top Overlay And Pad D4-2(2292.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2277.228mil,2332.205mil) on Top Overlay And Pad D4-2(2292.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Arc (2367.228mil,2302.205mil) on Top Overlay And Pad D4-1(2352.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2367.228mil,2332.205mil) on Top Overlay And Pad D4-1(2352.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2449.228mil,2302.205mil) on Top Overlay And Pad D2-1(2464.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2449.228mil,2332.205mil) on Top Overlay And Pad D2-1(2464.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2539.228mil,2302.205mil) on Top Overlay And Pad D2-2(2524.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2539.228mil,2332.205mil) on Top Overlay And Pad D2-2(2524.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2567.228mil,2302.205mil) on Top Overlay And Pad D1-2(2582.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2567.228mil,2332.205mil) on Top Overlay And Pad D1-2(2582.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2657.228mil,2302.205mil) on Top Overlay And Pad D1-1(2642.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (2657.228mil,2332.205mil) on Top Overlay And Pad D1-1(2642.228mil,2317.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3862.559mil,1421.693mil) on Top Overlay And Pad C12-2(3877.559mil,1436.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3862.559mil,1451.693mil) on Top Overlay And Pad C12-2(3877.559mil,1436.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3862.559mil,701.221mil) on Top Overlay And Pad C8-2(3877.559mil,716.221mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3862.559mil,731.221mil) on Top Overlay And Pad C8-2(3877.559mil,716.221mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3952.559mil,1421.693mil) on Top Overlay And Pad C12-1(3937.559mil,1436.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3952.559mil,1451.693mil) on Top Overlay And Pad C12-1(3937.559mil,1436.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3952.559mil,701.221mil) on Top Overlay And Pad C8-1(3937.559mil,716.221mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3952.559mil,731.221mil) on Top Overlay And Pad C8-1(3937.559mil,716.221mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3954.567mil,1089.984mil) on Top Overlay And Pad D12-2(3969.567mil,1104.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3954.567mil,1179.984mil) on Top Overlay And Pad D12-1(3969.567mil,1164.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3959.173mil,315.394mil) on Top Overlay And Pad D5-2(3974.173mil,330.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3959.173mil,405.394mil) on Top Overlay And Pad D5-1(3974.173mil,390.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3984.567mil,1089.984mil) on Top Overlay And Pad D12-2(3969.567mil,1104.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3984.567mil,1179.984mil) on Top Overlay And Pad D12-1(3969.567mil,1164.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3989.173mil,315.394mil) on Top Overlay And Pad D5-2(3974.173mil,330.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (3989.173mil,405.394mil) on Top Overlay And Pad D5-1(3974.173mil,390.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (4114.567mil,1090.984mil) on Top Overlay And Pad C11-2(4129.567mil,1105.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (4114.567mil,1180.984mil) on Top Overlay And Pad C11-1(4129.567mil,1165.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (4119.173mil,315.394mil) on Top Overlay And Pad C6-2(4134.173mil,330.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (4119.173mil,405.394mil) on Top Overlay And Pad C6-1(4134.173mil,390.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4144.567mil,1090.984mil) on Top Overlay And Pad C11-2(4129.567mil,1105.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (4144.567mil,1180.984mil) on Top Overlay And Pad C11-1(4129.567mil,1165.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4149.173mil,315.394mil) on Top Overlay And Pad C6-2(4134.173mil,330.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (4149.173mil,405.394mil) on Top Overlay And Pad C6-1(4134.173mil,390.394mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (756.276mil,1004.725mil) on Top Overlay And Pad D15-1(771.276mil,989.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (756.276mil,974.725mil) on Top Overlay And Pad D15-1(771.276mil,989.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (787.48mil,2165mil) on Top Overlay And Pad C13-1(802.48mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (787.48mil,2255mil) on Top Overlay And Pad C13-2(802.48mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (817.48mil,2165mil) on Top Overlay And Pad C13-1(802.48mil,2180mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (817.48mil,2255mil) on Top Overlay And Pad C13-2(802.48mil,2240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (846.275mil,1004.725mil) on Top Overlay And Pad D15-2(831.275mil,989.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (846.275mil,974.725mil) on Top Overlay And Pad D15-2(831.275mil,989.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (874.276mil,1004.725mil) on Top Overlay And Pad D16-2(889.276mil,989.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (874.276mil,974.725mil) on Top Overlay And Pad D16-2(889.276mil,989.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (964.275mil,1004.725mil) on Top Overlay And Pad D16-1(949.275mil,989.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (964.275mil,974.725mil) on Top Overlay And Pad D16-1(949.275mil,989.725mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-1(4129.567mil,1165.984mil) on Top Layer And Track (4109.567mil,1150.984mil)(4109.567mil,1180.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-1(4129.567mil,1165.984mil) on Top Layer And Track (4114.567mil,1185.984mil)(4144.567mil,1185.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-1(4129.567mil,1165.984mil) on Top Layer And Track (4149.567mil,1150.984mil)(4149.567mil,1180.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-2(4129.567mil,1105.984mil) on Top Layer And Track (4109.567mil,1090.984mil)(4109.567mil,1120.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-2(4129.567mil,1105.984mil) on Top Layer And Track (4114.567mil,1085.984mil)(4144.567mil,1085.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C11-2(4129.567mil,1105.984mil) on Top Layer And Track (4149.567mil,1090.984mil)(4149.567mil,1120.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(3937.559mil,1436.693mil) on Top Layer And Track (3922.559mil,1416.693mil)(3952.559mil,1416.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(3937.559mil,1436.693mil) on Top Layer And Track (3922.559mil,1456.693mil)(3952.559mil,1456.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-1(3937.559mil,1436.693mil) on Top Layer And Track (3957.559mil,1421.693mil)(3957.559mil,1451.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(3877.559mil,1436.693mil) on Top Layer And Track (3857.559mil,1421.693mil)(3857.559mil,1451.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(3877.559mil,1436.693mil) on Top Layer And Track (3862.559mil,1416.693mil)(3892.559mil,1416.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C12-2(3877.559mil,1436.693mil) on Top Layer And Track (3862.559mil,1456.693mil)(3892.559mil,1456.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-1(802.48mil,2180mil) on Top Layer And Track (782.48mil,2165mil)(782.48mil,2195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-1(802.48mil,2180mil) on Top Layer And Track (787.48mil,2160mil)(817.48mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-1(802.48mil,2180mil) on Top Layer And Track (822.48mil,2165mil)(822.48mil,2195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-2(802.48mil,2240mil) on Top Layer And Track (782.48mil,2225mil)(782.48mil,2255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-2(802.48mil,2240mil) on Top Layer And Track (787.48mil,2260mil)(817.48mil,2260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C13-2(802.48mil,2240mil) on Top Layer And Track (822.48mil,2225mil)(822.48mil,2255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-1(4134.173mil,390.394mil) on Top Layer And Track (4114.173mil,375.394mil)(4114.173mil,405.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-1(4134.173mil,390.394mil) on Top Layer And Track (4119.173mil,410.394mil)(4149.173mil,410.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-1(4134.173mil,390.394mil) on Top Layer And Track (4154.173mil,375.394mil)(4154.173mil,405.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(4134.173mil,330.394mil) on Top Layer And Track (4114.173mil,315.394mil)(4114.173mil,345.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(4134.173mil,330.394mil) on Top Layer And Track (4119.173mil,310.394mil)(4149.173mil,310.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C6-2(4134.173mil,330.394mil) on Top Layer And Track (4154.173mil,315.394mil)(4154.173mil,345.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-1(3937.559mil,716.221mil) on Top Layer And Track (3922.559mil,696.221mil)(3952.559mil,696.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-1(3937.559mil,716.221mil) on Top Layer And Track (3922.559mil,736.22mil)(3952.559mil,736.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-1(3937.559mil,716.221mil) on Top Layer And Track (3957.559mil,701.221mil)(3957.559mil,731.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-2(3877.559mil,716.221mil) on Top Layer And Track (3857.559mil,701.221mil)(3857.559mil,731.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-2(3877.559mil,716.221mil) on Top Layer And Track (3862.559mil,696.221mil)(3892.559mil,696.221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad C8-2(3877.559mil,716.221mil) on Top Layer And Track (3862.559mil,736.22mil)(3892.559mil,736.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D10-1(1609.228mil,1862.205mil) on Top Layer And Track (1589.228mil,1847.205mil)(1589.228mil,1877.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D10-1(1609.228mil,1862.205mil) on Top Layer And Track (1594.228mil,1842.205mil)(1624.228mil,1842.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D10-1(1609.228mil,1862.205mil) on Top Layer And Track (1594.228mil,1882.205mil)(1624.228mil,1882.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D10-1(1609.228mil,1862.205mil) on Top Layer And Track (1632.205mil,1847.205mil)(1646.772mil,1861.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D10-1(1609.228mil,1862.205mil) on Top Layer And Track (1632.205mil,1876.339mil)(1632.205mil,1847.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D10-1(1609.228mil,1862.205mil) on Top Layer And Track (1632.205mil,1876.339mil)(1646.772mil,1861.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D10-2(1669.228mil,1862.205mil) on Top Layer And Track (1632.205mil,1847.205mil)(1646.772mil,1861.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D10-2(1669.228mil,1862.205mil) on Top Layer And Track (1632.205mil,1876.339mil)(1646.772mil,1861.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D10-2(1669.228mil,1862.205mil) on Top Layer And Track (1654.228mil,1842.205mil)(1684.228mil,1842.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D10-2(1669.228mil,1862.205mil) on Top Layer And Track (1654.228mil,1882.205mil)(1684.228mil,1882.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D10-2(1669.228mil,1862.205mil) on Top Layer And Track (1689.228mil,1847.205mil)(1689.228mil,1877.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D1-1(2642.228mil,2317.205mil) on Top Layer And Track (2604.685mil,2317.638mil)(2619.251mil,2303.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D1-1(2642.228mil,2317.205mil) on Top Layer And Track (2604.685mil,2317.638mil)(2619.251mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D1-1(2642.228mil,2317.205mil) on Top Layer And Track (2619.251mil,2332.205mil)(2619.251mil,2303.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D1-1(2642.228mil,2317.205mil) on Top Layer And Track (2627.228mil,2297.205mil)(2657.228mil,2297.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D1-1(2642.228mil,2317.205mil) on Top Layer And Track (2627.228mil,2337.205mil)(2657.228mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D1-1(2642.228mil,2317.205mil) on Top Layer And Track (2662.228mil,2302.205mil)(2662.228mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D11-1(1787.228mil,2322.205mil) on Top Layer And Track (1749.685mil,2322.638mil)(1764.251mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D11-1(1787.228mil,2322.205mil) on Top Layer And Track (1749.685mil,2322.638mil)(1764.252mil,2308.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D11-1(1787.228mil,2322.205mil) on Top Layer And Track (1764.251mil,2337.205mil)(1764.252mil,2308.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D11-1(1787.228mil,2322.205mil) on Top Layer And Track (1772.228mil,2302.205mil)(1802.228mil,2302.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D11-1(1787.228mil,2322.205mil) on Top Layer And Track (1772.228mil,2342.205mil)(1802.228mil,2342.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D11-1(1787.228mil,2322.205mil) on Top Layer And Track (1807.228mil,2307.205mil)(1807.228mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D11-2(1727.228mil,2322.205mil) on Top Layer And Track (1707.228mil,2307.205mil)(1707.228mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D11-2(1727.228mil,2322.205mil) on Top Layer And Track (1712.228mil,2302.205mil)(1742.228mil,2302.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D11-2(1727.228mil,2322.205mil) on Top Layer And Track (1712.228mil,2342.205mil)(1742.228mil,2342.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D11-2(1727.228mil,2322.205mil) on Top Layer And Track (1749.685mil,2322.638mil)(1764.251mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D11-2(1727.228mil,2322.205mil) on Top Layer And Track (1749.685mil,2322.638mil)(1764.252mil,2308.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D1-2(2582.228mil,2317.205mil) on Top Layer And Track (2562.229mil,2302.205mil)(2562.229mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D1-2(2582.228mil,2317.205mil) on Top Layer And Track (2567.228mil,2297.205mil)(2597.228mil,2297.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D1-2(2582.228mil,2317.205mil) on Top Layer And Track (2567.228mil,2337.205mil)(2597.228mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D1-2(2582.228mil,2317.205mil) on Top Layer And Track (2604.685mil,2317.638mil)(2619.251mil,2303.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D1-2(2582.228mil,2317.205mil) on Top Layer And Track (2604.685mil,2317.638mil)(2619.251mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D12-1(3969.567mil,1164.984mil) on Top Layer And Track (3949.567mil,1179.984mil)(3949.567mil,1149.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D12-1(3969.567mil,1164.984mil) on Top Layer And Track (3954.567mil,1142.007mil)(3969.133mil,1127.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.055mil < 10mil) Between Pad D12-1(3969.567mil,1164.984mil) on Top Layer And Track (3954.567mil,1142.007mil)(3983.7mil,1142.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D12-1(3969.567mil,1164.984mil) on Top Layer And Track (3954.567mil,1184.984mil)(3984.567mil,1184.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.055mil < 10mil) Between Pad D12-1(3969.567mil,1164.984mil) on Top Layer And Track (3969.133mil,1127.441mil)(3983.7mil,1142.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D12-1(3969.567mil,1164.984mil) on Top Layer And Track (3989.567mil,1149.984mil)(3989.567mil,1179.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D12-2(3969.567mil,1104.984mil) on Top Layer And Track (3949.567mil,1089.984mil)(3949.567mil,1119.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D12-2(3969.567mil,1104.984mil) on Top Layer And Track (3954.567mil,1084.984mil)(3984.567mil,1084.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D12-2(3969.567mil,1104.984mil) on Top Layer And Track (3954.567mil,1142.007mil)(3969.133mil,1127.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D12-2(3969.567mil,1104.984mil) on Top Layer And Track (3969.133mil,1127.441mil)(3983.7mil,1142.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D12-2(3969.567mil,1104.984mil) on Top Layer And Track (3989.567mil,1089.984mil)(3989.567mil,1119.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D15-1(771.276mil,989.725mil) on Top Layer And Track (751.276mil,974.725mil)(751.276mil,1004.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D15-1(771.276mil,989.725mil) on Top Layer And Track (756.276mil,1009.724mil)(786.276mil,1009.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D15-1(771.276mil,989.725mil) on Top Layer And Track (756.276mil,969.725mil)(786.276mil,969.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D15-1(771.276mil,989.725mil) on Top Layer And Track (794.253mil,1003.858mil)(808.819mil,989.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D15-1(771.276mil,989.725mil) on Top Layer And Track (794.253mil,974.725mil)(794.253mil,1003.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D15-1(771.276mil,989.725mil) on Top Layer And Track (794.253mil,974.725mil)(808.819mil,989.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D15-2(831.275mil,989.725mil) on Top Layer And Track (794.253mil,1003.858mil)(808.819mil,989.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D15-2(831.275mil,989.725mil) on Top Layer And Track (794.253mil,974.725mil)(808.819mil,989.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D15-2(831.275mil,989.725mil) on Top Layer And Track (816.276mil,1009.724mil)(846.276mil,1009.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D15-2(831.275mil,989.725mil) on Top Layer And Track (816.276mil,969.725mil)(846.276mil,969.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D15-2(831.275mil,989.725mil) on Top Layer And Track (851.275mil,974.725mil)(851.275mil,1004.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D16-1(949.275mil,989.725mil) on Top Layer And Track (911.732mil,990.158mil)(926.299mil,1004.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D16-1(949.275mil,989.725mil) on Top Layer And Track (911.732mil,990.158mil)(926.299mil,975.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D16-1(949.275mil,989.725mil) on Top Layer And Track (926.299mil,1004.725mil)(926.299mil,975.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D16-1(949.275mil,989.725mil) on Top Layer And Track (934.276mil,1009.724mil)(964.276mil,1009.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D16-1(949.275mil,989.725mil) on Top Layer And Track (934.276mil,969.725mil)(964.276mil,969.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D16-1(949.275mil,989.725mil) on Top Layer And Track (969.276mil,974.725mil)(969.276mil,1004.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D16-2(889.276mil,989.725mil) on Top Layer And Track (869.276mil,974.725mil)(869.276mil,1004.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D16-2(889.276mil,989.725mil) on Top Layer And Track (874.276mil,1009.724mil)(904.276mil,1009.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D16-2(889.276mil,989.725mil) on Top Layer And Track (874.276mil,969.725mil)(904.276mil,969.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D16-2(889.276mil,989.725mil) on Top Layer And Track (911.732mil,990.158mil)(926.299mil,1004.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D16-2(889.276mil,989.725mil) on Top Layer And Track (911.732mil,990.158mil)(926.299mil,975.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D2-1(2464.228mil,2317.205mil) on Top Layer And Track (2444.228mil,2302.205mil)(2444.228mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D2-1(2464.228mil,2317.205mil) on Top Layer And Track (2449.228mil,2297.205mil)(2479.228mil,2297.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D2-1(2464.228mil,2317.205mil) on Top Layer And Track (2449.228mil,2337.205mil)(2479.228mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D2-1(2464.228mil,2317.205mil) on Top Layer And Track (2487.205mil,2302.205mil)(2487.205mil,2331.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D2-1(2464.228mil,2317.205mil) on Top Layer And Track (2487.205mil,2302.205mil)(2501.772mil,2316.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D2-1(2464.228mil,2317.205mil) on Top Layer And Track (2487.205mil,2331.338mil)(2501.772mil,2316.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D2-2(2524.228mil,2317.205mil) on Top Layer And Track (2487.205mil,2302.205mil)(2501.772mil,2316.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D2-2(2524.228mil,2317.205mil) on Top Layer And Track (2487.205mil,2331.338mil)(2501.772mil,2316.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D2-2(2524.228mil,2317.205mil) on Top Layer And Track (2509.228mil,2297.205mil)(2539.228mil,2297.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D2-2(2524.228mil,2317.205mil) on Top Layer And Track (2509.228mil,2337.205mil)(2539.228mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D2-2(2524.228mil,2317.205mil) on Top Layer And Track (2544.228mil,2302.205mil)(2544.228mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D3-1(2173.228mil,1862.205mil) on Top Layer And Track (2153.228mil,1847.205mil)(2153.228mil,1877.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D3-1(2173.228mil,1862.205mil) on Top Layer And Track (2158.228mil,1842.205mil)(2188.228mil,1842.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D3-1(2173.228mil,1862.205mil) on Top Layer And Track (2158.228mil,1882.205mil)(2188.228mil,1882.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D3-1(2173.228mil,1862.205mil) on Top Layer And Track (2196.205mil,1847.205mil)(2210.772mil,1861.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D3-1(2173.228mil,1862.205mil) on Top Layer And Track (2196.205mil,1876.339mil)(2196.205mil,1847.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D3-1(2173.228mil,1862.205mil) on Top Layer And Track (2196.205mil,1876.339mil)(2210.772mil,1861.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D3-2(2233.228mil,1862.205mil) on Top Layer And Track (2196.205mil,1847.205mil)(2210.772mil,1861.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D3-2(2233.228mil,1862.205mil) on Top Layer And Track (2196.205mil,1876.339mil)(2210.772mil,1861.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D3-2(2233.228mil,1862.205mil) on Top Layer And Track (2218.228mil,1842.205mil)(2248.228mil,1842.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D3-2(2233.228mil,1862.205mil) on Top Layer And Track (2218.228mil,1882.205mil)(2248.228mil,1882.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D3-2(2233.228mil,1862.205mil) on Top Layer And Track (2253.228mil,1847.205mil)(2253.228mil,1877.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D4-1(2352.228mil,2317.205mil) on Top Layer And Track (2314.685mil,2317.638mil)(2329.251mil,2303.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.009mil < 10mil) Between Pad D4-1(2352.228mil,2317.205mil) on Top Layer And Track (2314.685mil,2317.638mil)(2329.251mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.009mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.009mil < 10mil) Between Pad D4-1(2352.228mil,2317.205mil) on Top Layer And Track (2329.251mil,2332.205mil)(2329.251mil,2303.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.009mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D4-1(2352.228mil,2317.205mil) on Top Layer And Track (2337.228mil,2297.205mil)(2367.228mil,2297.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D4-1(2352.228mil,2317.205mil) on Top Layer And Track (2337.228mil,2337.205mil)(2367.228mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D4-1(2352.228mil,2317.205mil) on Top Layer And Track (2372.228mil,2302.205mil)(2372.228mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D4-2(2292.228mil,2317.205mil) on Top Layer And Track (2272.228mil,2302.205mil)(2272.228mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D4-2(2292.228mil,2317.205mil) on Top Layer And Track (2277.228mil,2297.205mil)(2307.228mil,2297.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D4-2(2292.228mil,2317.205mil) on Top Layer And Track (2277.228mil,2337.205mil)(2307.228mil,2337.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D4-2(2292.228mil,2317.205mil) on Top Layer And Track (2314.685mil,2317.638mil)(2329.251mil,2303.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D4-2(2292.228mil,2317.205mil) on Top Layer And Track (2314.685mil,2317.638mil)(2329.251mil,2332.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D5-1(3974.173mil,390.394mil) on Top Layer And Track (3954.173mil,375.394mil)(3954.173mil,405.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D5-1(3974.173mil,390.394mil) on Top Layer And Track (3959.173mil,367.417mil)(3973.74mil,352.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.055mil < 10mil) Between Pad D5-1(3974.173mil,390.394mil) on Top Layer And Track (3959.173mil,367.417mil)(3988.307mil,367.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D5-1(3974.173mil,390.394mil) on Top Layer And Track (3959.173mil,410.394mil)(3989.173mil,410.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.055mil < 10mil) Between Pad D5-1(3974.173mil,390.394mil) on Top Layer And Track (3973.74mil,352.85mil)(3988.307mil,367.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D5-1(3974.173mil,390.394mil) on Top Layer And Track (3994.173mil,375.394mil)(3994.173mil,405.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D5-2(3974.173mil,330.394mil) on Top Layer And Track (3954.173mil,315.394mil)(3954.173mil,345.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D5-2(3974.173mil,330.394mil) on Top Layer And Track (3959.173mil,310.394mil)(3989.173mil,310.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D5-2(3974.173mil,330.394mil) on Top Layer And Track (3959.173mil,367.417mil)(3973.74mil,352.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D5-2(3974.173mil,330.394mil) on Top Layer And Track (3973.74mil,352.85mil)(3988.307mil,367.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D5-2(3974.173mil,330.394mil) on Top Layer And Track (3994.173mil,315.394mil)(3994.173mil,345.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D6-1(2073.228mil,2327.205mil) on Top Layer And Track (2035.685mil,2327.638mil)(2050.251mil,2342.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D6-1(2073.228mil,2327.205mil) on Top Layer And Track (2035.685mil,2327.638mil)(2050.252mil,2313.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D6-1(2073.228mil,2327.205mil) on Top Layer And Track (2050.251mil,2342.205mil)(2050.252mil,2313.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D6-1(2073.228mil,2327.205mil) on Top Layer And Track (2058.228mil,2307.205mil)(2088.228mil,2307.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D6-1(2073.228mil,2327.205mil) on Top Layer And Track (2058.228mil,2347.205mil)(2088.228mil,2347.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D6-1(2073.228mil,2327.205mil) on Top Layer And Track (2093.228mil,2312.205mil)(2093.228mil,2342.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D6-2(2013.228mil,2327.205mil) on Top Layer And Track (1993.228mil,2312.205mil)(1993.228mil,2342.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D6-2(2013.228mil,2327.205mil) on Top Layer And Track (1998.228mil,2307.205mil)(2028.228mil,2307.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D6-2(2013.228mil,2327.205mil) on Top Layer And Track (1998.228mil,2347.205mil)(2028.228mil,2347.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D6-2(2013.228mil,2327.205mil) on Top Layer And Track (2035.685mil,2327.638mil)(2050.251mil,2342.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D6-2(2013.228mil,2327.205mil) on Top Layer And Track (2035.685mil,2327.638mil)(2050.252mil,2313.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D7-1(1894.228mil,2327.205mil) on Top Layer And Track (1874.228mil,2312.205mil)(1874.228mil,2342.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D7-1(1894.228mil,2327.205mil) on Top Layer And Track (1879.228mil,2307.205mil)(1909.228mil,2307.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D7-1(1894.228mil,2327.205mil) on Top Layer And Track (1879.228mil,2347.205mil)(1909.228mil,2347.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D7-1(1894.228mil,2327.205mil) on Top Layer And Track (1917.205mil,2312.205mil)(1931.772mil,2326.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D7-1(1894.228mil,2327.205mil) on Top Layer And Track (1917.205mil,2341.338mil)(1917.205mil,2312.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.008mil < 10mil) Between Pad D7-1(1894.228mil,2327.205mil) on Top Layer And Track (1917.205mil,2341.338mil)(1931.772mil,2326.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D7-2(1954.228mil,2327.205mil) on Top Layer And Track (1917.205mil,2312.205mil)(1931.772mil,2326.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.488mil < 10mil) Between Pad D7-2(1954.228mil,2327.205mil) on Top Layer And Track (1917.205mil,2341.338mil)(1931.772mil,2326.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D7-2(1954.228mil,2327.205mil) on Top Layer And Track (1939.228mil,2307.205mil)(1969.228mil,2307.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D7-2(1954.228mil,2327.205mil) on Top Layer And Track (1939.228mil,2347.205mil)(1969.228mil,2347.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad D7-2(1954.228mil,2327.205mil) on Top Layer And Track (1974.228mil,2312.205mil)(1974.228mil,2342.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.949mil < 10mil) Between Pad J1-1(139.055mil,1195.748mil) on Multi-Layer And Track (-18.945mil,1123.748mil)(296.055mil,1123.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad J11-1(3586.299mil,2980mil) on Multi-Layer And Track (3514.299mil,2823mil)(3514.299mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.219mil < 10mil) Between Pad J1-2(139.055mil,1395.748mil) on Multi-Layer And Text "J2" (169.055mil,1476.751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.219mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.949mil < 10mil) Between Pad J12-1(139.055mil,795.748mil) on Multi-Layer And Track (-18.945mil,723.748mil)(296.055mil,723.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.127mil < 10mil) Between Pad J12-2(139.055mil,995.748mil) on Multi-Layer And Text "J1" (159.055mil,1067.023mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.127mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J13-2(139.055mil,595.748mil) on Multi-Layer And Text "J12" (194.055mil,667.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.949mil < 10mil) Between Pad J2-1(139.055mil,1595.748mil) on Multi-Layer And Track (-18.945mil,1523.748mil)(296.055mil,1523.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad J3-1(2386.299mil,2980mil) on Multi-Layer And Track (2314.299mil,2823mil)(2314.299mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad J4-1(1986.299mil,2980mil) on Multi-Layer And Track (1914.299mil,2823mil)(1914.299mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad J5-1(1586.299mil,2980mil) on Multi-Layer And Track (1514.299mil,2823mil)(1514.299mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad J6-1(3186.299mil,2980mil) on Multi-Layer And Track (3114.299mil,2823mil)(3114.299mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad J7-1(1186.299mil,2980mil) on Multi-Layer And Track (1114.299mil,2823mil)(1114.299mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad J8-1(786.299mil,2980mil) on Multi-Layer And Track (714.299mil,2823mil)(714.299mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.089mil < 10mil) Between Pad J9-1(2786.299mil,2980mil) on Multi-Layer And Track (2714.299mil,2823mil)(2714.299mil,3138mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.949mil < 10mil) Between Pad JP6-1(139.055mil,1995.748mil) on Multi-Layer And Track (-18.945mil,1923.748mil)(296.055mil,1923.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K1-1(3765.827mil,267.402mil) on Multi-Layer And Track (3647.717mil,267.401mil)(3765.827mil,267.402mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.538mil < 10mil) Between Pad K1-1(3765.827mil,267.402mil) on Multi-Layer And Track (3834.725mil,50.867mil)(3834.725mil,1271.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K1-2(3765.827mil,1133.543mil) on Multi-Layer And Track (3647.717mil,1133.543mil)(3765.827mil,1133.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.538mil < 10mil) Between Pad K1-2(3765.827mil,1133.543mil) on Multi-Layer And Track (3834.725mil,50.867mil)(3834.725mil,1271.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.971mil < 10mil) Between Pad K1-3(3293.387mil,117.795mil) on Multi-Layer And Track (3224.489mil,50.866mil)(3224.489mil,1271.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad K1-3(3293.387mil,117.795mil) on Multi-Layer And Track (3224.489mil,50.866mil)(3834.725mil,50.867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.421mil < 10mil) Between Pad K1-3(3293.387mil,117.795mil) on Multi-Layer And Track (3293.387mil,117.795mil)(3293.387mil,739.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.733mil < 10mil) Between Pad K1-4(3293.387mil,1204.409mil) on Multi-Layer And Track (3224.489mil,1271.338mil)(3834.725mil,1271.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.971mil < 10mil) Between Pad K1-4(3293.387mil,1204.409mil) on Multi-Layer And Track (3224.489mil,50.866mil)(3224.489mil,1271.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.697mil < 10mil) Between Pad K1-4(3293.387mil,1204.409mil) on Multi-Layer And Track (3293.387mil,857.952mil)(3293.387mil,1204.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K2-1(3763.858mil,1503.819mil) on Multi-Layer And Track (3645.748mil,1503.819mil)(3763.858mil,1503.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.538mil < 10mil) Between Pad K2-1(3763.858mil,1503.819mil) on Multi-Layer And Track (3832.756mil,1287.284mil)(3832.756mil,2507.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K2-2(3763.858mil,2369.961mil) on Multi-Layer And Track (3645.748mil,2369.961mil)(3763.858mil,2369.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.538mil < 10mil) Between Pad K2-2(3763.858mil,2369.961mil) on Multi-Layer And Track (3832.756mil,1287.284mil)(3832.756mil,2507.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.538mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad K2-3(3291.418mil,1354.213mil) on Multi-Layer And Text "K1" (3228.331mil,1300.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.862mil < 10mil) Between Pad K2-3(3291.418mil,1354.213mil) on Multi-Layer And Track (3222.52mil,1287.284mil)(3832.756mil,1287.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.971mil < 10mil) Between Pad K2-3(3291.418mil,1354.213mil) on Multi-Layer And Track (3222.52mil,2507.756mil)(3222.52mil,1287.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.421mil < 10mil) Between Pad K2-3(3291.418mil,1354.213mil) on Multi-Layer And Track (3291.418mil,1354.213mil)(3291.418mil,1976.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.971mil < 10mil) Between Pad K2-4(3291.418mil,2440.827mil) on Multi-Layer And Track (3222.52mil,2507.756mil)(3222.52mil,1287.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.971mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.733mil < 10mil) Between Pad K2-4(3291.418mil,2440.827mil) on Multi-Layer And Track (3222.52mil,2507.756mil)(3832.756mil,2507.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.733mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.697mil < 10mil) Between Pad K2-4(3291.418mil,2440.827mil) on Multi-Layer And Track (3291.418mil,2094.37mil)(3291.418mil,2440.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q1-1(4124.095mil,871.732mil) on Top Layer And Track (4021.733mil,846.142mil)(4120.158mil,846.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.493mil < 10mil) Between Pad Q1-1(4124.095mil,871.732mil) on Top Layer And Track (4158.209mil,860.131mil)(4158.209mil,893.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.493mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.493mil < 10mil) Between Pad Q1-1(4124.095mil,871.732mil) on Top Layer And Track (4158.209mil,860.131mil)(4199.212mil,860.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.493mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q1-2(4124.095mil,946.535mil) on Top Layer And Track (4021.733mil,972.126mil)(4120.158mil,972.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.496mil < 10mil) Between Pad Q1-2(4124.095mil,946.535mil) on Top Layer And Track (4159.213mil,958.131mil)(4159.213mil,924.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.496mil < 10mil) Between Pad Q1-2(4124.095mil,946.535mil) on Top Layer And Track (4159.213mil,958.131mil)(4199.213mil,958.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q1-3(4029.606mil,909.134mil) on Top Layer And Track (4021.732mil,881.575mil)(4021.733mil,846.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q1-3(4029.606mil,909.134mil) on Top Layer And Track (4021.732mil,936.693mil)(4021.733mil,972.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q2-1(4119.409mil,1579.764mil) on Top Layer And Track (4017.047mil,1554.173mil)(4115.472mil,1554.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad Q2-2(4119.409mil,1654.567mil) on Top Layer And Track (4017.047mil,1680.157mil)(4115.472mil,1680.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q2-3(4024.921mil,1617.165mil) on Top Layer And Track (4017.047mil,1554.173mil)(4017.047mil,1589.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad Q2-3(4024.921mil,1617.165mil) on Top Layer And Track (4017.047mil,1644.724mil)(4017.047mil,1680.157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-1(2233.228mil,1922.205mil) on Top Layer And Track (2218.228mil,1942.205mil)(2252.231mil,1942.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R10-1(2233.228mil,1922.205mil) on Top Layer And Track (2219.231mil,1901.202mil)(2252.231mil,1901.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R10-1(2233.228mil,1922.205mil) on Top Layer And Track (2252.231mil,1901.202mil)(2252.231mil,1942.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R10-2(2173.228mil,1922.205mil) on Top Layer And Track (2154.231mil,1902.205mil)(2154.231mil,1942.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(2173.228mil,1922.205mil) on Top Layer And Track (2154.231mil,1902.205mil)(2188.228mil,1902.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R10-2(2173.228mil,1922.205mil) on Top Layer And Track (2154.231mil,1942.205mil)(2188.228mil,1942.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-1(681.102mil,1515mil) on Top Layer And Track (661.102mil,1500mil)(661.102mil,1534.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R1-1(681.102mil,1515mil) on Top Layer And Track (661.102mil,1534.003mil)(702.106mil,1534.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R1-1(681.102mil,1515mil) on Top Layer And Track (702.106mil,1501.003mil)(702.106mil,1534.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-1(681.102mil,1810mil) on Top Layer And Track (661.102mil,1795mil)(661.102mil,1829.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R11-1(681.102mil,1810mil) on Top Layer And Track (661.102mil,1829.003mil)(702.106mil,1829.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R11-1(681.102mil,1810mil) on Top Layer And Track (702.106mil,1796.003mil)(702.106mil,1829.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(681.102mil,1750mil) on Top Layer And Track (661.102mil,1731.003mil)(661.102mil,1765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R11-2(681.102mil,1750mil) on Top Layer And Track (661.102mil,1731.003mil)(701.102mil,1731.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R11-2(681.102mil,1750mil) on Top Layer And Track (701.102mil,1765mil)(701.102mil,1731.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(681.102mil,1455mil) on Top Layer And Track (661.102mil,1436.003mil)(661.102mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R1-2(681.102mil,1455mil) on Top Layer And Track (661.102mil,1436.003mil)(701.102mil,1436.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R1-2(681.102mil,1455mil) on Top Layer And Track (701.102mil,1470mil)(701.102mil,1436.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-1(3919.173mil,390.394mil) on Top Layer And Track (3899.173mil,375.394mil)(3899.173mil,409.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R12-1(3919.173mil,390.394mil) on Top Layer And Track (3899.173mil,409.397mil)(3940.177mil,409.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R12-1(3919.173mil,390.394mil) on Top Layer And Track (3940.177mil,376.397mil)(3940.177mil,409.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R12-2(3919.173mil,330.394mil) on Top Layer And Track (3899.173mil,311.397mil)(3939.173mil,311.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(3919.173mil,330.394mil) on Top Layer And Track (3899.173mil,345.394mil)(3899.173mil,311.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R12-2(3919.173mil,330.394mil) on Top Layer And Track (3939.173mil,311.397mil)(3939.173mil,345.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.087mil < 10mil) Between Pad R13-1(1893.228mil,2382.205mil) on Top Layer And Track (1872.225mil,2363.202mil)(1872.225mil,2396.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R13-1(1893.228mil,2382.205mil) on Top Layer And Track (1872.225mil,2363.202mil)(1913.228mil,2363.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-1(1893.228mil,2382.205mil) on Top Layer And Track (1913.228mil,2363.202mil)(1913.228mil,2397.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(1893.228mil,2442.205mil) on Top Layer And Track (1873.228mil,2427.205mil)(1873.228mil,2461.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R13-2(1893.228mil,2442.205mil) on Top Layer And Track (1873.228mil,2461.202mil)(1913.228mil,2461.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R13-2(1893.228mil,2442.205mil) on Top Layer And Track (1913.228mil,2427.205mil)(1913.228mil,2461.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.178mil < 10mil) Between Pad R14-1(2073.228mil,2382.205mil) on Top Layer And Text "D6" (1990.236mil,2357.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.087mil < 10mil) Between Pad R14-1(2073.228mil,2382.205mil) on Top Layer And Track (2052.225mil,2363.202mil)(2052.225mil,2396.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R14-1(2073.228mil,2382.205mil) on Top Layer And Track (2052.225mil,2363.202mil)(2093.228mil,2363.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-1(2073.228mil,2382.205mil) on Top Layer And Track (2093.228mil,2363.202mil)(2093.228mil,2397.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(2073.228mil,2442.205mil) on Top Layer And Track (2053.228mil,2461.202mil)(2053.229mil,2427.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R14-2(2073.228mil,2442.205mil) on Top Layer And Track (2053.228mil,2461.202mil)(2093.228mil,2461.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R14-2(2073.228mil,2442.205mil) on Top Layer And Track (2093.228mil,2427.205mil)(2093.228mil,2461.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-1(4029.173mil,390.394mil) on Top Layer And Track (4009.173mil,375.394mil)(4009.173mil,409.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R15-1(4029.173mil,390.394mil) on Top Layer And Track (4009.173mil,409.397mil)(4050.177mil,409.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R15-1(4029.173mil,390.394mil) on Top Layer And Track (4050.177mil,376.397mil)(4050.177mil,409.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R15-2(4029.173mil,330.394mil) on Top Layer And Track (4009.173mil,311.397mil)(4049.173mil,311.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(4029.173mil,330.394mil) on Top Layer And Track (4009.173mil,345.394mil)(4009.173mil,311.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R15-2(4029.173mil,330.394mil) on Top Layer And Track (4049.173mil,311.397mil)(4049.173mil,345.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-1(1908.228mil,1932.205mil) on Top Layer And Track (1888.228mil,1917.205mil)(1888.228mil,1951.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R16-1(1908.228mil,1932.205mil) on Top Layer And Track (1888.228mil,1951.208mil)(1929.232mil,1951.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R16-1(1908.228mil,1932.205mil) on Top Layer And Track (1929.232mil,1918.208mil)(1929.232mil,1951.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(1908.228mil,1872.205mil) on Top Layer And Track (1888.228mil,1853.208mil)(1888.228mil,1887.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R16-2(1908.228mil,1872.205mil) on Top Layer And Track (1888.228mil,1853.208mil)(1928.228mil,1853.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R16-2(1908.228mil,1872.205mil) on Top Layer And Track (1928.228mil,1853.208mil)(1928.228mil,1887.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-1(4084.173mil,390.394mil) on Top Layer And Track (4064.173mil,375.394mil)(4064.173mil,409.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R17-1(4084.173mil,390.394mil) on Top Layer And Track (4064.173mil,409.397mil)(4105.176mil,409.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R17-1(4084.173mil,390.394mil) on Top Layer And Track (4105.176mil,376.397mil)(4105.176mil,409.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(4084.173mil,330.394mil) on Top Layer And Track (4064.173mil,311.397mil)(4064.173mil,345.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R17-2(4084.173mil,330.394mil) on Top Layer And Track (4064.173mil,311.397mil)(4104.173mil,311.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R17-2(4084.173mil,330.394mil) on Top Layer And Track (4104.173mil,311.397mil)(4104.173mil,345.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.087mil < 10mil) Between Pad R18-1(4179.213mil,879.134mil) on Top Layer And Track (4158.209mil,860.131mil)(4158.209mil,893.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R18-1(4179.213mil,879.134mil) on Top Layer And Track (4158.209mil,860.131mil)(4199.212mil,860.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-1(4179.213mil,879.134mil) on Top Layer And Track (4199.212mil,860.131mil)(4199.212mil,894.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(4179.213mil,939.134mil) on Top Layer And Track (4159.213mil,958.131mil)(4159.213mil,924.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R18-2(4179.213mil,939.134mil) on Top Layer And Track (4159.213mil,958.131mil)(4199.213mil,958.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R18-2(4179.213mil,939.134mil) on Top Layer And Track (4199.212mil,924.134mil)(4199.213mil,958.131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-1(2058.228mil,1932.205mil) on Top Layer And Track (2038.228mil,1917.205mil)(2038.228mil,1951.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R19-1(2058.228mil,1932.205mil) on Top Layer And Track (2038.228mil,1951.208mil)(2079.231mil,1951.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R19-1(2058.228mil,1932.205mil) on Top Layer And Track (2079.231mil,1918.208mil)(2079.231mil,1951.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(2058.228mil,1872.205mil) on Top Layer And Track (2038.228mil,1853.208mil)(2038.228mil,1887.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R19-2(2058.228mil,1872.205mil) on Top Layer And Track (2038.228mil,1853.208mil)(2078.228mil,1853.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R19-2(2058.228mil,1872.205mil) on Top Layer And Track (2078.228mil,1853.208mil)(2078.228mil,1887.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-1(1558.228mil,1922.205mil) on Top Layer And Track (1538.228mil,1907.205mil)(1538.228mil,1941.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R20-1(1558.228mil,1922.205mil) on Top Layer And Track (1538.228mil,1941.208mil)(1579.232mil,1941.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R20-1(1558.228mil,1922.205mil) on Top Layer And Track (1579.232mil,1908.208mil)(1579.232mil,1941.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(1558.228mil,1862.205mil) on Top Layer And Track (1538.228mil,1843.208mil)(1538.228mil,1877.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R20-2(1558.228mil,1862.205mil) on Top Layer And Track (1538.228mil,1843.208mil)(1578.228mil,1843.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R20-2(1558.228mil,1862.205mil) on Top Layer And Track (1578.228mil,1877.205mil)(1578.228mil,1843.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.508mil < 10mil) Between Pad R2-1(2463.228mil,2372.205mil) on Top Layer And Text "D2" (2490.236mil,2354.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.087mil < 10mil) Between Pad R2-1(2463.228mil,2372.205mil) on Top Layer And Track (2442.225mil,2353.202mil)(2442.225mil,2386.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R2-1(2463.228mil,2372.205mil) on Top Layer And Track (2442.225mil,2353.202mil)(2483.228mil,2353.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-1(2463.228mil,2372.205mil) on Top Layer And Track (2483.228mil,2353.202mil)(2483.228mil,2387.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-1(1788.228mil,2437.205mil) on Top Layer And Track (1768.228mil,2422.205mil)(1768.228mil,2456.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R21-1(1788.228mil,2437.205mil) on Top Layer And Track (1768.228mil,2456.208mil)(1809.232mil,2456.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R21-1(1788.228mil,2437.205mil) on Top Layer And Track (1809.232mil,2423.208mil)(1809.232mil,2456.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(1788.228mil,2377.205mil) on Top Layer And Track (1768.228mil,2358.208mil)(1768.228mil,2392.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R21-2(1788.228mil,2377.205mil) on Top Layer And Track (1768.228mil,2358.208mil)(1808.228mil,2358.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R21-2(1788.228mil,2377.205mil) on Top Layer And Track (1808.228mil,2358.208mil)(1808.228mil,2392.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2463.228mil,2432.205mil) on Top Layer And Track (2443.228mil,2451.202mil)(2443.228mil,2417.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R2-2(2463.228mil,2432.205mil) on Top Layer And Track (2443.228mil,2451.202mil)(2483.228mil,2451.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R2-2(2463.228mil,2432.205mil) on Top Layer And Track (2483.228mil,2417.205mil)(2483.228mil,2451.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-1(3914.567mil,1165.984mil) on Top Layer And Track (3894.567mil,1150.984mil)(3894.567mil,1184.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R22-1(3914.567mil,1165.984mil) on Top Layer And Track (3894.567mil,1184.987mil)(3935.57mil,1184.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R22-1(3914.567mil,1165.984mil) on Top Layer And Track (3935.57mil,1151.987mil)(3935.57mil,1184.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(3914.567mil,1105.984mil) on Top Layer And Track (3894.567mil,1086.988mil)(3894.567mil,1120.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R22-2(3914.567mil,1105.984mil) on Top Layer And Track (3894.567mil,1086.988mil)(3934.567mil,1086.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R22-2(3914.567mil,1105.984mil) on Top Layer And Track (3934.567mil,1086.988mil)(3934.567mil,1120.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-1(1668.228mil,1922.205mil) on Top Layer And Track (1653.228mil,1942.205mil)(1687.232mil,1942.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R23-1(1668.228mil,1922.205mil) on Top Layer And Track (1654.232mil,1901.202mil)(1687.232mil,1901.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R23-1(1668.228mil,1922.205mil) on Top Layer And Track (1687.232mil,1901.202mil)(1687.232mil,1942.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R23-2(1608.228mil,1922.205mil) on Top Layer And Track (1589.232mil,1902.205mil)(1589.232mil,1942.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-2(1608.228mil,1922.205mil) on Top Layer And Track (1589.232mil,1902.205mil)(1623.228mil,1902.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R23-2(1608.228mil,1922.205mil) on Top Layer And Track (1589.232mil,1942.205mil)(1623.228mil,1942.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-1(4024.567mil,1165.984mil) on Top Layer And Track (4004.567mil,1150.984mil)(4004.567mil,1184.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R24-1(4024.567mil,1165.984mil) on Top Layer And Track (4004.567mil,1184.987mil)(4045.57mil,1184.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R24-1(4024.567mil,1165.984mil) on Top Layer And Track (4045.57mil,1151.987mil)(4045.57mil,1184.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-2(4024.567mil,1105.984mil) on Top Layer And Track (4004.567mil,1086.987mil)(4004.567mil,1120.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R24-2(4024.567mil,1105.984mil) on Top Layer And Track (4004.567mil,1086.987mil)(4044.567mil,1086.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R24-2(4024.567mil,1105.984mil) on Top Layer And Track (4044.567mil,1086.988mil)(4044.567mil,1120.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-1(4074.567mil,1165.984mil) on Top Layer And Track (4054.567mil,1184.987mil)(4054.567mil,1150.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R25-1(4074.567mil,1165.984mil) on Top Layer And Track (4054.567mil,1184.987mil)(4095.57mil,1184.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R25-1(4074.567mil,1165.984mil) on Top Layer And Track (4095.57mil,1151.987mil)(4095.57mil,1184.987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.059mil < 10mil) Between Pad R25-2(4074.567mil,1105.984mil) on Top Layer And Text "R25" (4057.165mil,1078.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.059mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-2(4074.567mil,1105.984mil) on Top Layer And Track (4054.567mil,1086.988mil)(4054.567mil,1120.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R25-2(4074.567mil,1105.984mil) on Top Layer And Track (4054.567mil,1086.988mil)(4094.567mil,1086.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R25-2(4074.567mil,1105.984mil) on Top Layer And Track (4094.567mil,1120.984mil)(4094.567mil,1086.988mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.087mil < 10mil) Between Pad R26-1(4179.213mil,1583.858mil) on Top Layer And Track (4158.209mil,1564.855mil)(4158.209mil,1597.855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R26-1(4179.213mil,1583.858mil) on Top Layer And Track (4158.209mil,1564.855mil)(4199.212mil,1564.855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-1(4179.213mil,1583.858mil) on Top Layer And Track (4199.212mil,1598.858mil)(4199.212mil,1564.855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-2(4179.213mil,1643.858mil) on Top Layer And Track (4159.213mil,1662.855mil)(4159.213mil,1628.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R26-2(4179.213mil,1643.858mil) on Top Layer And Track (4159.213mil,1662.855mil)(4199.212mil,1662.855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R26-2(4179.213mil,1643.858mil) on Top Layer And Track (4199.212mil,1628.858mil)(4199.212mil,1662.855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.815mil < 10mil) Between Pad R27-1(720.276mil,989.725mil) on Top Layer And Text "R27" (694.961mil,920.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R27-1(720.276mil,989.725mil) on Top Layer And Track (700.276mil,1008.728mil)(741.279mil,1008.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R27-1(720.276mil,989.725mil) on Top Layer And Track (700.276mil,974.725mil)(700.276mil,1008.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R27-1(720.276mil,989.725mil) on Top Layer And Track (741.279mil,975.728mil)(741.279mil,1008.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.815mil < 10mil) Between Pad R27-2(720.276mil,929.725mil) on Top Layer And Text "R27" (694.961mil,920.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R27-2(720.276mil,929.725mil) on Top Layer And Track (700.276mil,910.728mil)(700.276mil,944.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R27-2(720.276mil,929.725mil) on Top Layer And Track (700.276mil,910.728mil)(740.275mil,910.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R27-2(720.276mil,929.725mil) on Top Layer And Track (740.275mil,944.725mil)(740.275mil,910.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R28-1(1000.276mil,989.725mil) on Top Layer And Track (1021.279mil,975.728mil)(1021.279mil,1008.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R28-1(1000.276mil,989.725mil) on Top Layer And Track (980.276mil,1008.728mil)(1021.279mil,1008.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R28-1(1000.276mil,989.725mil) on Top Layer And Track (980.276mil,974.725mil)(980.276mil,1008.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R28-2(1000.276mil,929.725mil) on Top Layer And Track (1020.275mil,944.725mil)(1020.275mil,910.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R28-2(1000.276mil,929.725mil) on Top Layer And Track (980.276mil,910.728mil)(1020.275mil,910.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R28-2(1000.276mil,929.725mil) on Top Layer And Track (980.276mil,910.728mil)(980.276mil,944.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R29-1(885.276mil,929.725mil) on Top Layer And Track (866.272mil,909.725mil)(866.273mil,950.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R29-1(885.276mil,929.725mil) on Top Layer And Track (866.272mil,909.725mil)(900.276mil,909.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R29-1(885.276mil,929.725mil) on Top Layer And Track (866.273mil,950.728mil)(899.272mil,950.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R29-2(945.276mil,929.725mil) on Top Layer And Track (930.276mil,909.725mil)(964.272mil,909.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R29-2(945.276mil,929.725mil) on Top Layer And Track (930.276mil,949.725mil)(964.272mil,949.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R29-2(945.276mil,929.725mil) on Top Layer And Track (964.272mil,909.725mil)(964.272mil,949.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R30-1(830.276mil,929.725mil) on Top Layer And Track (815.276mil,949.724mil)(849.279mil,949.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R30-1(830.276mil,929.725mil) on Top Layer And Track (816.279mil,908.721mil)(849.279mil,908.721mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R30-1(830.276mil,929.725mil) on Top Layer And Track (849.279mil,908.721mil)(849.279mil,949.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R30-2(770.276mil,929.725mil) on Top Layer And Track (751.279mil,909.725mil)(751.279mil,949.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R30-2(770.276mil,929.725mil) on Top Layer And Track (751.279mil,909.725mil)(785.276mil,909.725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R30-2(770.276mil,929.725mil) on Top Layer And Track (751.279mil,949.724mil)(785.276mil,949.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.498mil < 10mil) Between Pad R3-1(2643.228mil,2372.205mil) on Top Layer And Text "D1" (2568.976mil,2354.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.087mil < 10mil) Between Pad R3-1(2643.228mil,2372.205mil) on Top Layer And Track (2622.225mil,2353.202mil)(2622.225mil,2386.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R3-1(2643.228mil,2372.205mil) on Top Layer And Track (2622.225mil,2353.202mil)(2663.228mil,2353.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-1(2643.228mil,2372.205mil) on Top Layer And Track (2663.228mil,2353.202mil)(2663.228mil,2387.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R31-1(780.276mil,549.725mil) on Top Layer And Track (760.276mil,534.725mil)(760.276mil,568.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R31-1(780.276mil,549.725mil) on Top Layer And Track (760.276mil,568.728mil)(801.279mil,568.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R31-1(780.276mil,549.725mil) on Top Layer And Track (801.279mil,535.728mil)(801.279mil,568.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R31-2(780.276mil,489.724mil) on Top Layer And Track (760.276mil,470.728mil)(760.276mil,504.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R31-2(780.276mil,489.724mil) on Top Layer And Track (760.276mil,470.728mil)(800.276mil,470.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R31-2(780.276mil,489.724mil) on Top Layer And Track (800.275mil,504.724mil)(800.276mil,470.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(2643.228mil,2432.205mil) on Top Layer And Track (2623.228mil,2417.205mil)(2623.228mil,2451.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R3-2(2643.228mil,2432.205mil) on Top Layer And Track (2623.228mil,2451.202mil)(2663.228mil,2451.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R3-2(2643.228mil,2432.205mil) on Top Layer And Track (2663.228mil,2417.205mil)(2663.228mil,2451.202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R32-1(862.48mil,2465mil) on Top Layer And Track (847.48mil,2485mil)(881.484mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R32-1(862.48mil,2465mil) on Top Layer And Track (848.484mil,2443.997mil)(881.484mil,2443.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R32-1(862.48mil,2465mil) on Top Layer And Track (881.484mil,2443.997mil)(881.484mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R32-2(802.48mil,2465mil) on Top Layer And Track (783.484mil,2445mil)(783.484mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R32-2(802.48mil,2465mil) on Top Layer And Track (783.484mil,2445mil)(817.48mil,2445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R32-2(802.48mil,2465mil) on Top Layer And Track (783.484mil,2485mil)(817.48mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R33-1(862.48mil,2025mil) on Top Layer And Track (842.481mil,2010mil)(842.481mil,2044.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R33-1(862.48mil,2025mil) on Top Layer And Track (842.481mil,2044.003mil)(883.484mil,2044.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R33-1(862.48mil,2025mil) on Top Layer And Track (883.484mil,2011.003mil)(883.484mil,2044.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R33-2(862.48mil,1965mil) on Top Layer And Track (842.48mil,1946.003mil)(842.481mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R33-2(862.48mil,1965mil) on Top Layer And Track (842.48mil,1946.003mil)(882.48mil,1946.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R33-2(862.48mil,1965mil) on Top Layer And Track (882.48mil,1980mil)(882.48mil,1946.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R34-1(942.48mil,2025mil) on Top Layer And Track (922.48mil,2010mil)(922.48mil,2044.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R34-1(942.48mil,2025mil) on Top Layer And Track (922.48mil,2044.003mil)(963.484mil,2044.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R34-1(942.48mil,2025mil) on Top Layer And Track (963.484mil,2011.003mil)(963.484mil,2044.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R34-2(942.48mil,1965mil) on Top Layer And Track (922.48mil,1946.003mil)(922.48mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R34-2(942.48mil,1965mil) on Top Layer And Track (922.48mil,1946.003mil)(962.48mil,1946.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R34-2(942.48mil,1965mil) on Top Layer And Track (962.48mil,1946.003mil)(962.48mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R35-1(935.276mil,549.725mil) on Top Layer And Track (915.276mil,534.725mil)(915.276mil,568.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R35-1(935.276mil,549.725mil) on Top Layer And Track (915.276mil,568.728mil)(956.279mil,568.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R35-1(935.276mil,549.725mil) on Top Layer And Track (956.279mil,535.728mil)(956.279mil,568.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R35-2(935.276mil,489.725mil) on Top Layer And Track (915.276mil,470.728mil)(915.276mil,504.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R35-2(935.276mil,489.725mil) on Top Layer And Track (915.276mil,470.728mil)(955.275mil,470.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R35-2(935.276mil,489.725mil) on Top Layer And Track (955.275mil,470.728mil)(955.275mil,504.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R36-1(969.055mil,2464.252mil) on Top Layer And Track (954.055mil,2484.252mil)(988.058mil,2484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R36-1(969.055mil,2464.252mil) on Top Layer And Track (955.058mil,2443.249mil)(988.058mil,2443.249mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R36-1(969.055mil,2464.252mil) on Top Layer And Track (988.058mil,2443.249mil)(988.058mil,2484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R36-2(909.055mil,2464.252mil) on Top Layer And Track (890.058mil,2444.252mil)(890.058mil,2484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R36-2(909.055mil,2464.252mil) on Top Layer And Track (890.058mil,2444.252mil)(924.055mil,2444.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R36-2(909.055mil,2464.252mil) on Top Layer And Track (890.058mil,2484.252mil)(924.055mil,2484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R37-1(1012.48mil,2025mil) on Top Layer And Track (1033.483mil,2044.003mil)(1033.484mil,2011.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R37-1(1012.48mil,2025mil) on Top Layer And Track (992.48mil,2010mil)(992.48mil,2044.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R37-1(1012.48mil,2025mil) on Top Layer And Track (992.48mil,2044.003mil)(1033.483mil,2044.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R37-2(1012.48mil,1965mil) on Top Layer And Track (1032.48mil,1980mil)(1032.48mil,1946.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R37-2(1012.48mil,1965mil) on Top Layer And Track (992.48mil,1946.003mil)(1032.48mil,1946.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R37-2(1012.48mil,1965mil) on Top Layer And Track (992.48mil,1946.003mil)(992.48mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(1077.48mil,2465mil) on Top Layer And Text "1" (1050.76mil,2433.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R38-1(1077.48mil,2465mil) on Top Layer And Track (1062.48mil,2485mil)(1096.484mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R38-1(1077.48mil,2465mil) on Top Layer And Track (1063.484mil,2443.997mil)(1096.484mil,2443.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R38-1(1077.48mil,2465mil) on Top Layer And Track (1096.484mil,2443.997mil)(1096.484mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad R38-1(1077.48mil,2465mil) on Top Layer And Track (1105.984mil,15.054mil)(1105.984mil,2498.519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R38-2(1017.48mil,2465mil) on Top Layer And Track (998.484mil,2445mil)(1032.48mil,2445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R38-2(1017.48mil,2465mil) on Top Layer And Track (998.484mil,2445mil)(998.484mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R38-2(1017.48mil,2465mil) on Top Layer And Track (998.484mil,2485mil)(1032.48mil,2485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-1(681.102mil,1405mil) on Top Layer And Track (661.102mil,1390mil)(661.102mil,1424.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R4-1(681.102mil,1405mil) on Top Layer And Track (661.102mil,1424.003mil)(702.106mil,1424.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R4-1(681.102mil,1405mil) on Top Layer And Track (702.106mil,1391.003mil)(702.106mil,1424.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(681.102mil,1345mil) on Top Layer And Track (661.102mil,1326.003mil)(661.102mil,1360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R4-2(681.102mil,1345mil) on Top Layer And Track (661.102mil,1326.003mil)(701.102mil,1326.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R4-2(681.102mil,1345mil) on Top Layer And Track (701.102mil,1360mil)(701.102mil,1326.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-1(2483.228mil,1927.205mil) on Top Layer And Track (2463.228mil,1912.205mil)(2463.228mil,1946.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R5-1(2483.228mil,1927.205mil) on Top Layer And Track (2463.228mil,1946.208mil)(2504.231mil,1946.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R5-1(2483.228mil,1927.205mil) on Top Layer And Track (2504.231mil,1913.208mil)(2504.231mil,1946.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(2483.228mil,1867.205mil) on Top Layer And Track (2463.228mil,1848.208mil)(2463.228mil,1882.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R5-2(2483.228mil,1867.205mil) on Top Layer And Track (2463.228mil,1848.208mil)(2503.228mil,1848.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R5-2(2483.228mil,1867.205mil) on Top Layer And Track (2503.228mil,1882.205mil)(2503.228mil,1848.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-1(2628.228mil,1927.205mil) on Top Layer And Track (2608.228mil,1946.208mil)(2608.228mil,1912.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R6-1(2628.228mil,1927.205mil) on Top Layer And Track (2608.228mil,1946.208mil)(2649.231mil,1946.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R6-1(2628.228mil,1927.205mil) on Top Layer And Track (2649.231mil,1913.208mil)(2649.231mil,1946.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(2628.228mil,1867.205mil) on Top Layer And Track (2608.228mil,1848.208mil)(2608.228mil,1882.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R6-2(2628.228mil,1867.205mil) on Top Layer And Track (2608.228mil,1848.208mil)(2648.228mil,1848.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R6-2(2628.228mil,1867.205mil) on Top Layer And Track (2648.228mil,1848.208mil)(2648.228mil,1882.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-1(681.102mil,1920mil) on Top Layer And Track (661.102mil,1905mil)(661.102mil,1939.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R7-1(681.102mil,1920mil) on Top Layer And Track (661.102mil,1939.003mil)(702.106mil,1939.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R7-1(681.102mil,1920mil) on Top Layer And Track (702.106mil,1906.003mil)(702.106mil,1939.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(681.102mil,1860mil) on Top Layer And Track (661.102mil,1841.003mil)(661.102mil,1875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R7-2(681.102mil,1860mil) on Top Layer And Track (661.102mil,1841.003mil)(701.102mil,1841.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R7-2(681.102mil,1860mil) on Top Layer And Track (701.102mil,1875mil)(701.102mil,1841.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-1(2123.228mil,1922.205mil) on Top Layer And Track (2103.228mil,1907.205mil)(2103.228mil,1941.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R8-1(2123.228mil,1922.205mil) on Top Layer And Track (2103.228mil,1941.208mil)(2144.231mil,1941.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R8-1(2123.228mil,1922.205mil) on Top Layer And Track (2144.231mil,1908.208mil)(2144.231mil,1941.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(2123.228mil,1862.205mil) on Top Layer And Track (2103.228mil,1843.208mil)(2103.228mil,1877.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R8-2(2123.228mil,1862.205mil) on Top Layer And Track (2103.228mil,1843.208mil)(2143.228mil,1843.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R8-2(2123.228mil,1862.205mil) on Top Layer And Track (2143.228mil,1877.205mil)(2143.228mil,1843.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad R9-1(2353.228mil,2432.205mil) on Top Layer And Text "R9" (2324.882mil,2377.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-1(2353.228mil,2432.205mil) on Top Layer And Track (2333.228mil,2417.205mil)(2333.228mil,2451.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.003mil < 10mil) Between Pad R9-1(2353.228mil,2432.205mil) on Top Layer And Track (2333.228mil,2451.208mil)(2374.231mil,2451.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Pad R9-1(2353.228mil,2432.205mil) on Top Layer And Track (2374.231mil,2418.208mil)(2374.231mil,2451.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.846mil < 10mil) Between Pad R9-2(2353.228mil,2372.205mil) on Top Layer And Text "R9" (2324.882mil,2377.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(2353.228mil,2372.205mil) on Top Layer And Track (2333.228mil,2353.208mil)(2333.228mil,2387.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.997mil < 10mil) Between Pad R9-2(2353.228mil,2372.205mil) on Top Layer And Track (2333.228mil,2353.208mil)(2373.228mil,2353.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Pad R9-2(2353.228mil,2372.205mil) on Top Layer And Track (2373.228mil,2353.208mil)(2373.228mil,2387.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.983mil < 10mil) Between Pad U4-1(4024.095mil,464.252mil) on Top Layer And Track (4004.094mil,511.496mil)(4145.826mil,511.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.983mil < 10mil) Between Pad U4-2(4124.095mil,464.252mil) on Top Layer And Track (4004.094mil,511.496mil)(4145.826mil,511.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.983mil < 10mil) Between Pad U6-1(4037.283mil,1239.764mil) on Top Layer And Track (4017.283mil,1287.008mil)(4159.015mil,1287.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.983mil < 10mil) Between Pad U6-2(4137.283mil,1239.764mil) on Top Layer And Track (4017.283mil,1287.008mil)(4159.015mil,1287.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.983mil]
Rule Violations :520

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.106mil < 10mil) Between Arc (1684.228mil,1847.205mil) on Top Overlay And Text "D10" (1702.835mil,1846.142mil) on Top Overlay Silk Text to Silk Clearance [8.106mil]
   Violation between Silk To Silk Clearance Constraint: (8.106mil < 10mil) Between Arc (1684.228mil,1877.205mil) on Top Overlay And Text "D10" (1702.835mil,1846.142mil) on Top Overlay Silk Text to Silk Clearance [8.106mil]
   Violation between Silk To Silk Clearance Constraint: (9.831mil < 10mil) Between Arc (1969.228mil,2342.205mil) on Top Overlay And Text "D7" (1923.307mil,2357.953mil) on Top Overlay Silk Text to Silk Clearance [9.831mil]
   Violation between Silk To Silk Clearance Constraint: (5.248mil < 10mil) Between Arc (1998.228mil,2342.205mil) on Top Overlay And Text "D6" (1990.236mil,2357.953mil) on Top Overlay Silk Text to Silk Clearance [5.248mil]
   Violation between Silk To Silk Clearance Constraint: (3.162mil < 10mil) Between Arc (2248.228mil,1847.205mil) on Top Overlay And Text "D3" (2261.89mil,1842.205mil) on Top Overlay Silk Text to Silk Clearance [3.162mil]
   Violation between Silk To Silk Clearance Constraint: (3.162mil < 10mil) Between Arc (2248.228mil,1877.205mil) on Top Overlay And Text "D3" (2261.89mil,1842.205mil) on Top Overlay Silk Text to Silk Clearance [3.162mil]
   Violation between Silk To Silk Clearance Constraint: (4.996mil < 10mil) Between Arc (3954.567mil,1089.984mil) on Top Overlay And Text "D12" (3950.866mil,1074.488mil) on Top Overlay Silk Text to Silk Clearance [4.996mil]
   Violation between Silk To Silk Clearance Constraint: (5.996mil < 10mil) Between Arc (3959.173mil,315.394mil) on Top Overlay And Text "D5" (3958.74mil,298.898mil) on Top Overlay Silk Text to Silk Clearance [5.996mil]
   Violation between Silk To Silk Clearance Constraint: (4.996mil < 10mil) Between Arc (3984.567mil,1089.984mil) on Top Overlay And Text "D12" (3950.866mil,1074.488mil) on Top Overlay Silk Text to Silk Clearance [4.996mil]
   Violation between Silk To Silk Clearance Constraint: (5.996mil < 10mil) Between Arc (3989.173mil,315.394mil) on Top Overlay And Text "D5" (3958.74mil,298.898mil) on Top Overlay Silk Text to Silk Clearance [5.996mil]
   Violation between Silk To Silk Clearance Constraint: (6.531mil < 10mil) Between Arc (4114.567mil,1090.984mil) on Top Overlay And Text "C11" (4112.283mil,1074.488mil) on Top Overlay Silk Text to Silk Clearance [6.531mil]
   Violation between Silk To Silk Clearance Constraint: (6.414mil < 10mil) Between Arc (4144.567mil,1090.984mil) on Top Overlay And Text "C11" (4112.283mil,1074.488mil) on Top Overlay Silk Text to Silk Clearance [6.414mil]
   Violation between Silk To Silk Clearance Constraint: (9.524mil < 10mil) Between Arc (4149.173mil,315.394mil) on Top Overlay And Text "C6" (4119.173mil,295.394mil) on Top Overlay Silk Text to Silk Clearance [9.524mil]
   Violation between Silk To Silk Clearance Constraint: (7.032mil < 10mil) Between Arc (755.275mil,734.724mil) on Top Overlay And Text "U7" (742.205mil,712.284mil) on Top Overlay Silk Text to Silk Clearance [7.032mil]
   Violation between Silk To Silk Clearance Constraint: (9.589mil < 10mil) Between Arc (756.276mil,1004.725mil) on Top Overlay And Text "R30" (845.276mil,1059.724mil) on Top Overlay Silk Text to Silk Clearance [9.589mil]
   Violation between Silk To Silk Clearance Constraint: (5.062mil < 10mil) Between Arc (787.48mil,2165mil) on Top Overlay And Text "C13" (773.701mil,2165.039mil) on Top Overlay Silk Text to Silk Clearance [5.061mil]
   Violation between Silk To Silk Clearance Constraint: (6.596mil < 10mil) Between Arc (787.48mil,2255mil) on Top Overlay And Text "C13" (773.701mil,2165.039mil) on Top Overlay Silk Text to Silk Clearance [6.596mil]
   Violation between Silk To Silk Clearance Constraint: (9.544mil < 10mil) Between Arc (846.275mil,1004.725mil) on Top Overlay And Text "R30" (845.276mil,1059.724mil) on Top Overlay Silk Text to Silk Clearance [9.544mil]
   Violation between Silk To Silk Clearance Constraint: (9.92mil < 10mil) Between Arc (874.276mil,1004.725mil) on Top Overlay And Text "R29" (965.276mil,1059.725mil) on Top Overlay Silk Text to Silk Clearance [9.92mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Arc (964.275mil,1004.725mil) on Top Overlay And Text "R29" (965.276mil,1059.725mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "1" (1050.76mil,2433.909mil) on Top Overlay And Text "R38" (1005.984mil,2397.323mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "1" (1050.76mil,2433.909mil) on Top Overlay And Track (1062.48mil,2485mil)(1096.484mil,2485mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "1" (1050.76mil,2433.909mil) on Top Overlay And Track (1063.484mil,2443.997mil)(1096.484mil,2443.997mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.098mil < 10mil) Between Text "1" (1195.354mil,2267.008mil) on Top Overlay And Track (1151.26mil,2254.409mil)(1351.26mil,2254.409mil) on Top Overlay Silk Text to Silk Clearance [6.098mil]
   Violation between Silk To Silk Clearance Constraint: (7.279mil < 10mil) Between Text "2" (1294.961mil,2268.189mil) on Top Overlay And Track (1151.26mil,2254.409mil)(1351.26mil,2254.409mil) on Top Overlay Silk Text to Silk Clearance [7.279mil]
   Violation between Silk To Silk Clearance Constraint: (9.453mil < 10mil) Between Text "40" (1280.787mil,213.464mil) on Top Overlay And Track (1151.26mil,254.409mil)(1351.26mil,254.409mil) on Top Overlay Silk Text to Silk Clearance [9.453mil]
   Violation between Silk To Silk Clearance Constraint: (3.5mil < 10mil) Between Text "41" (2881.26mil,2264.409mil) on Top Overlay And Track (2851.26mil,2254.409mil)(3051.26mil,2254.409mil) on Top Overlay Silk Text to Silk Clearance [3.5mil]
   Violation between Silk To Silk Clearance Constraint: (3.5mil < 10mil) Between Text "42" (2976.26mil,2264.409mil) on Top Overlay And Track (2851.26mil,2254.409mil)(3051.26mil,2254.409mil) on Top Overlay Silk Text to Silk Clearance [3.5mil]
   Violation between Silk To Silk Clearance Constraint: (5.122mil < 10mil) Between Text "79" (2881.181mil,217.795mil) on Top Overlay And Track (2851.26mil,254.409mil)(3051.26mil,254.409mil) on Top Overlay Silk Text to Silk Clearance [5.122mil]
   Violation between Silk To Silk Clearance Constraint: (6.303mil < 10mil) Between Text "80" (2985.118mil,216.614mil) on Top Overlay And Track (2851.26mil,254.409mil)(3051.26mil,254.409mil) on Top Overlay Silk Text to Silk Clearance [6.303mil]
   Violation between Silk To Silk Clearance Constraint: (5.996mil < 10mil) Between Text "C11" (4112.283mil,1074.488mil) on Top Overlay And Track (4114.567mil,1085.984mil)(4144.567mil,1085.984mil) on Top Overlay Silk Text to Silk Clearance [5.996mil]
   Violation between Silk To Silk Clearance Constraint: (3.28mil < 10mil) Between Text "C13" (773.701mil,2165.039mil) on Top Overlay And Track (782.48mil,2165mil)(782.48mil,2195mil) on Top Overlay Silk Text to Silk Clearance [3.28mil]
   Violation between Silk To Silk Clearance Constraint: (3.28mil < 10mil) Between Text "C13" (773.701mil,2165.039mil) on Top Overlay And Track (782.48mil,2225mil)(782.48mil,2255mil) on Top Overlay Silk Text to Silk Clearance [3.28mil]
   Violation between Silk To Silk Clearance Constraint: (9.5mil < 10mil) Between Text "C6" (4119.173mil,295.394mil) on Top Overlay And Track (4119.173mil,310.394mil)(4149.173mil,310.394mil) on Top Overlay Silk Text to Silk Clearance [9.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C8" (3862.685mil,765.685mil) on Top Overlay And Text "D9" (3929.921mil,772.906mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.097mil < 10mil) Between Text "D1" (2568.976mil,2354.016mil) on Top Overlay And Track (2622.225mil,2353.202mil)(2622.225mil,2386.202mil) on Top Overlay Silk Text to Silk Clearance [1.097mil]
   Violation between Silk To Silk Clearance Constraint: (1.147mil < 10mil) Between Text "D1" (2568.976mil,2354.016mil) on Top Overlay And Track (2622.225mil,2353.202mil)(2663.228mil,2353.202mil) on Top Overlay Silk Text to Silk Clearance [1.147mil]
   Violation between Silk To Silk Clearance Constraint: (8.106mil < 10mil) Between Text "D10" (1702.835mil,1846.142mil) on Top Overlay And Track (1689.228mil,1847.205mil)(1689.228mil,1877.205mil) on Top Overlay Silk Text to Silk Clearance [8.106mil]
   Violation between Silk To Silk Clearance Constraint: (4.996mil < 10mil) Between Text "D12" (3950.866mil,1074.488mil) on Top Overlay And Track (3954.567mil,1084.984mil)(3984.567mil,1084.984mil) on Top Overlay Silk Text to Silk Clearance [4.996mil]
   Violation between Silk To Silk Clearance Constraint: (9.759mil < 10mil) Between Text "D14" (3881.567mil,1689.921mil) on Top Overlay And Track (3873.74mil,1653.425mil)(3873.74mil,1673.425mil) on Top Overlay Silk Text to Silk Clearance [9.759mil]
   Violation between Silk To Silk Clearance Constraint: (7.996mil < 10mil) Between Text "D14" (3881.567mil,1689.921mil) on Top Overlay And Track (3873.74mil,1673.425mil)(3918.74mil,1673.425mil) on Top Overlay Silk Text to Silk Clearance [7.996mil]
   Violation between Silk To Silk Clearance Constraint: (8.011mil < 10mil) Between Text "D15" (845.276mil,1109.725mil) on Top Overlay And Text "R30" (845.276mil,1059.724mil) on Top Overlay Silk Text to Silk Clearance [8.011mil]
   Violation between Silk To Silk Clearance Constraint: (8.011mil < 10mil) Between Text "D16" (965.276mil,1109.725mil) on Top Overlay And Text "R29" (965.276mil,1059.725mil) on Top Overlay Silk Text to Silk Clearance [8.011mil]
   Violation between Silk To Silk Clearance Constraint: (1.555mil < 10mil) Between Text "D2" (2490.236mil,2354.016mil) on Top Overlay And Track (2442.225mil,2353.202mil)(2483.228mil,2353.202mil) on Top Overlay Silk Text to Silk Clearance [1.555mil]
   Violation between Silk To Silk Clearance Constraint: (1.508mil < 10mil) Between Text "D2" (2490.236mil,2354.016mil) on Top Overlay And Track (2483.228mil,2353.202mil)(2483.228mil,2387.205mil) on Top Overlay Silk Text to Silk Clearance [1.508mil]
   Violation between Silk To Silk Clearance Constraint: (8.162mil < 10mil) Between Text "D3" (2261.89mil,1842.205mil) on Top Overlay And Track (2218.228mil,1842.205mil)(2248.228mil,1842.205mil) on Top Overlay Silk Text to Silk Clearance [8.162mil]
   Violation between Silk To Silk Clearance Constraint: (9.052mil < 10mil) Between Text "D3" (2261.89mil,1842.205mil) on Top Overlay And Track (2218.228mil,1882.205mil)(2248.228mil,1882.205mil) on Top Overlay Silk Text to Silk Clearance [9.052mil]
   Violation between Silk To Silk Clearance Constraint: (3.162mil < 10mil) Between Text "D3" (2261.89mil,1842.205mil) on Top Overlay And Track (2253.228mil,1847.205mil)(2253.228mil,1877.205mil) on Top Overlay Silk Text to Silk Clearance [3.162mil]
   Violation between Silk To Silk Clearance Constraint: (5.579mil < 10mil) Between Text "D4" (2202.835mil,2302.835mil) on Top Overlay And Track (2272.228mil,2302.205mil)(2272.228mil,2332.205mil) on Top Overlay Silk Text to Silk Clearance [5.579mil]
   Violation between Silk To Silk Clearance Constraint: (5.996mil < 10mil) Between Text "D5" (3958.74mil,298.898mil) on Top Overlay And Track (3959.173mil,310.394mil)(3989.173mil,310.394mil) on Top Overlay Silk Text to Silk Clearance [5.996mil]
   Violation between Silk To Silk Clearance Constraint: (1.615mil < 10mil) Between Text "D6" (1990.236mil,2357.953mil) on Top Overlay And Text "D7" (1923.307mil,2357.953mil) on Top Overlay Silk Text to Silk Clearance [1.615mil]
   Violation between Silk To Silk Clearance Constraint: (5.248mil < 10mil) Between Text "D6" (1990.236mil,2357.953mil) on Top Overlay And Track (1998.228mil,2347.205mil)(2028.228mil,2347.205mil) on Top Overlay Silk Text to Silk Clearance [5.248mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D6" (1990.236mil,2357.953mil) on Top Overlay And Track (2052.225mil,2363.202mil)(2052.225mil,2396.202mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D6" (1990.236mil,2357.953mil) on Top Overlay And Track (2052.225mil,2363.202mil)(2093.228mil,2363.202mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.579mil < 10mil) Between Text "D7" (1923.307mil,2357.953mil) on Top Overlay And Track (1872.225mil,2363.202mil)(1913.228mil,2363.202mil) on Top Overlay Silk Text to Silk Clearance [4.579mil]
   Violation between Silk To Silk Clearance Constraint: (4.579mil < 10mil) Between Text "D7" (1923.307mil,2357.953mil) on Top Overlay And Track (1913.228mil,2363.202mil)(1913.228mil,2397.205mil) on Top Overlay Silk Text to Silk Clearance [4.579mil]
   Violation between Silk To Silk Clearance Constraint: (5.248mil < 10mil) Between Text "D7" (1923.307mil,2357.953mil) on Top Overlay And Track (1939.228mil,2347.205mil)(1969.228mil,2347.205mil) on Top Overlay Silk Text to Silk Clearance [5.248mil]
   Violation between Silk To Silk Clearance Constraint: (8.328mil < 10mil) Between Text "GND" (3160.689mil,2753.071mil) on Top Overlay And Text "K2" (3226.504mil,2537.433mil) on Top Overlay Silk Text to Silk Clearance [8.328mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "H4" (7mil,275mil) on Top Overlay And Track (-18.945mil,297.748mil)(296.055mil,297.748mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "H4" (7mil,275mil) on Top Overlay And Track (4.055mil,297.748mil)(4.055mil,720.748mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.5mil < 10mil) Between Text "J15" (4025.669mil,1739.842mil) on Top Overlay And Text "Q2" (4041.417mil,1696.535mil) on Top Overlay Silk Text to Silk Clearance [1.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "JP6" (89.055mil,2525.748mil) on Top Overlay And Track (-18.945mil,2521.748mil)(296.055mil,2521.748mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.239mil < 10mil) Between Text "K1" (3228.331mil,1300.976mil) on Top Overlay And Track (3222.52mil,1287.284mil)(3832.756mil,1287.284mil) on Top Overlay Silk Text to Silk Clearance [7.239mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (3228.331mil,1300.976mil) on Top Overlay And Track (3222.52mil,2507.756mil)(3222.52mil,1287.284mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.941mil < 10mil) Between Text "Q2" (4041.417mil,1696.535mil) on Top Overlay And Track (4017.047mil,1680.157mil)(4115.472mil,1680.157mil) on Top Overlay Silk Text to Silk Clearance [8.941mil]
   Violation between Silk To Silk Clearance Constraint: (4.511mil < 10mil) Between Text "R1" (746.102mil,1460mil) on Top Overlay And Track (701.102mil,1470mil)(701.102mil,1436.003mil) on Top Overlay Silk Text to Silk Clearance [4.511mil]
   Violation between Silk To Silk Clearance Constraint: (3.51mil < 10mil) Between Text "R1" (746.102mil,1460mil) on Top Overlay And Track (702.106mil,1501.003mil)(702.106mil,1534.003mil) on Top Overlay Silk Text to Silk Clearance [3.51mil]
   Violation between Silk To Silk Clearance Constraint: (4.367mil < 10mil) Between Text "R10" (2261.89mil,1905.197mil) on Top Overlay And Track (2218.228mil,1942.205mil)(2252.231mil,1942.205mil) on Top Overlay Silk Text to Silk Clearance [4.367mil]
   Violation between Silk To Silk Clearance Constraint: (4.952mil < 10mil) Between Text "R10" (2261.89mil,1905.197mil) on Top Overlay And Track (2219.231mil,1901.202mil)(2252.231mil,1901.202mil) on Top Overlay Silk Text to Silk Clearance [4.952mil]
   Violation between Silk To Silk Clearance Constraint: (4.158mil < 10mil) Between Text "R10" (2261.89mil,1905.197mil) on Top Overlay And Track (2252.231mil,1901.202mil)(2252.231mil,1942.205mil) on Top Overlay Silk Text to Silk Clearance [4.158mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Text "R11" (751.102mil,1743.997mil) on Top Overlay And Track (701.102mil,1765mil)(701.102mil,1731.003mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (8.508mil < 10mil) Between Text "R11" (751.102mil,1743.997mil) on Top Overlay And Track (702.106mil,1796.003mil)(702.106mil,1829.003mil) on Top Overlay Silk Text to Silk Clearance [8.508mil]
   Violation between Silk To Silk Clearance Constraint: (6.999mil < 10mil) Between Text "R12" (3903.622mil,298.898mil) on Top Overlay And Track (3899.173mil,311.397mil)(3939.173mil,311.397mil) on Top Overlay Silk Text to Silk Clearance [6.999mil]
   Violation between Silk To Silk Clearance Constraint: (7.767mil < 10mil) Between Text "R12" (3903.622mil,298.898mil) on Top Overlay And Track (3899.173mil,345.394mil)(3899.173mil,311.397mil) on Top Overlay Silk Text to Silk Clearance [7.767mil]
   Violation between Silk To Silk Clearance Constraint: (7.012mil < 10mil) Between Text "R12" (3903.622mil,298.898mil) on Top Overlay And Track (3939.173mil,311.397mil)(3939.173mil,345.394mil) on Top Overlay Silk Text to Silk Clearance [7.012mil]
   Violation between Silk To Silk Clearance Constraint: (8.15mil < 10mil) Between Text "R13" (1923.307mil,2417.008mil) on Top Overlay And Track (1873.228mil,2461.202mil)(1913.228mil,2461.202mil) on Top Overlay Silk Text to Silk Clearance [8.15mil]
   Violation between Silk To Silk Clearance Constraint: (4.579mil < 10mil) Between Text "R13" (1923.307mil,2417.008mil) on Top Overlay And Track (1913.228mil,2427.205mil)(1913.228mil,2461.202mil) on Top Overlay Silk Text to Silk Clearance [4.579mil]
   Violation between Silk To Silk Clearance Constraint: (7.85mil < 10mil) Between Text "R14" (2139.843mil,2369.764mil) on Top Overlay And Track (2052.225mil,2363.202mil)(2093.228mil,2363.202mil) on Top Overlay Silk Text to Silk Clearance [7.85mil]
   Violation between Silk To Silk Clearance Constraint: (9.704mil < 10mil) Between Text "R14" (2139.843mil,2369.764mil) on Top Overlay And Track (2053.228mil,2461.202mil)(2093.228mil,2461.202mil) on Top Overlay Silk Text to Silk Clearance [9.704mil]
   Violation between Silk To Silk Clearance Constraint: (6.126mil < 10mil) Between Text "R14" (2139.843mil,2369.764mil) on Top Overlay And Track (2093.228mil,2363.202mil)(2093.228mil,2397.205mil) on Top Overlay Silk Text to Silk Clearance [6.126mil]
   Violation between Silk To Silk Clearance Constraint: (6.125mil < 10mil) Between Text "R14" (2139.843mil,2369.764mil) on Top Overlay And Track (2093.228mil,2427.205mil)(2093.228mil,2461.202mil) on Top Overlay Silk Text to Silk Clearance [6.125mil]
   Violation between Silk To Silk Clearance Constraint: (9.192mil < 10mil) Between Text "R15" (4013.858mil,298.898mil) on Top Overlay And Text "R17" (4065.039mil,298.898mil) on Top Overlay Silk Text to Silk Clearance [9.192mil]
   Violation between Silk To Silk Clearance Constraint: (6.999mil < 10mil) Between Text "R15" (4013.858mil,298.898mil) on Top Overlay And Track (4009.173mil,311.397mil)(4049.173mil,311.397mil) on Top Overlay Silk Text to Silk Clearance [6.999mil]
   Violation between Silk To Silk Clearance Constraint: (7.848mil < 10mil) Between Text "R15" (4013.858mil,298.898mil) on Top Overlay And Track (4009.173mil,345.394mil)(4009.173mil,311.397mil) on Top Overlay Silk Text to Silk Clearance [7.848mil]
   Violation between Silk To Silk Clearance Constraint: (7.004mil < 10mil) Between Text "R15" (4013.858mil,298.898mil) on Top Overlay And Track (4049.173mil,311.397mil)(4049.173mil,345.394mil) on Top Overlay Silk Text to Silk Clearance [7.004mil]
   Violation between Silk To Silk Clearance Constraint: (9.192mil < 10mil) Between Text "R16" (1974.488mil,1857.953mil) on Top Overlay And Text "R19" (2025.669mil,1857.953mil) on Top Overlay Silk Text to Silk Clearance [9.192mil]
   Violation between Silk To Silk Clearance Constraint: (6.729mil < 10mil) Between Text "R16" (1974.488mil,1857.953mil) on Top Overlay And Track (1888.228mil,1853.208mil)(1928.228mil,1853.208mil) on Top Overlay Silk Text to Silk Clearance [6.729mil]
   Violation between Silk To Silk Clearance Constraint: (6.285mil < 10mil) Between Text "R16" (1974.488mil,1857.953mil) on Top Overlay And Track (1888.228mil,1951.208mil)(1929.232mil,1951.208mil) on Top Overlay Silk Text to Silk Clearance [6.285mil]
   Violation between Silk To Silk Clearance Constraint: (5.771mil < 10mil) Between Text "R16" (1974.488mil,1857.953mil) on Top Overlay And Track (1928.228mil,1853.208mil)(1928.228mil,1887.205mil) on Top Overlay Silk Text to Silk Clearance [5.771mil]
   Violation between Silk To Silk Clearance Constraint: (4.768mil < 10mil) Between Text "R16" (1974.488mil,1857.953mil) on Top Overlay And Track (1929.232mil,1918.208mil)(1929.232mil,1951.208mil) on Top Overlay Silk Text to Silk Clearance [4.768mil]
   Violation between Silk To Silk Clearance Constraint: (7.029mil < 10mil) Between Text "R17" (4065.039mil,298.898mil) on Top Overlay And Track (4064.173mil,311.397mil)(4064.173mil,345.394mil) on Top Overlay Silk Text to Silk Clearance [7.029mil]
   Violation between Silk To Silk Clearance Constraint: (6.999mil < 10mil) Between Text "R17" (4065.039mil,298.898mil) on Top Overlay And Track (4064.173mil,311.397mil)(4104.173mil,311.397mil) on Top Overlay Silk Text to Silk Clearance [6.999mil]
   Violation between Silk To Silk Clearance Constraint: (7.669mil < 10mil) Between Text "R17" (4065.039mil,298.898mil) on Top Overlay And Track (4104.173mil,311.397mil)(4104.173mil,345.394mil) on Top Overlay Silk Text to Silk Clearance [7.669mil]
   Violation between Silk To Silk Clearance Constraint: (9.669mil < 10mil) Between Text "R18" (4194.961mil,759.528mil) on Top Overlay And Track (4158.209mil,860.131mil)(4158.209mil,893.131mil) on Top Overlay Silk Text to Silk Clearance [9.669mil]
   Violation between Silk To Silk Clearance Constraint: (7.631mil < 10mil) Between Text "R18" (4194.961mil,759.528mil) on Top Overlay And Track (4158.209mil,860.131mil)(4199.212mil,860.131mil) on Top Overlay Silk Text to Silk Clearance [7.631mil]
   Violation between Silk To Silk Clearance Constraint: (7.059mil < 10mil) Between Text "R19" (2025.669mil,1857.953mil) on Top Overlay And Track (2038.228mil,1853.208mil)(2038.228mil,1887.205mil) on Top Overlay Silk Text to Silk Clearance [7.059mil]
   Violation between Silk To Silk Clearance Constraint: (7.926mil < 10mil) Between Text "R19" (2025.669mil,1857.953mil) on Top Overlay And Track (2038.228mil,1853.208mil)(2078.228mil,1853.208mil) on Top Overlay Silk Text to Silk Clearance [7.925mil]
   Violation between Silk To Silk Clearance Constraint: (7.059mil < 10mil) Between Text "R19" (2025.669mil,1857.953mil) on Top Overlay And Track (2038.228mil,1917.205mil)(2038.228mil,1951.208mil) on Top Overlay Silk Text to Silk Clearance [7.059mil]
   Violation between Silk To Silk Clearance Constraint: (5.544mil < 10mil) Between Text "R2" (2431.181mil,2373.701mil) on Top Overlay And Track (2442.225mil,2353.202mil)(2442.225mil,2386.202mil) on Top Overlay Silk Text to Silk Clearance [5.544mil]
   Violation between Silk To Silk Clearance Constraint: (6.547mil < 10mil) Between Text "R2" (2431.181mil,2373.701mil) on Top Overlay And Track (2443.228mil,2451.202mil)(2443.228mil,2417.205mil) on Top Overlay Silk Text to Silk Clearance [6.547mil]
   Violation between Silk To Silk Clearance Constraint: (7.059mil < 10mil) Between Text "R20" (1525.669mil,1846.142mil) on Top Overlay And Track (1538.228mil,1843.208mil)(1538.228mil,1877.205mil) on Top Overlay Silk Text to Silk Clearance [7.059mil]
   Violation between Silk To Silk Clearance Constraint: (7.397mil < 10mil) Between Text "R20" (1525.669mil,1846.142mil) on Top Overlay And Track (1538.228mil,1843.208mil)(1578.228mil,1843.208mil) on Top Overlay Silk Text to Silk Clearance [7.397mil]
   Violation between Silk To Silk Clearance Constraint: (7.059mil < 10mil) Between Text "R20" (1525.669mil,1846.142mil) on Top Overlay And Track (1538.228mil,1907.205mil)(1538.228mil,1941.208mil) on Top Overlay Silk Text to Silk Clearance [7.059mil]
   Violation between Silk To Silk Clearance Constraint: (9.177mil < 10mil) Between Text "R20" (1525.669mil,1846.142mil) on Top Overlay And Track (1538.228mil,1941.208mil)(1579.232mil,1941.208mil) on Top Overlay Silk Text to Silk Clearance [9.177mil]
   Violation between Silk To Silk Clearance Constraint: (7.241mil < 10mil) Between Text "R21" (1820.945mil,2440.63mil) on Top Overlay And Track (1768.228mil,2358.208mil)(1808.228mil,2358.208mil) on Top Overlay Silk Text to Silk Clearance [7.241mil]
   Violation between Silk To Silk Clearance Constraint: (7.217mil < 10mil) Between Text "R21" (1820.945mil,2440.63mil) on Top Overlay And Track (1808.228mil,2358.208mil)(1808.228mil,2392.205mil) on Top Overlay Silk Text to Silk Clearance [7.217mil]
   Violation between Silk To Silk Clearance Constraint: (6.213mil < 10mil) Between Text "R21" (1820.945mil,2440.63mil) on Top Overlay And Track (1809.232mil,2423.208mil)(1809.232mil,2456.208mil) on Top Overlay Silk Text to Silk Clearance [6.213mil]
   Violation between Silk To Silk Clearance Constraint: (3.984mil < 10mil) Between Text "R22" (3895.748mil,1074.488mil) on Top Overlay And Track (3877.677mil,968.701mil)(3922.677mil,968.701mil) on Top Overlay Silk Text to Silk Clearance [3.984mil]
   Violation between Silk To Silk Clearance Constraint: (7.055mil < 10mil) Between Text "R22" (3895.748mil,1074.488mil) on Top Overlay And Track (3894.567mil,1086.988mil)(3894.567mil,1120.984mil) on Top Overlay Silk Text to Silk Clearance [7.055mil]
   Violation between Silk To Silk Clearance Constraint: (6.999mil < 10mil) Between Text "R22" (3895.748mil,1074.488mil) on Top Overlay And Track (3894.567mil,1086.988mil)(3934.567mil,1086.988mil) on Top Overlay Silk Text to Silk Clearance [6.999mil]
   Violation between Silk To Silk Clearance Constraint: (7.573mil < 10mil) Between Text "R22" (3895.748mil,1074.488mil) on Top Overlay And Track (3934.567mil,1086.988mil)(3934.567mil,1120.984mil) on Top Overlay Silk Text to Silk Clearance [7.573mil]
   Violation between Silk To Silk Clearance Constraint: (6.34mil < 10mil) Between Text "R23" (1698.898mil,1905.197mil) on Top Overlay And Track (1653.228mil,1942.205mil)(1687.232mil,1942.205mil) on Top Overlay Silk Text to Silk Clearance [6.34mil]
   Violation between Silk To Silk Clearance Constraint: (6.831mil < 10mil) Between Text "R23" (1698.898mil,1905.197mil) on Top Overlay And Track (1654.232mil,1901.202mil)(1687.232mil,1901.202mil) on Top Overlay Silk Text to Silk Clearance [6.831mil]
   Violation between Silk To Silk Clearance Constraint: (6.166mil < 10mil) Between Text "R23" (1698.898mil,1905.197mil) on Top Overlay And Track (1687.232mil,1901.202mil)(1687.232mil,1942.205mil) on Top Overlay Silk Text to Silk Clearance [6.166mil]
   Violation between Silk To Silk Clearance Constraint: (9.192mil < 10mil) Between Text "R24" (4005.984mil,1074.488mil) on Top Overlay And Text "R25" (4057.165mil,1078.425mil) on Top Overlay Silk Text to Silk Clearance [9.192mil]
   Violation between Silk To Silk Clearance Constraint: (7.079mil < 10mil) Between Text "R24" (4005.984mil,1074.488mil) on Top Overlay And Track (4004.567mil,1086.987mil)(4004.567mil,1120.984mil) on Top Overlay Silk Text to Silk Clearance [7.079mil]
   Violation between Silk To Silk Clearance Constraint: (6.999mil < 10mil) Between Text "R24" (4005.984mil,1074.488mil) on Top Overlay And Track (4004.567mil,1086.987mil)(4044.567mil,1086.988mil) on Top Overlay Silk Text to Silk Clearance [6.999mil]
   Violation between Silk To Silk Clearance Constraint: (1.788mil < 10mil) Between Text "R24" (4005.984mil,1074.488mil) on Top Overlay And Track (4021.732mil,936.693mil)(4021.733mil,972.126mil) on Top Overlay Silk Text to Silk Clearance [1.789mil]
   Violation between Silk To Silk Clearance Constraint: (1.622mil < 10mil) Between Text "R24" (4005.984mil,1074.488mil) on Top Overlay And Track (4021.733mil,972.126mil)(4120.158mil,972.126mil) on Top Overlay Silk Text to Silk Clearance [1.622mil]
   Violation between Silk To Silk Clearance Constraint: (7.506mil < 10mil) Between Text "R24" (4005.984mil,1074.488mil) on Top Overlay And Track (4044.567mil,1086.988mil)(4044.567mil,1120.984mil) on Top Overlay Silk Text to Silk Clearance [7.506mil]
   Violation between Silk To Silk Clearance Constraint: (9.733mil < 10mil) Between Text "R25" (4057.165mil,1078.425mil) on Top Overlay And Track (4004.567mil,1086.987mil)(4044.567mil,1086.988mil) on Top Overlay Silk Text to Silk Clearance [9.733mil]
   Violation between Silk To Silk Clearance Constraint: (5.559mil < 10mil) Between Text "R25" (4057.165mil,1078.425mil) on Top Overlay And Track (4021.733mil,972.126mil)(4120.158mil,972.126mil) on Top Overlay Silk Text to Silk Clearance [5.559mil]
   Violation between Silk To Silk Clearance Constraint: (9.733mil < 10mil) Between Text "R25" (4057.165mil,1078.425mil) on Top Overlay And Track (4044.567mil,1086.988mil)(4044.567mil,1120.984mil) on Top Overlay Silk Text to Silk Clearance [9.733mil]
   Violation between Silk To Silk Clearance Constraint: (3.448mil < 10mil) Between Text "R25" (4057.165mil,1078.425mil) on Top Overlay And Track (4054.567mil,1086.988mil)(4054.567mil,1120.984mil) on Top Overlay Silk Text to Silk Clearance [3.448mil]
   Violation between Silk To Silk Clearance Constraint: (3.062mil < 10mil) Between Text "R25" (4057.165mil,1078.425mil) on Top Overlay And Track (4054.567mil,1086.988mil)(4094.567mil,1086.988mil) on Top Overlay Silk Text to Silk Clearance [3.062mil]
   Violation between Silk To Silk Clearance Constraint: (3.396mil < 10mil) Between Text "R25" (4057.165mil,1078.425mil) on Top Overlay And Track (4094.567mil,1120.984mil)(4094.567mil,1086.988mil) on Top Overlay Silk Text to Silk Clearance [3.396mil]
   Violation between Silk To Silk Clearance Constraint: (4.587mil < 10mil) Between Text "R26" (4194.961mil,1672.913mil) on Top Overlay And Track (4159.213mil,1662.855mil)(4159.213mil,1628.858mil) on Top Overlay Silk Text to Silk Clearance [4.587mil]
   Violation between Silk To Silk Clearance Constraint: (4.558mil < 10mil) Between Text "R26" (4194.961mil,1672.913mil) on Top Overlay And Track (4159.213mil,1662.855mil)(4199.212mil,1662.855mil) on Top Overlay Silk Text to Silk Clearance [4.558mil]
   Violation between Silk To Silk Clearance Constraint: (5.42mil < 10mil) Between Text "R26" (4194.961mil,1672.913mil) on Top Overlay And Track (4199.212mil,1628.858mil)(4199.212mil,1662.855mil) on Top Overlay Silk Text to Silk Clearance [5.42mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R27" (694.961mil,920.945mil) on Top Overlay And Track (700.276mil,910.728mil)(700.276mil,944.725mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.017mil < 10mil) Between Text "R27" (694.961mil,920.945mil) on Top Overlay And Track (700.276mil,910.728mil)(740.275mil,910.728mil) on Top Overlay Silk Text to Silk Clearance [6.017mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R27" (694.961mil,920.945mil) on Top Overlay And Track (700.276mil,974.725mil)(700.276mil,1008.728mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.511mil < 10mil) Between Text "R28" (1065.276mil,909.725mil) on Top Overlay And Track (1020.275mil,944.725mil)(1020.275mil,910.728mil) on Top Overlay Silk Text to Silk Clearance [4.511mil]
   Violation between Silk To Silk Clearance Constraint: (3.508mil < 10mil) Between Text "R28" (1065.276mil,909.725mil) on Top Overlay And Track (1021.279mil,975.728mil)(1021.279mil,1008.728mil) on Top Overlay Silk Text to Silk Clearance [3.508mil]
   Violation between Silk To Silk Clearance Constraint: (9.024mil < 10mil) Between Text "R28" (1065.276mil,909.725mil) on Top Overlay And Track (980.276mil,1008.728mil)(1021.279mil,1008.728mil) on Top Overlay Silk Text to Silk Clearance [9.024mil]
   Violation between Silk To Silk Clearance Constraint: (4.511mil < 10mil) Between Text "R28" (1065.276mil,909.725mil) on Top Overlay And Track (980.276mil,910.728mil)(1020.275mil,910.728mil) on Top Overlay Silk Text to Silk Clearance [4.511mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Text "R29" (965.276mil,1059.725mil) on Top Overlay And Track (874.276mil,1009.724mil)(904.276mil,1009.724mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Text "R29" (965.276mil,1059.725mil) on Top Overlay And Track (934.276mil,1009.724mil)(964.276mil,1009.724mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (3.055mil < 10mil) Between Text "R3" (2706.772mil,2373.701mil) on Top Overlay And Track (2663.228mil,2353.202mil)(2663.228mil,2387.205mil) on Top Overlay Silk Text to Silk Clearance [3.055mil]
   Violation between Silk To Silk Clearance Constraint: (3.055mil < 10mil) Between Text "R3" (2706.772mil,2373.701mil) on Top Overlay And Track (2663.228mil,2417.205mil)(2663.228mil,2451.202mil) on Top Overlay Silk Text to Silk Clearance [3.055mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Text "R30" (845.276mil,1059.724mil) on Top Overlay And Track (756.276mil,1009.724mil)(786.276mil,1009.724mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Text "R30" (845.276mil,1059.724mil) on Top Overlay And Track (816.276mil,1009.724mil)(846.276mil,1009.724mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Text "R31" (850.275mil,479.724mil) on Top Overlay And Track (800.275mil,504.724mil)(800.276mil,470.728mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (8.508mil < 10mil) Between Text "R31" (850.275mil,479.724mil) on Top Overlay And Track (801.279mil,535.728mil)(801.279mil,568.728mil) on Top Overlay Silk Text to Silk Clearance [8.508mil]
   Violation between Silk To Silk Clearance Constraint: (6.508mil < 10mil) Between Text "R32" (785.512mil,2401.26mil) on Top Overlay And Text "R36" (892.323mil,2400.512mil) on Top Overlay Silk Text to Silk Clearance [6.508mil]
   Violation between Silk To Silk Clearance Constraint: (3.483mil < 10mil) Between Text "R32" (785.512mil,2401.26mil) on Top Overlay And Track (783.484mil,2445mil)(783.484mil,2485mil) on Top Overlay Silk Text to Silk Clearance [3.483mil]
   Violation between Silk To Silk Clearance Constraint: (3.252mil < 10mil) Between Text "R32" (785.512mil,2401.26mil) on Top Overlay And Track (783.484mil,2445mil)(817.48mil,2445mil) on Top Overlay Silk Text to Silk Clearance [3.252mil]
   Violation between Silk To Silk Clearance Constraint: (2.248mil < 10mil) Between Text "R32" (785.512mil,2401.26mil) on Top Overlay And Track (848.484mil,2443.997mil)(881.484mil,2443.997mil) on Top Overlay Silk Text to Silk Clearance [2.248mil]
   Violation between Silk To Silk Clearance Constraint: (5.989mil < 10mil) Between Text "R32" (785.512mil,2401.26mil) on Top Overlay And Track (881.484mil,2443.997mil)(881.484mil,2485mil) on Top Overlay Silk Text to Silk Clearance [5.989mil]
   Violation between Silk To Silk Clearance Constraint: (4.5mil < 10mil) Between Text "R35" (905.275mil,474.724mil) on Top Overlay And Track (915.276mil,470.728mil)(915.276mil,504.724mil) on Top Overlay Silk Text to Silk Clearance [4.5mil]
   Violation between Silk To Silk Clearance Constraint: (5.269mil < 10mil) Between Text "R35" (905.275mil,474.724mil) on Top Overlay And Track (915.276mil,470.728mil)(955.275mil,470.728mil) on Top Overlay Silk Text to Silk Clearance [5.269mil]
   Violation between Silk To Silk Clearance Constraint: (4.5mil < 10mil) Between Text "R35" (905.275mil,474.724mil) on Top Overlay And Track (915.276mil,534.725mil)(915.276mil,568.728mil) on Top Overlay Silk Text to Silk Clearance [4.5mil]
   Violation between Silk To Silk Clearance Constraint: (6.444mil < 10mil) Between Text "R35" (905.275mil,474.724mil) on Top Overlay And Track (915.276mil,568.728mil)(956.279mil,568.728mil) on Top Overlay Silk Text to Silk Clearance [6.444mil]
   Violation between Silk To Silk Clearance Constraint: (8.272mil < 10mil) Between Text "R36" (892.323mil,2400.512mil) on Top Overlay And Track (848.484mil,2443.997mil)(881.484mil,2443.997mil) on Top Overlay Silk Text to Silk Clearance [8.272mil]
   Violation between Silk To Silk Clearance Constraint: (8.272mil < 10mil) Between Text "R36" (892.323mil,2400.512mil) on Top Overlay And Track (881.484mil,2443.997mil)(881.484mil,2485mil) on Top Overlay Silk Text to Silk Clearance [8.272mil]
   Violation between Silk To Silk Clearance Constraint: (3.54mil < 10mil) Between Text "R36" (892.323mil,2400.512mil) on Top Overlay And Track (890.058mil,2444.252mil)(890.058mil,2484.252mil) on Top Overlay Silk Text to Silk Clearance [3.54mil]
   Violation between Silk To Silk Clearance Constraint: (3.252mil < 10mil) Between Text "R36" (892.323mil,2400.512mil) on Top Overlay And Track (890.058mil,2444.252mil)(924.055mil,2444.252mil) on Top Overlay Silk Text to Silk Clearance [3.252mil]
   Violation between Silk To Silk Clearance Constraint: (2.248mil < 10mil) Between Text "R36" (892.323mil,2400.512mil) on Top Overlay And Track (955.058mil,2443.249mil)(988.058mil,2443.249mil) on Top Overlay Silk Text to Silk Clearance [2.248mil]
   Violation between Silk To Silk Clearance Constraint: (2.621mil < 10mil) Between Text "R36" (892.323mil,2400.512mil) on Top Overlay And Track (988.058mil,2443.249mil)(988.058mil,2484.252mil) on Top Overlay Silk Text to Silk Clearance [2.621mil]
   Violation between Silk To Silk Clearance Constraint: (6.185mil < 10mil) Between Text "R38" (1005.984mil,2397.323mil) on Top Overlay And Track (1063.484mil,2443.997mil)(1096.484mil,2443.997mil) on Top Overlay Silk Text to Silk Clearance [6.185mil]
   Violation between Silk To Silk Clearance Constraint: (6.571mil < 10mil) Between Text "R38" (1005.984mil,2397.323mil) on Top Overlay And Track (1096.484mil,2443.997mil)(1096.484mil,2485mil) on Top Overlay Silk Text to Silk Clearance [6.571mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R38" (1005.984mil,2397.323mil) on Top Overlay And Track (1105.984mil,15.054mil)(1105.984mil,2498.519mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.189mil < 10mil) Between Text "R38" (1005.984mil,2397.323mil) on Top Overlay And Track (998.484mil,2445mil)(1032.48mil,2445mil) on Top Overlay Silk Text to Silk Clearance [7.189mil]
   Violation between Silk To Silk Clearance Constraint: (9.24mil < 10mil) Between Text "R38" (1005.984mil,2397.323mil) on Top Overlay And Track (998.484mil,2445mil)(998.484mil,2485mil) on Top Overlay Silk Text to Silk Clearance [9.24mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Text "R4" (751.102mil,1345mil) on Top Overlay And Track (701.102mil,1360mil)(701.102mil,1326.003mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (8.508mil < 10mil) Between Text "R4" (751.102mil,1345mil) on Top Overlay And Track (702.106mil,1391.003mil)(702.106mil,1424.003mil) on Top Overlay Silk Text to Silk Clearance [8.508mil]
   Violation between Silk To Silk Clearance Constraint: (5.401mil < 10mil) Between Text "R5" (2549.291mil,1865.827mil) on Top Overlay And Text "R6" (2596.535mil,1869.764mil) on Top Overlay Silk Text to Silk Clearance [5.401mil]
   Violation between Silk To Silk Clearance Constraint: (5.574mil < 10mil) Between Text "R5" (2549.291mil,1865.827mil) on Top Overlay And Track (2503.228mil,1882.205mil)(2503.228mil,1848.208mil) on Top Overlay Silk Text to Silk Clearance [5.574mil]
   Violation between Silk To Silk Clearance Constraint: (4.571mil < 10mil) Between Text "R5" (2549.291mil,1865.827mil) on Top Overlay And Track (2504.231mil,1913.208mil)(2504.231mil,1946.208mil) on Top Overlay Silk Text to Silk Clearance [4.571mil]
   Violation between Silk To Silk Clearance Constraint: (6.193mil < 10mil) Between Text "R6" (2596.535mil,1869.764mil) on Top Overlay And Track (2608.228mil,1848.208mil)(2608.228mil,1882.205mil) on Top Overlay Silk Text to Silk Clearance [6.193mil]
   Violation between Silk To Silk Clearance Constraint: (6.193mil < 10mil) Between Text "R6" (2596.535mil,1869.764mil) on Top Overlay And Track (2608.228mil,1946.208mil)(2608.228mil,1912.205mil) on Top Overlay Silk Text to Silk Clearance [6.193mil]
   Violation between Silk To Silk Clearance Constraint: (9.511mil < 10mil) Between Text "R7" (751.102mil,1868.997mil) on Top Overlay And Track (701.102mil,1875mil)(701.102mil,1841.003mil) on Top Overlay Silk Text to Silk Clearance [9.511mil]
   Violation between Silk To Silk Clearance Constraint: (8.508mil < 10mil) Between Text "R7" (751.102mil,1868.997mil) on Top Overlay And Track (702.106mil,1906.003mil)(702.106mil,1939.003mil) on Top Overlay Silk Text to Silk Clearance [8.508mil]
   Violation between Silk To Silk Clearance Constraint: (2.846mil < 10mil) Between Text "R9" (2324.882mil,2377.638mil) on Top Overlay And Track (2333.228mil,2353.208mil)(2333.228mil,2387.205mil) on Top Overlay Silk Text to Silk Clearance [2.846mil]
   Violation between Silk To Silk Clearance Constraint: (2.846mil < 10mil) Between Text "R9" (2324.882mil,2377.638mil) on Top Overlay And Track (2333.228mil,2417.205mil)(2333.228mil,2451.208mil) on Top Overlay Silk Text to Silk Clearance [2.846mil]
   Violation between Silk To Silk Clearance Constraint: (5.299mil < 10mil) Between Text "U4" (3992.795mil,518.78mil) on Top Overlay And Track (4004.094mil,511.496mil)(4004.094mil,668.976mil) on Top Overlay Silk Text to Silk Clearance [5.299mil]
   Violation between Silk To Silk Clearance Constraint: (9.236mil < 10mil) Between Text "U6" (4002.047mil,1298.898mil) on Top Overlay And Track (4017.283mil,1287.008mil)(4017.283mil,1444.488mil) on Top Overlay Silk Text to Silk Clearance [9.236mil]
   Violation between Silk To Silk Clearance Constraint: (7.032mil < 10mil) Between Text "U7" (742.205mil,712.284mil) on Top Overlay And Track (755.275mil,709.725mil)(755.276mil,684.725mil) on Top Overlay Silk Text to Silk Clearance [7.032mil]
   Violation between Silk To Silk Clearance Constraint: (9.553mil < 10mil) Between Text "U7" (742.205mil,712.284mil) on Top Overlay And Track (755.275mil,784.725mil)(755.276mil,759.725mil) on Top Overlay Silk Text to Silk Clearance [9.553mil]
Rule Violations :179

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room Zigbee (Bounding Region = (-875mil, 0mil, 0mil, 0mil) (Disabled)(InComponentClass('Zigbee'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (Disabled)(All)
Rule Violations :0


Violations Detected : 706
Waived Violations : 0
Time Elapsed        : 00:00:00