######################################################################

# Created by Genus(TM) Synthesis Solution 19.15-s090_1 on Thu Apr 25 16:09:29 PDT 2024

# This file contains the RC script for design:data_recovery

######################################################################

set_db -quiet design_mode_process 170.0
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_hum false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet lp_insert_clock_gating true
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 16 0.0 14.0} {to_generic 2 18 1 16} {first_condense 4 23 5 22} {PBS_Generic_Opt-Post 7 23 8.158878999999999 22.158879} {{PBS_Generic-Postgen HBO Optimizations} 0 23 0.0 22.158879} {PBS_TechMap-Start 0 24 0.0 23.158879} {{PBS_TechMap-Premap HBO Optimizations} 1 25 0.0 23.158879} {second_condense 3 28 4 28} {reify 5 33 6 34} {global_incr_map 2 35 1 36} {{PBS_Techmap-Global Mapping} 10 35 10.337251000000002 33.49613} {{PBS_TechMap-Datapath Postmap Operations} 1 36 2.0 35.49613} {{PBS_TechMap-Postmap HBO Optimizations} 0 36 -0.02125300000000152 35.474877} {{PBS_TechMap-Postmap Clock Gating} 1 37 0.0 35.474877} {{PBS_TechMap-Postmap Cleanup} 0 37 -0.027557999999999083 35.447319} {PBS_Techmap-Post_MBCI 0 37 0.0 35.447319}}
set_db -quiet hdl_error_on_blackbox true
set_db -quiet tinfo_tstamp_file .rs_eecs251b-aaz.tstamp
set_db -quiet metric_enable true
set_db -quiet max_cpus_per_server 4
set_db -quiet lp_clock_gating_prefix CLKGATE
set_db -quiet lp_insert_clock_gating_incremental true
set_db -quiet lp_clock_gating_register_aware true
set_db -quiet use_area_from_lef true
set_db -quiet flow_metrics_snapshot_uuid 5b3eecdd-0d7e-46f0-8444-ad86eef678c2
set_db -quiet read_qrc_tech_file_rc_corner true
set_db -quiet auto_ungroup none
set_db -quiet use_tiehilo_for_const duplicate
if {[vfind design:data_recovery -mode ss_100C_1v60.setup_view] eq ""} {
 create_mode -name ss_100C_1v60.setup_view -design design:data_recovery 
}
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet ple_mode global
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_1 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_16 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_2 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_4 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_8 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_1 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_16 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_2 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_4 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_8 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso0n_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso0p_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso1n_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso1p_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputisolatch_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_16 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_2 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_4 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_8 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__probe_p_8 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__probec_p_8 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbn_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbn_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtn_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfsbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfsbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/sky130_ef_io__gpiov2_pad_wrapped .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vccd_lvc_clamped3_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vccd_lvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vdda_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vddio_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vssa_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/sky130_ef_io__vssd_lvc_clamped3_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/sky130_ef_io__vssd_lvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vssio_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/sky130_fd_io__top_gpiov2 .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_ground_hvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/sky130_fd_io__top_ground_lvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_power_hvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_power_lvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/sky130_fd_io__top_xres4v2 .is_macro_cell true
set_db -quiet library_domain:ss_100C_1v60.setup_cond .wireload_selection none
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/ss_100C_1v60 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_2048x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_2048x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x4m4w2/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x4m4w2/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_256x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_256x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x8m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x8m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x24m4w24/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x24m4w24/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x64m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x64m4w8/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clock_480 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 2080.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:data_recovery port:data_recovery/clock_480
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_480 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_480 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_0 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:data_recovery port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_0 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_0 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_1 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 1 -divide_rise 10 -fall 3 -divide_fall 5 -remove -design design:data_recovery port:data_recovery/clock_1
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_1 .generate_script {::dc::cgc::update_generated_clock {} {} {} {} 0 {1 2 3} {0.416 0.416 0.416}}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_1 .generate_point port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_1 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_1 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_2 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 1 -divide_rise 5 -fall 7 -divide_fall 10 -remove -design design:data_recovery port:data_recovery/clock_2
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_2 .generate_script {::dc::cgc::update_generated_clock {} {} {} {} 0 {1 2 3} {0.832 0.832 0.832}}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_2 .generate_point port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_2 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_2 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_3 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 3 -divide_rise 10 -fall 4 -divide_fall 5 -remove -design design:data_recovery port:data_recovery/clock_3
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_3 .generate_script {::dc::cgc::update_generated_clock {} {} {} {} 0 {1 2 3} {1.248 1.248 1.248}}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_3 .generate_point port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_3 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_3 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_4 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 2 -divide_rise 5 -fall 9 -divide_fall 10 -remove -design design:data_recovery port:data_recovery/clock_4
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_4 .generate_script {::dc::cgc::update_generated_clock {} {} {} {} 0 {1 2 3} {1.664 1.664 1.664}}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_4 .generate_point port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_4 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_4 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_5 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 1 -divide_rise 2 -fall 0 -divide_fall 1 -remove -design design:data_recovery port:data_recovery/clock_5
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_5 .generate_script {::dc::cgc::update_generated_clock {} {} {} {} 0 {1 2 3} {2.08 2.08 2.08}}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_5 .generate_point port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_5 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_5 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_6 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 3 -divide_rise 5 -fall 1 -divide_fall 10 -remove -design design:data_recovery port:data_recovery/clock_6
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_6 .generate_script {::dc::cgc::update_generated_clock {} {} {} {} 0 {1 2 3} {2.496 2.496 2.496}}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_6 .generate_point port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_6 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_6 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_7 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 7 -divide_rise 10 -fall 1 -divide_fall 5 -remove -design design:data_recovery port:data_recovery/clock_7
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_7 .generate_script {::dc::cgc::update_generated_clock {} {} {} {} 0 {1 2 3} {2.912 2.912 2.912}}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_7 .generate_point port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_7 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_7 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_8 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 4 -divide_rise 5 -fall 3 -divide_fall 10 -remove -design design:data_recovery port:data_recovery/clock_8
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_8 .generate_script {::dc::cgc::update_generated_clock {} {} {} {} 0 {1 2 3} {3.328 3.328 3.328}}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_8 .generate_point port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_8 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_8 .clock_hold_uncertainty {1.0 1.0}
define_clock -name clock_9 -mode mode:data_recovery/ss_100C_1v60.setup_view -domain domain_1 -period 4160.0 -divide_period 1 -rise 9 -divide_rise 10 -fall 2 -divide_fall 5 -remove -design design:data_recovery port:data_recovery/clock_9
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_9 .generate_script {::dc::cgc::update_generated_clock {} {} {} {} 0 {1 2 3} {3.744 3.744 3.744}}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_9 .generate_point port:data_recovery/clock_0
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_9 .clock_setup_uncertainty {1.0 1.0}
set_db -quiet clock:data_recovery/ss_100C_1v60.setup_view/clock_9 .clock_hold_uncertainty {1.0 1.0}
define_cost_group -design design:data_recovery -name cg_enable_group_clock_480
define_cost_group -design design:data_recovery -name clock_0
define_cost_group -design design:data_recovery -name clock_1
define_cost_group -design design:data_recovery -name clock_2
define_cost_group -design design:data_recovery -name clock_3
define_cost_group -design design:data_recovery -name clock_4
define_cost_group -design design:data_recovery -name clock_480
define_cost_group -design design:data_recovery -name clock_5
define_cost_group -design design:data_recovery -name clock_6
define_cost_group -design design:data_recovery -name clock_7
define_cost_group -design design:data_recovery -name clock_8
define_cost_group -design design:data_recovery -name clock_9
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_480 -name create_clock_delay_domain_1_clock_480_R_0 port:data_recovery/clock_480
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_480_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_480 -edge_fall -name create_clock_delay_domain_1_clock_480_F_0 port:data_recovery/clock_480
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_480_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_0 -name create_clock_delay_domain_1_clock_0_R_0 port:data_recovery/clock_0
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_0_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_0 -edge_fall -name create_clock_delay_domain_1_clock_0_F_0 port:data_recovery/clock_0
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_0_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_1 -name create_clock_delay_domain_1_clock_1_R_0 port:data_recovery/clock_1
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_1_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_1 -edge_fall -name create_clock_delay_domain_1_clock_1_F_0 port:data_recovery/clock_1
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_1_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_2 -name create_clock_delay_domain_1_clock_2_R_0 port:data_recovery/clock_2
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_2_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_2 -edge_fall -name create_clock_delay_domain_1_clock_2_F_0 port:data_recovery/clock_2
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_2_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_3 -name create_clock_delay_domain_1_clock_3_R_0 port:data_recovery/clock_3
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_3_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_3 -edge_fall -name create_clock_delay_domain_1_clock_3_F_0 port:data_recovery/clock_3
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_3_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_4 -name create_clock_delay_domain_1_clock_4_R_0 port:data_recovery/clock_4
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_4_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_4 -edge_fall -name create_clock_delay_domain_1_clock_4_F_0 port:data_recovery/clock_4
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_4_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_5 -name create_clock_delay_domain_1_clock_5_R_0 port:data_recovery/clock_5
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_5_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_5 -edge_fall -name create_clock_delay_domain_1_clock_5_F_0 port:data_recovery/clock_5
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_5_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_6 -name create_clock_delay_domain_1_clock_6_R_0 port:data_recovery/clock_6
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_6_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_6 -edge_fall -name create_clock_delay_domain_1_clock_6_F_0 port:data_recovery/clock_6
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_6_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_7 -name create_clock_delay_domain_1_clock_7_R_0 port:data_recovery/clock_7
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_7_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_7 -edge_fall -name create_clock_delay_domain_1_clock_7_F_0 port:data_recovery/clock_7
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_7_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_8 -name create_clock_delay_domain_1_clock_8_R_0 port:data_recovery/clock_8
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_8_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_8 -edge_fall -name create_clock_delay_domain_1_clock_8_F_0 port:data_recovery/clock_8
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_8_F_0 .clock_network_latency_included true
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_9 -name create_clock_delay_domain_1_clock_9_R_0 port:data_recovery/clock_9
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_9_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:data_recovery/ss_100C_1v60.setup_view/clock_9 -edge_fall -name create_clock_delay_domain_1_clock_9_F_0 port:data_recovery/clock_9
set_db -quiet external_delay:data_recovery/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clock_9_F_0 .clock_network_latency_included true
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_480]  -name clock_480 -group cost_group:data_recovery/clock_480 -user_priority -1047552
path_disable -paths [specify_paths -lenient -mode mode:data_recovery/ss_100C_1v60.setup_view -from {clock:data_recovery/ss_100C_1v60.setup_view/clock_0 clock:data_recovery/ss_100C_1v60.setup_view/clock_1 clock:data_recovery/ss_100C_1v60.setup_view/clock_2 clock:data_recovery/ss_100C_1v60.setup_view/clock_3 clock:data_recovery/ss_100C_1v60.setup_view/clock_4 clock:data_recovery/ss_100C_1v60.setup_view/clock_5 clock:data_recovery/ss_100C_1v60.setup_view/clock_6 clock:data_recovery/ss_100C_1v60.setup_view/clock_7 clock:data_recovery/ss_100C_1v60.setup_view/clock_8 clock:data_recovery/ss_100C_1v60.setup_view/clock_9} -to clock:data_recovery/ss_100C_1v60.setup_view/clock_480]  -name set_clock_groups_exception_clock_constraints_fr_line_10 -user_priority -885760
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .sdc_filename_linenumber {{/scratch/eecs251b-aaz/sp24-project-usb2-generator/build/syn-rundir/clock_constraints_fragment.sdc 10}}
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .skip_in_write_sdc true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .asynchronous true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .allow_paths true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_one_group true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_id 1
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_name clock_groups_clock_480_to_others
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .no_compress true
path_disable -paths [specify_paths -lenient -mode mode:data_recovery/ss_100C_1v60.setup_view -from clock:data_recovery/ss_100C_1v60.setup_view/clock_480 -to {clock:data_recovery/ss_100C_1v60.setup_view/clock_0 clock:data_recovery/ss_100C_1v60.setup_view/clock_1 clock:data_recovery/ss_100C_1v60.setup_view/clock_2 clock:data_recovery/ss_100C_1v60.setup_view/clock_3 clock:data_recovery/ss_100C_1v60.setup_view/clock_4 clock:data_recovery/ss_100C_1v60.setup_view/clock_5 clock:data_recovery/ss_100C_1v60.setup_view/clock_6 clock:data_recovery/ss_100C_1v60.setup_view/clock_7 clock:data_recovery/ss_100C_1v60.setup_view/clock_8 clock:data_recovery/ss_100C_1v60.setup_view/clock_9}]  -name set_clock_groups_exception_clock_constraints_fr_line_10_1 -user_priority -886784
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .sdc_filename_linenumber {{/scratch/eecs251b-aaz/sp24-project-usb2-generator/build/syn-rundir/clock_constraints_fragment.sdc 10}}
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .skip_in_write_sdc true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .asynchronous true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .allow_paths true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_one_group true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .from_corresponds_to_group_option true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_id 1
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_name clock_groups_clock_480_to_others
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .no_compress true
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_0]  -name clock_0 -group cost_group:data_recovery/clock_0 -user_priority -1047552
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_1]  -name clock_1 -group cost_group:data_recovery/clock_1 -user_priority -1047552
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_2]  -name clock_2 -group cost_group:data_recovery/clock_2 -user_priority -1047552
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_3]  -name clock_3 -group cost_group:data_recovery/clock_3 -user_priority -1047552
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_4]  -name clock_4 -group cost_group:data_recovery/clock_4 -user_priority -1047552
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_5]  -name clock_5 -group cost_group:data_recovery/clock_5 -user_priority -1047552
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_6]  -name clock_6 -group cost_group:data_recovery/clock_6 -user_priority -1047552
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_7]  -name clock_7 -group cost_group:data_recovery/clock_7 -user_priority -1047552
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_8]  -name clock_8 -group cost_group:data_recovery/clock_8 -user_priority -1047552
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -to clock:data_recovery/ss_100C_1v60.setup_view/clock_9]  -name clock_9 -group cost_group:data_recovery/clock_9 -user_priority -1047552
path_disable -paths [specify_paths -lenient -mode mode:data_recovery/ss_100C_1v60.setup_view -from clock:data_recovery/ss_100C_1v60.setup_view/clock_480 -to {clock:data_recovery/ss_100C_1v60.setup_view/clock_0 clock:data_recovery/ss_100C_1v60.setup_view/clock_1 clock:data_recovery/ss_100C_1v60.setup_view/clock_2 clock:data_recovery/ss_100C_1v60.setup_view/clock_3 clock:data_recovery/ss_100C_1v60.setup_view/clock_4 clock:data_recovery/ss_100C_1v60.setup_view/clock_5 clock:data_recovery/ss_100C_1v60.setup_view/clock_6 clock:data_recovery/ss_100C_1v60.setup_view/clock_7 clock:data_recovery/ss_100C_1v60.setup_view/clock_8 clock:data_recovery/ss_100C_1v60.setup_view/clock_9}]  -name set_clock_groups_exception_clock_constraints_fr_line_34 -user_priority -887808
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34 .sdc_filename_linenumber {{/scratch/eecs251b-aaz/sp24-project-usb2-generator/build/syn-rundir/clock_constraints_fragment.sdc 34}}
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34 .skip_in_write_sdc true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34 .asynchronous true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34 .allow_paths true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34 .scg_one_group true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34 .scg_id 2
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34 .scg_name clock_groups_clock_0_clock_1_clock_2_clock_3_clock_4_clock_5_clock_6_clock_7_clock_8_clock_9_to_others
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34 .unused true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34 .no_compress true
path_disable -paths [specify_paths -lenient -mode mode:data_recovery/ss_100C_1v60.setup_view -from {clock:data_recovery/ss_100C_1v60.setup_view/clock_0 clock:data_recovery/ss_100C_1v60.setup_view/clock_1 clock:data_recovery/ss_100C_1v60.setup_view/clock_2 clock:data_recovery/ss_100C_1v60.setup_view/clock_3 clock:data_recovery/ss_100C_1v60.setup_view/clock_4 clock:data_recovery/ss_100C_1v60.setup_view/clock_5 clock:data_recovery/ss_100C_1v60.setup_view/clock_6 clock:data_recovery/ss_100C_1v60.setup_view/clock_7 clock:data_recovery/ss_100C_1v60.setup_view/clock_8 clock:data_recovery/ss_100C_1v60.setup_view/clock_9} -to clock:data_recovery/ss_100C_1v60.setup_view/clock_480]  -name set_clock_groups_exception_clock_constraints_fr_line_34_1 -user_priority -887808
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .sdc_filename_linenumber {{/scratch/eecs251b-aaz/sp24-project-usb2-generator/build/syn-rundir/clock_constraints_fragment.sdc 34}}
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .skip_in_write_sdc true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .asynchronous true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .allow_paths true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .scg_one_group true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .from_corresponds_to_group_option true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .scg_id 2
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .scg_name clock_groups_clock_0_clock_1_clock_2_clock_3_clock_4_clock_5_clock_6_clock_7_clock_8_clock_9_to_others
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .unused true
set_db -quiet exception:data_recovery/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_34_1 .no_compress true
path_group -paths [specify_paths -mode mode:data_recovery/ss_100C_1v60.setup_view -through {hpin:data_recovery/crd/CLKGATE_RC_CG_HIER_INST0/enable hpin:data_recovery/crd/CLKGATE_RC_CG_HIER_INST1/enable hpin:data_recovery/crd/CLKGATE_RC_CG_HIER_INST2/enable}]  -name cg_enable_group_clock_480 -group cost_group:data_recovery/cg_enable_group_clock_480
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
# END DFT SECTION
set_db -quiet design:data_recovery .seq_reason_deleted_internal {{{fifo/cell_instance[40].cell_inst/TC/add_q_reg} unloaded {fifo/cell_instance[40].cell_inst/TC/add_q}} {{fifo/cell_instance[40].cell_inst/TC/drop_q_reg} unloaded {fifo/cell_instance[40].cell_inst/TC/drop_q}}}
set_db -quiet design:data_recovery .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 19020} {cell_count 1567} {utilization  0.00} {runtime 2 18 1 16} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 16155} {cell_count 1031} {utilization  0.00} {runtime 4 23 5 22} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 16173} {cell_count 1033} {utilization  0.00} {runtime 3 28 4 28} }{reify {wns 108} {tns 0} {vep 0} {area 12448} {cell_count 974} {utilization  0.00} {runtime 5 33 6 34} }{global_incr_map {wns 103} {tns 0} {vep 0} {area 12041} {cell_count 934} {utilization  0.00} {runtime 2 35 1 36} }}
set_db -quiet design:data_recovery .seq_mbci_coverage 0.0
set_db -quiet design:data_recovery .hdl_user_name data_recovery
set_db -quiet design:data_recovery .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/crd.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/sampler_v2.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/dr_syn.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet design:data_recovery .verification_directory fv/data_recovery
set_db -quiet design:data_recovery .seq_reason_deleted {{{fifo/cell_instance[40].cell_inst/TC/add_q_reg} unloaded} {{fifo/cell_instance[40].cell_inst/TC/drop_q_reg} unloaded}}
set_db -quiet design:data_recovery .lp_clock_gating_min_flops 3
set_db -quiet design:data_recovery .lp_clock_gating_max_flops inf
set_db -quiet port:data_recovery/data_in .original_name data_in
set_db -quiet port:data_recovery/clock_480 .original_name clock_480
set_db -quiet port:data_recovery/reset .original_name reset
set_db -quiet port:data_recovery/clock_0 .original_name clock_0
set_db -quiet port:data_recovery/clock_1 .original_name clock_1
set_db -quiet port:data_recovery/clock_2 .original_name clock_2
set_db -quiet port:data_recovery/clock_3 .original_name clock_3
set_db -quiet port:data_recovery/clock_4 .original_name clock_4
set_db -quiet port:data_recovery/clock_5 .original_name clock_5
set_db -quiet port:data_recovery/clock_6 .original_name clock_6
set_db -quiet port:data_recovery/clock_7 .original_name clock_7
set_db -quiet port:data_recovery/clock_8 .original_name clock_8
set_db -quiet port:data_recovery/clock_9 .original_name clock_9
set_db -quiet port:data_recovery/data_out .external_pin_cap_min 1000.0
set_db -quiet port:data_recovery/data_out .external_capacitance_max {1000.0 1000.0}
set_db -quiet port:data_recovery/data_out .external_capacitance_min 1000.0
set_db -quiet port:data_recovery/data_out .external_pin_cap_min_by_mode {{mode:data_recovery/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:data_recovery/data_out .external_capacitance_min_by_mode {{mode:data_recovery/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:data_recovery/data_out .external_pin_cap_by_mode {{mode:data_recovery/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:data_recovery/data_out .external_capacitance_max_by_mode {{mode:data_recovery/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:data_recovery/data_out .original_name data_out
set_db -quiet port:data_recovery/data_out .external_pin_cap {1000.0 1000.0}
set_db -quiet module:data_recovery/CRD .hdl_user_name CRD
set_db -quiet module:data_recovery/CRD .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/crd.v} {} {}}}
set_db -quiet module:data_recovery/CRD .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/CRD .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD .logical_hier false
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD .boundary_opto strict_no
set_db -quiet inst:data_recovery/crd/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:data_recovery/crd/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD_1 .logical_hier false
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD_1 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD_1 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD_1 .boundary_opto strict_no
set_db -quiet inst:data_recovery/crd/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:data_recovery/crd/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD_2 .logical_hier false
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD_2 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD_2 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/CLKGATE_RC_CG_MOD_2 .boundary_opto strict_no
set_db -quiet inst:data_recovery/crd/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:data_recovery/crd/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet inst:data_recovery/crd/DROP_r_reg .original_name crd/DROP_r
set_db -quiet inst:data_recovery/crd/DROP_r_reg .orig_hdl_instantiated false
set_db -quiet inst:data_recovery/crd/DROP_r_reg .single_bit_orig_name crd/DROP_r
set_db -quiet inst:data_recovery/crd/DROP_r_reg .gint_phase_inversion false
set_db -quiet pin:data_recovery/crd/DROP_r_reg/Q .original_name crd/DROP_r/q
set_db -quiet inst:data_recovery/crd/ADD_r_reg .original_name crd/ADD_r
set_db -quiet inst:data_recovery/crd/ADD_r_reg .orig_hdl_instantiated false
set_db -quiet inst:data_recovery/crd/ADD_r_reg .single_bit_orig_name crd/ADD_r
set_db -quiet inst:data_recovery/crd/ADD_r_reg .gint_phase_inversion false
set_db -quiet pin:data_recovery/crd/ADD_r_reg/Q .original_name crd/ADD_r/q
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[0]} .original_name {{crd/ctrl_r[0]}}
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[0]} .single_bit_orig_name {crd/ctrl_r[0]}
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/ctrl_r_reg[0]/Q} .original_name {crd/ctrl_r[0]/q}
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[2]} .original_name {{crd/ctrl_r[2]}}
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[2]} .single_bit_orig_name {crd/ctrl_r[2]}
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/ctrl_r_reg[2]/Q} .original_name {crd/ctrl_r[2]/q}
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[1]} .original_name {{crd/ctrl_r[1]}}
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[1]} .single_bit_orig_name {crd/ctrl_r[1]}
set_db -quiet {inst:data_recovery/crd/ctrl_r_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/ctrl_r_reg[1]/Q} .original_name {crd/ctrl_r[1]/q}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[4]} .original_name {{crd/flag_r[4]}}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/flag_r_reg[4]} .single_bit_orig_name {crd/flag_r[4]}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/flag_r_reg[4]/Q} .original_name {crd/flag_r[4]/q}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[2]} .original_name {{crd/flag_r[2]}}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/flag_r_reg[2]} .single_bit_orig_name {crd/flag_r[2]}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/flag_r_reg[2]/Q} .original_name {crd/flag_r[2]/q}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[1]} .original_name {{crd/flag_r[1]}}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/flag_r_reg[1]} .single_bit_orig_name {crd/flag_r[1]}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/flag_r_reg[1]/Q} .original_name {crd/flag_r[1]/q}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[0]} .original_name {{crd/flag_r[0]}}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/flag_r_reg[0]} .single_bit_orig_name {crd/flag_r[0]}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/flag_r_reg[0]/Q} .original_name {crd/flag_r[0]/q}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[3]} .original_name {{crd/flag_r[3]}}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/flag_r_reg[3]} .single_bit_orig_name {crd/flag_r[3]}
set_db -quiet {inst:data_recovery/crd/flag_r_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/flag_r_reg[3]/Q} .original_name {crd/flag_r[3]/q}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[1]} .original_name {{crd/data_2_r[1]}}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[1]} .single_bit_orig_name {crd/data_2_r[1]}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_2_r_reg[1]/Q} .original_name {crd/data_2_r[1]/q}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[2]} .original_name {{crd/data_2_r[2]}}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[2]} .single_bit_orig_name {crd/data_2_r[2]}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_2_r_reg[2]/Q} .original_name {crd/data_2_r[2]/q}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[3]} .original_name {{crd/data_2_r[3]}}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[3]} .single_bit_orig_name {crd/data_2_r[3]}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_2_r_reg[3]/Q} .original_name {crd/data_2_r[3]/q}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[0]} .original_name {{crd/data_2_r[0]}}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[0]} .single_bit_orig_name {crd/data_2_r[0]}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_2_r_reg[0]/Q} .original_name {crd/data_2_r[0]/q}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[4]} .original_name {{crd/data_2_r[4]}}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[4]} .single_bit_orig_name {crd/data_2_r[4]}
set_db -quiet {inst:data_recovery/crd/data_2_r_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_2_r_reg[4]/Q} .original_name {crd/data_2_r[4]/q}
set_db -quiet {inst:data_recovery/crd/data_r_reg[2]} .original_name {{crd/data_r[2]}}
set_db -quiet {inst:data_recovery/crd/data_r_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_r_reg[2]} .single_bit_orig_name {crd/data_r[2]}
set_db -quiet {inst:data_recovery/crd/data_r_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_r_reg[2]/Q} .original_name {crd/data_r[2]/q}
set_db -quiet {inst:data_recovery/crd/data_r_reg[0]} .original_name {{crd/data_r[0]}}
set_db -quiet {inst:data_recovery/crd/data_r_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_r_reg[0]} .single_bit_orig_name {crd/data_r[0]}
set_db -quiet {inst:data_recovery/crd/data_r_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_r_reg[0]/Q} .original_name {crd/data_r[0]/q}
set_db -quiet {inst:data_recovery/crd/data_r_reg[3]} .original_name {{crd/data_r[3]}}
set_db -quiet {inst:data_recovery/crd/data_r_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_r_reg[3]} .single_bit_orig_name {crd/data_r[3]}
set_db -quiet {inst:data_recovery/crd/data_r_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_r_reg[3]/Q} .original_name {crd/data_r[3]/q}
set_db -quiet {inst:data_recovery/crd/data_r_reg[1]} .original_name {{crd/data_r[1]}}
set_db -quiet {inst:data_recovery/crd/data_r_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_r_reg[1]} .single_bit_orig_name {crd/data_r[1]}
set_db -quiet {inst:data_recovery/crd/data_r_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_r_reg[1]/Q} .original_name {crd/data_r[1]/q}
set_db -quiet {inst:data_recovery/crd/data_r_reg[4]} .original_name {{crd/data_r[4]}}
set_db -quiet {inst:data_recovery/crd/data_r_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/crd/data_r_reg[4]} .single_bit_orig_name {crd/data_r[4]}
set_db -quiet {inst:data_recovery/crd/data_r_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/crd/data_r_reg[4]/Q} .original_name {crd/data_r[4]/q}
set_db -quiet module:data_recovery/ad_fifo_N41 .hdl_user_name ad_fifo
set_db -quiet module:data_recovery/ad_fifo_N41 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_N41 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_N41 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/ad_fifo_cell .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[0].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[0].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[0].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[0].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[0].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[0].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[0].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[0].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[0].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[0].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[0].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[0].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[0].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[0].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[0].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[0].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[0].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[0].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[0].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[0].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[0].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_1 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_1 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_1 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_1 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_1 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_1 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_1 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_1 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[1].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[1].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[1].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[1].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[1].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[1].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[1].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[1].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[1].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[1].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[1].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[1].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[1].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[1].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[1].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[1].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[1].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[1].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[1].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[1].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[1].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_2 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_2 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_2 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_2 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_2 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_2 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_2 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_2 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[2].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[2].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[2].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[2].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[2].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[2].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[2].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[2].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[2].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[2].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[2].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[2].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[2].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[2].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[2].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[2].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[2].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[2].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[2].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[2].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[2].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_3 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_3 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_3 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_3 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_3 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_3 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_3 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_3 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[3].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[3].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[3].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[3].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[3].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[3].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[3].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[3].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[3].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[3].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[3].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[3].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[3].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[3].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[3].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[3].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[3].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[3].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[3].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[3].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[3].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_4 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_4 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_4 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_4 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_4 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_4 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_4 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_4 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[4].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[4].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[4].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[4].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[4].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[4].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[4].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[4].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[4].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[4].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[4].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[4].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[4].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[4].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[4].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[4].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[4].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[4].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[4].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[4].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[4].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_5 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_5 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_5 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_5 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_5 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_5 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_5 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_5 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[5].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[5].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[5].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[5].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[5].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[5].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[5].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[5].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[5].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[5].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[5].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[5].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[5].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[5].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[5].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[5].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[5].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[5].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[5].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[5].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[5].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_6 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_6 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_6 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_6 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_6 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_6 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_6 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_6 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[6].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[6].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[6].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[6].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[6].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[6].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[6].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[6].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[6].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[6].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[6].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[6].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[6].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[6].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[6].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[6].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[6].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[6].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[6].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[6].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[6].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_7 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_7 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_7 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_7 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_7 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_7 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_7 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_7 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[7].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[7].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[7].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[7].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[7].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[7].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[7].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[7].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[7].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[7].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[7].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[7].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[7].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[7].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[7].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[7].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[7].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[7].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[7].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[7].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[7].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_8 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_8 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_8 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_8 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_8 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_8 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_8 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_8 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[8].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[8].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[8].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[8].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[8].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[8].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[8].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[8].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[8].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[8].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[8].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[8].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[8].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[8].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[8].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[8].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[8].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[8].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[8].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[8].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[8].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_9 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_9 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_9 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_9 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_9 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_9 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_9 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_9 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[9].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[9].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[9].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[9].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[9].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[9].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[9].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[9].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[9].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[9].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[9].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[9].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[9].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[9].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[9].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[9].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[9].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[9].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[9].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[9].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[9].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_10 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_10 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_10 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_10 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_10 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_10 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_10 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_10 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[10].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[10].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[10].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[10].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[10].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[10].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[10].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[10].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[10].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[10].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[10].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[10].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[10].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[10].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[10].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[10].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[10].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[10].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[10].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[10].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[10].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_11 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_11 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_11 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_11 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_11 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_11 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_11 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_11 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[11].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[11].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[11].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[11].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[11].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[11].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[11].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[11].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[11].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[11].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[11].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[11].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[11].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[11].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[11].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[11].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[11].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[11].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[11].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[11].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[11].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_12 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_12 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_12 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_12 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_12 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_12 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_12 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_12 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[12].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[12].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[12].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[12].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[12].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[12].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[12].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[12].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[12].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[12].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[12].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[12].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[12].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[12].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[12].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[12].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[12].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[12].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[12].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[12].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[12].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_13 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_13 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_13 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_13 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_13 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_13 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_13 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_13 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[13].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[13].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[13].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[13].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[13].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[13].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[13].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[13].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[13].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[13].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[13].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[13].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[13].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[13].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[13].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[13].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[13].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[13].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[13].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[13].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[13].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_14 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_14 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_14 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_14 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_14 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_14 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_14 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_14 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[14].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[14].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[14].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[14].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[14].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[14].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[14].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[14].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[14].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[14].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[14].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[14].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[14].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[14].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[14].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[14].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[14].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[14].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[14].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[14].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[14].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_15 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_15 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_15 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_15 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_15 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_15 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_15 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_15 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[15].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[15].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[15].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[15].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[15].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[15].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[15].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[15].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[15].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[15].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[15].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[15].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[15].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[15].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[15].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[15].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[15].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[15].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[15].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[15].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[15].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_16 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_16 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_16 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_16 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_16 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_16 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_16 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_16 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[16].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[16].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[16].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[16].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[16].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[16].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[16].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[16].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[16].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[16].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[16].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[16].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[16].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[16].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[16].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[16].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[16].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[16].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[16].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[16].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[16].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_17 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_17 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_17 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_17 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_17 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_17 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_17 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_17 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[17].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[17].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[17].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[17].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[17].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[17].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[17].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[17].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[17].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[17].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[17].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[17].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[17].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[17].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[17].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[17].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[17].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[17].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[17].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[17].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[17].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_18 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_18 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_18 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_18 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_18 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_18 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_18 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_18 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[18].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[18].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[18].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[18].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[18].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[18].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[18].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[18].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[18].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[18].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[18].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[18].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[18].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[18].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[18].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[18].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[18].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[18].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[18].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[18].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[18].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_19 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_19 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_19 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_19 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_19 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_19 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_19 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_19 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[19].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[19].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[19].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[19].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[19].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[19].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[19].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[19].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[19].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[19].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[19].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[19].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[19].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[19].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[19].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[19].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[19].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[19].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[19].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[19].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[19].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_20 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_20 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_20 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_20 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_20 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_20 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_20 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_20 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[20].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[20].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[20].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[20].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[20].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[20].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[20].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[20].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[20].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[20].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[20].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[20].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[20].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[20].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[20].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[20].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[20].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[20].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[20].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[20].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[20].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_21 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_21 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_21 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_21 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_21 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_21 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_21 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_21 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[21].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[21].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[21].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[21].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[21].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[21].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[21].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[21].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[21].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[21].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[21].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[21].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[21].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[21].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[21].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[21].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[21].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[21].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[21].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[21].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[21].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_22 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_22 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_22 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_22 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_22 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_22 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_22 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_22 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[22].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[22].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[22].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[22].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[22].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[22].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[22].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[22].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[22].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[22].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[22].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[22].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[22].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[22].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[22].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[22].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[22].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[22].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[22].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[22].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[22].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_23 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_23 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_23 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_23 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_23 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_23 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_23 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_23 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[23].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[23].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[23].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[23].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[23].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[23].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[23].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[23].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[23].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[23].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[23].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[23].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[23].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[23].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[23].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[23].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[23].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[23].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[23].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[23].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[23].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_24 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_24 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_24 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_24 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_24 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_24 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_24 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_24 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[24].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[24].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[24].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[24].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[24].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[24].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[24].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[24].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[24].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[24].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[24].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[24].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[24].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[24].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[24].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[24].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[24].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[24].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[24].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[24].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[24].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_25 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_25 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_25 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_25 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_25 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_25 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_25 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_25 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[25].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[25].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[25].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[25].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[25].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[25].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[25].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[25].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[25].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[25].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[25].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[25].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[25].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[25].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[25].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[25].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[25].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[25].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[25].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[25].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[25].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_26 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_26 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_26 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_26 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_26 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_26 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_26 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_26 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[26].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[26].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[26].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[26].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[26].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[26].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[26].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[26].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[26].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[26].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[26].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[26].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[26].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[26].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[26].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[26].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[26].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[26].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[26].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[26].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[26].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_27 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_27 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_27 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_27 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_27 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_27 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_27 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_27 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[27].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[27].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[27].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[27].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[27].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[27].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[27].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[27].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[27].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[27].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[27].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[27].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[27].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[27].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[27].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[27].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[27].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[27].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[27].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[27].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[27].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_28 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_28 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_28 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_28 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_28 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_28 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_28 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_28 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[28].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[28].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[28].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[28].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[28].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[28].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[28].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[28].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[28].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[28].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[28].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[28].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[28].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[28].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[28].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[28].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[28].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[28].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[28].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[28].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[28].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_29 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_29 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_29 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_29 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_29 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_29 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_29 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_29 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[29].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[29].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[29].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[29].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[29].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[29].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[29].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[29].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[29].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[29].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[29].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[29].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[29].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[29].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[29].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[29].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[29].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[29].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[29].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[29].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[29].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_30 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_30 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_30 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_30 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_30 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_30 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_30 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_30 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[30].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[30].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[30].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[30].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[30].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[30].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[30].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[30].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[30].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[30].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[30].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[30].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[30].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[30].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[30].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[30].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[30].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[30].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[30].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[30].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[30].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_31 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_31 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_31 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_31 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_31 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_31 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_31 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_31 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[31].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[31].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[31].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[31].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[31].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[31].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[31].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[31].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[31].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[31].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[31].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[31].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[31].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[31].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[31].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[31].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[31].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[31].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[31].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[31].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[31].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_32 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_32 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_32 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_32 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_32 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_32 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_32 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_32 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[32].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[32].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[32].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[32].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[32].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[32].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[32].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[32].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[32].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[32].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[32].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[32].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[32].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[32].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[32].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[32].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[32].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[32].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[32].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[32].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[32].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_33 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_33 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_33 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_33 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_33 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_33 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_33 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_33 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[33].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[33].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[33].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[33].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[33].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[33].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[33].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[33].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[33].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[33].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[33].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[33].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[33].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[33].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[33].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[33].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[33].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[33].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[33].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[33].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[33].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_34 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_34 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_34 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_34 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_34 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_34 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_34 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_34 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[34].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[34].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[34].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[34].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[34].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[34].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[34].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[34].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[34].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[34].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[34].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[34].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[34].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[34].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[34].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[34].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[34].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[34].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[34].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[34].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[34].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_35 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_35 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_35 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_35 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_35 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_35 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_35 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_35 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[35].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[35].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[35].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[35].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[35].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[35].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[35].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[35].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[35].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[35].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[35].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[35].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[35].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[35].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[35].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[35].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[35].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[35].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[35].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[35].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[35].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_36 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_36 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_36 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_36 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_36 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_36 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_36 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_36 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[36].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[36].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[36].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[36].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[36].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[36].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[36].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[36].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[36].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[36].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[36].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[36].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[36].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[36].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[36].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[36].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[36].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[36].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[36].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[36].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[36].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_37 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_37 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_37 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_37 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_37 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_37 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_37 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_37 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[37].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[37].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[37].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[37].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[37].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[37].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[37].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[37].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[37].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[37].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[37].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[37].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[37].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[37].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[37].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[37].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[37].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[37].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[37].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[37].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[37].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_38 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_38 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_38 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_38 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_38 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_38 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_38 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_38 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[38].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[38].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[38].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[38].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[38].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[38].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[38].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[38].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[38].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[38].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[38].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[38].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[38].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[38].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[38].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[38].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[38].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[38].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[38].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[38].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[38].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_39 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_39 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_39 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_39 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_39 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_39 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_39 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_39 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[39].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[39].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[39].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[39].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[39].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[39].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[39].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[39].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/add_q_reg} .original_name {{fifo/cell_instance[39].cell_inst/TC/add_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/add_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/add_q_reg} .single_bit_orig_name {fifo/cell_instance[39].cell_inst/TC/add_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/add_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[39].cell_inst/TC/add_q_reg/Q} .original_name {fifo/cell_instance[39].cell_inst/TC/add_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/drop_q_reg} .original_name {{fifo/cell_instance[39].cell_inst/TC/drop_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/drop_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/drop_q_reg} .single_bit_orig_name {fifo/cell_instance[39].cell_inst/TC/drop_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/TC/drop_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[39].cell_inst/TC/drop_q_reg/Q} .original_name {fifo/cell_instance[39].cell_inst/TC/drop_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[39].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[39].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[39].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[39].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[39].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/ad_fifo_cell_40 .hdl_user_name ad_fifo_cell
set_db -quiet module:data_recovery/ad_fifo_cell_40 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/ad_fifo_cell.v /scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/ad_fifo_cell_40 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/ad_fifo_cell_40 .lp_clock_gating_max_flops inf
set_db -quiet module:data_recovery/token_control_40 .hdl_user_name token_control
set_db -quiet module:data_recovery/token_control_40 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/token_control.v} {} {}}}
set_db -quiet module:data_recovery/token_control_40 .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/token_control_40 .lp_clock_gating_max_flops inf
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/TC/ptr_q_reg} .original_name {{fifo/cell_instance[40].cell_inst/TC/ptr_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/TC/ptr_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/TC/ptr_q_reg} .single_bit_orig_name {fifo/cell_instance[40].cell_inst/TC/ptr_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/TC/ptr_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[40].cell_inst/TC/ptr_q_reg/Q} .original_name {fifo/cell_instance[40].cell_inst/TC/ptr_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/TC/has_token_q_reg} .original_name {{fifo/cell_instance[40].cell_inst/TC/has_token_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/TC/has_token_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/TC/has_token_q_reg} .single_bit_orig_name {fifo/cell_instance[40].cell_inst/TC/has_token_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/TC/has_token_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[40].cell_inst/TC/has_token_q_reg/Q} .original_name {fifo/cell_instance[40].cell_inst/TC/has_token_q/q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/crd_q_reg} .original_name {{fifo/cell_instance[40].cell_inst/crd_q}}
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/crd_q_reg} .orig_hdl_instantiated false
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/crd_q_reg} .single_bit_orig_name {fifo/cell_instance[40].cell_inst/crd_q}
set_db -quiet {inst:data_recovery/fifo/cell_instance[40].cell_inst/crd_q_reg} .gint_phase_inversion false
set_db -quiet {pin:data_recovery/fifo/cell_instance[40].cell_inst/crd_q_reg/Q} .original_name {fifo/cell_instance[40].cell_inst/crd_q/q}
set_db -quiet module:data_recovery/sampler .hdl_user_name sampler
set_db -quiet module:data_recovery/sampler .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/sampler_v2.v} {} {}}}
set_db -quiet module:data_recovery/sampler .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/sampler .lp_clock_gating_max_flops inf
set_db -quiet inst:data_recovery/sampler/row0_0 .original_name sampler/row0_0
set_db -quiet inst:data_recovery/sampler/row0_0 .single_bit_orig_name sampler/row0_0
set_db -quiet inst:data_recovery/sampler/row0_0 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_0/Q .original_name sampler/row0_0/Q
set_db -quiet inst:data_recovery/sampler/row0_1 .original_name sampler/row0_1
set_db -quiet inst:data_recovery/sampler/row0_1 .single_bit_orig_name sampler/row0_1
set_db -quiet inst:data_recovery/sampler/row0_1 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_1/Q .original_name sampler/row0_1/Q
set_db -quiet inst:data_recovery/sampler/row0_02 .original_name sampler/row0_02
set_db -quiet inst:data_recovery/sampler/row0_02 .single_bit_orig_name sampler/row0_02
set_db -quiet inst:data_recovery/sampler/row0_02 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_02/Q .original_name sampler/row0_02/Q
set_db -quiet inst:data_recovery/sampler/row0_2 .original_name sampler/row0_2
set_db -quiet inst:data_recovery/sampler/row0_2 .single_bit_orig_name sampler/row0_2
set_db -quiet inst:data_recovery/sampler/row0_2 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_2/Q .original_name sampler/row0_2/Q
set_db -quiet inst:data_recovery/sampler/row0_3 .original_name sampler/row0_3
set_db -quiet inst:data_recovery/sampler/row0_3 .single_bit_orig_name sampler/row0_3
set_db -quiet inst:data_recovery/sampler/row0_3 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_3/Q .original_name sampler/row0_3/Q
set_db -quiet inst:data_recovery/sampler/row0_4 .original_name sampler/row0_4
set_db -quiet inst:data_recovery/sampler/row0_4 .single_bit_orig_name sampler/row0_4
set_db -quiet inst:data_recovery/sampler/row0_4 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_4/Q .original_name sampler/row0_4/Q
set_db -quiet inst:data_recovery/sampler/row0_12 .original_name sampler/row0_12
set_db -quiet inst:data_recovery/sampler/row0_12 .single_bit_orig_name sampler/row0_12
set_db -quiet inst:data_recovery/sampler/row0_12 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_12/Q .original_name sampler/row0_12/Q
set_db -quiet inst:data_recovery/sampler/row0_22 .original_name sampler/row0_22
set_db -quiet inst:data_recovery/sampler/row0_22 .single_bit_orig_name sampler/row0_22
set_db -quiet inst:data_recovery/sampler/row0_22 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_22/Q .original_name sampler/row0_22/Q
set_db -quiet inst:data_recovery/sampler/row0_32 .original_name sampler/row0_32
set_db -quiet inst:data_recovery/sampler/row0_32 .single_bit_orig_name sampler/row0_32
set_db -quiet inst:data_recovery/sampler/row0_32 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_32/Q .original_name sampler/row0_32/Q
set_db -quiet inst:data_recovery/sampler/row0_42 .original_name sampler/row0_42
set_db -quiet inst:data_recovery/sampler/row0_42 .single_bit_orig_name sampler/row0_42
set_db -quiet inst:data_recovery/sampler/row0_42 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row0_42/Q .original_name sampler/row0_42/Q
set_db -quiet module:data_recovery/inv_delay .hdl_user_name inv_delay
set_db -quiet module:data_recovery/inv_delay .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/eecs251b-aaz/sp24-project-usb2-generator/src/sampler_v2.v} {} {}}}
set_db -quiet module:data_recovery/inv_delay .lp_clock_gating_min_flops 3
set_db -quiet module:data_recovery/inv_delay .lp_clock_gating_max_flops inf
set_db -quiet inst:data_recovery/sampler/row1_0 .original_name sampler/row1_0
set_db -quiet inst:data_recovery/sampler/row1_0 .single_bit_orig_name sampler/row1_0
set_db -quiet inst:data_recovery/sampler/row1_0 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_0/Q .original_name sampler/row1_0/Q
set_db -quiet inst:data_recovery/sampler/row1_1 .original_name sampler/row1_1
set_db -quiet inst:data_recovery/sampler/row1_1 .single_bit_orig_name sampler/row1_1
set_db -quiet inst:data_recovery/sampler/row1_1 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_1/Q .original_name sampler/row1_1/Q
set_db -quiet inst:data_recovery/sampler/row1_02 .original_name sampler/row1_02
set_db -quiet inst:data_recovery/sampler/row1_02 .single_bit_orig_name sampler/row1_02
set_db -quiet inst:data_recovery/sampler/row1_02 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_02/Q .original_name sampler/row1_02/Q
set_db -quiet inst:data_recovery/sampler/row1_2 .original_name sampler/row1_2
set_db -quiet inst:data_recovery/sampler/row1_2 .single_bit_orig_name sampler/row1_2
set_db -quiet inst:data_recovery/sampler/row1_2 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_2/Q .original_name sampler/row1_2/Q
set_db -quiet inst:data_recovery/sampler/row1_3 .original_name sampler/row1_3
set_db -quiet inst:data_recovery/sampler/row1_3 .single_bit_orig_name sampler/row1_3
set_db -quiet inst:data_recovery/sampler/row1_3 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_3/Q .original_name sampler/row1_3/Q
set_db -quiet inst:data_recovery/sampler/row1_4 .original_name sampler/row1_4
set_db -quiet inst:data_recovery/sampler/row1_4 .single_bit_orig_name sampler/row1_4
set_db -quiet inst:data_recovery/sampler/row1_4 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_4/Q .original_name sampler/row1_4/Q
set_db -quiet inst:data_recovery/sampler/row1_12 .original_name sampler/row1_12
set_db -quiet inst:data_recovery/sampler/row1_12 .single_bit_orig_name sampler/row1_12
set_db -quiet inst:data_recovery/sampler/row1_12 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_12/Q .original_name sampler/row1_12/Q
set_db -quiet inst:data_recovery/sampler/row1_22 .original_name sampler/row1_22
set_db -quiet inst:data_recovery/sampler/row1_22 .single_bit_orig_name sampler/row1_22
set_db -quiet inst:data_recovery/sampler/row1_22 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_22/Q .original_name sampler/row1_22/Q
set_db -quiet inst:data_recovery/sampler/row1_32 .original_name sampler/row1_32
set_db -quiet inst:data_recovery/sampler/row1_32 .single_bit_orig_name sampler/row1_32
set_db -quiet inst:data_recovery/sampler/row1_32 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_32/Q .original_name sampler/row1_32/Q
set_db -quiet inst:data_recovery/sampler/row1_42 .original_name sampler/row1_42
set_db -quiet inst:data_recovery/sampler/row1_42 .single_bit_orig_name sampler/row1_42
set_db -quiet inst:data_recovery/sampler/row1_42 .gint_phase_inversion false
set_db -quiet pin:data_recovery/sampler/row1_42/Q .original_name sampler/row1_42/Q
set_db -quiet hinst:data_recovery/sampler .dont_touch true
set_db -quiet hinst:data_recovery/sampler .preserve true
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 19.15-s090_1
## flowkit v19.10-s018_1
## Written on 16:09:29 25-Apr 2024
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 5b3eecdd-0d7e-46f0-8444-ad86eef678c2}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}

#############################################################
#####   User Defined Attributes   ###########################

