/*
 * Pin Control for Silicon Labs xg21 devices
 * Copyright (c) 2024 Silicon Laboratories Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_DT_BINDINGS_PINCTRL_SILABS_XG21_PINCTRL_H_
#define ZEPHYR_DT_BINDINGS_PINCTRL_SILABS_XG21_PINCTRL_H_

#include <dt-bindings/pinctrl/silabs-pinctrl-dbus.h>

#define SILABS_DBUS_ACMP0_ACMPOUT(port, pin) SILABS_DBUS(port, pin, 276, 1, 0, 1)

#define SILABS_DBUS_ACMP1_ACMPOUT(port, pin) SILABS_DBUS(port, pin, 279, 1, 0, 1)

#define SILABS_DBUS_CMU_CLKOUT0(port, pin) SILABS_DBUS(port, pin, 282, 1, 0, 2)
#define SILABS_DBUS_CMU_CLKOUT1(port, pin) SILABS_DBUS(port, pin, 282, 1, 1, 3)
#define SILABS_DBUS_CMU_CLKOUT2(port, pin) SILABS_DBUS(port, pin, 282, 1, 2, 4)
#define SILABS_DBUS_CMU_CLKIN0(port, pin) SILABS_DBUS(port, pin, 282, 0, 0, 1)

#define SILABS_DBUS_PTI_DCLK(port, pin) SILABS_DBUS(port, pin, 289, 1, 0, 1)
#define SILABS_DBUS_PTI_DFRAME(port, pin) SILABS_DBUS(port, pin, 289, 1, 1, 2)
#define SILABS_DBUS_PTI_DOUT(port, pin) SILABS_DBUS(port, pin, 289, 1, 2, 3)

#define SILABS_DBUS_I2C0_SCL(port, pin) SILABS_DBUS(port, pin, 294, 1, 0, 1)
#define SILABS_DBUS_I2C0_SDA(port, pin) SILABS_DBUS(port, pin, 294, 1, 1, 2)

#define SILABS_DBUS_I2C1_SCL(port, pin) SILABS_DBUS(port, pin, 298, 1, 0, 1)
#define SILABS_DBUS_I2C1_SDA(port, pin) SILABS_DBUS(port, pin, 298, 1, 1, 2)

#define SILABS_DBUS_LETIMER0_OUT0(port, pin) SILABS_DBUS(port, pin, 302, 1, 0, 1)
#define SILABS_DBUS_LETIMER0_OUT1(port, pin) SILABS_DBUS(port, pin, 302, 1, 1, 2)

#define SILABS_DBUS_MODEM_ANT0(port, pin) SILABS_DBUS(port, pin, 306, 1, 0, 1)
#define SILABS_DBUS_MODEM_ANT1(port, pin) SILABS_DBUS(port, pin, 306, 1, 1, 2)
#define SILABS_DBUS_MODEM_DCLK(port, pin) SILABS_DBUS(port, pin, 306, 1, 2, 3)
#define SILABS_DBUS_MODEM_DOUT(port, pin) SILABS_DBUS(port, pin, 306, 1, 3, 5)
#define SILABS_DBUS_MODEM_DIN(port, pin) SILABS_DBUS(port, pin, 306, 0, 0, 4)

#define SILABS_DBUS_PRS0_ASYNCH0(port, pin) SILABS_DBUS(port, pin, 313, 1, 0, 1)
#define SILABS_DBUS_PRS0_ASYNCH1(port, pin) SILABS_DBUS(port, pin, 313, 1, 1, 2)
#define SILABS_DBUS_PRS0_ASYNCH2(port, pin) SILABS_DBUS(port, pin, 313, 1, 2, 3)
#define SILABS_DBUS_PRS0_ASYNCH3(port, pin) SILABS_DBUS(port, pin, 313, 1, 3, 4)
#define SILABS_DBUS_PRS0_ASYNCH4(port, pin) SILABS_DBUS(port, pin, 313, 1, 4, 5)
#define SILABS_DBUS_PRS0_ASYNCH5(port, pin) SILABS_DBUS(port, pin, 313, 1, 5, 6)
#define SILABS_DBUS_PRS0_ASYNCH6(port, pin) SILABS_DBUS(port, pin, 313, 1, 6, 7)
#define SILABS_DBUS_PRS0_ASYNCH7(port, pin) SILABS_DBUS(port, pin, 313, 1, 7, 8)
#define SILABS_DBUS_PRS0_ASYNCH8(port, pin) SILABS_DBUS(port, pin, 313, 1, 8, 9)
#define SILABS_DBUS_PRS0_ASYNCH9(port, pin) SILABS_DBUS(port, pin, 313, 1, 9, 10)
#define SILABS_DBUS_PRS0_ASYNCH10(port, pin) SILABS_DBUS(port, pin, 313, 1, 10, 11)
#define SILABS_DBUS_PRS0_ASYNCH11(port, pin) SILABS_DBUS(port, pin, 313, 1, 11, 12)
#define SILABS_DBUS_PRS0_SYNCH0(port, pin) SILABS_DBUS(port, pin, 313, 1, 12, 13)
#define SILABS_DBUS_PRS0_SYNCH1(port, pin) SILABS_DBUS(port, pin, 313, 1, 13, 14)
#define SILABS_DBUS_PRS0_SYNCH2(port, pin) SILABS_DBUS(port, pin, 313, 1, 14, 15)
#define SILABS_DBUS_PRS0_SYNCH3(port, pin) SILABS_DBUS(port, pin, 313, 1, 15, 16)

#define SILABS_DBUS_TIMER0_CC0(port, pin) SILABS_DBUS(port, pin, 331, 1, 0, 1)
#define SILABS_DBUS_TIMER0_CC1(port, pin) SILABS_DBUS(port, pin, 331, 1, 1, 2)
#define SILABS_DBUS_TIMER0_CC2(port, pin) SILABS_DBUS(port, pin, 331, 1, 2, 3)
#define SILABS_DBUS_TIMER0_CDTI0(port, pin) SILABS_DBUS(port, pin, 331, 1, 3, 4)
#define SILABS_DBUS_TIMER0_CDTI1(port, pin) SILABS_DBUS(port, pin, 331, 1, 4, 5)
#define SILABS_DBUS_TIMER0_CDTI2(port, pin) SILABS_DBUS(port, pin, 331, 1, 5, 6)

#define SILABS_DBUS_TIMER1_CC0(port, pin) SILABS_DBUS(port, pin, 339, 1, 0, 1)
#define SILABS_DBUS_TIMER1_CC1(port, pin) SILABS_DBUS(port, pin, 339, 1, 1, 2)
#define SILABS_DBUS_TIMER1_CC2(port, pin) SILABS_DBUS(port, pin, 339, 1, 2, 3)
#define SILABS_DBUS_TIMER1_CDTI0(port, pin) SILABS_DBUS(port, pin, 339, 1, 3, 4)
#define SILABS_DBUS_TIMER1_CDTI1(port, pin) SILABS_DBUS(port, pin, 339, 1, 4, 5)
#define SILABS_DBUS_TIMER1_CDTI2(port, pin) SILABS_DBUS(port, pin, 339, 1, 5, 6)

#define SILABS_DBUS_TIMER2_CC0(port, pin) SILABS_DBUS(port, pin, 347, 1, 0, 1)
#define SILABS_DBUS_TIMER2_CC1(port, pin) SILABS_DBUS(port, pin, 347, 1, 1, 2)
#define SILABS_DBUS_TIMER2_CC2(port, pin) SILABS_DBUS(port, pin, 347, 1, 2, 3)
#define SILABS_DBUS_TIMER2_CDTI0(port, pin) SILABS_DBUS(port, pin, 347, 1, 3, 4)
#define SILABS_DBUS_TIMER2_CDTI1(port, pin) SILABS_DBUS(port, pin, 347, 1, 4, 5)
#define SILABS_DBUS_TIMER2_CDTI2(port, pin) SILABS_DBUS(port, pin, 347, 1, 5, 6)

#define SILABS_DBUS_TIMER3_CC0(port, pin) SILABS_DBUS(port, pin, 355, 1, 0, 1)
#define SILABS_DBUS_TIMER3_CC1(port, pin) SILABS_DBUS(port, pin, 355, 1, 1, 2)
#define SILABS_DBUS_TIMER3_CC2(port, pin) SILABS_DBUS(port, pin, 355, 1, 2, 3)
#define SILABS_DBUS_TIMER3_CDTI0(port, pin) SILABS_DBUS(port, pin, 355, 1, 3, 4)
#define SILABS_DBUS_TIMER3_CDTI1(port, pin) SILABS_DBUS(port, pin, 355, 1, 4, 5)
#define SILABS_DBUS_TIMER3_CDTI2(port, pin) SILABS_DBUS(port, pin, 355, 1, 5, 6)

#define SILABS_DBUS_USART0_CS(port, pin) SILABS_DBUS(port, pin, 363, 1, 0, 1)
#define SILABS_DBUS_USART0_RTS(port, pin) SILABS_DBUS(port, pin, 363, 1, 1, 3)
#define SILABS_DBUS_USART0_RX(port, pin) SILABS_DBUS(port, pin, 363, 1, 2, 4)
#define SILABS_DBUS_USART0_CLK(port, pin) SILABS_DBUS(port, pin, 363, 1, 3, 5)
#define SILABS_DBUS_USART0_TX(port, pin) SILABS_DBUS(port, pin, 363, 1, 4, 6)
#define SILABS_DBUS_USART0_CTS(port, pin) SILABS_DBUS(port, pin, 363, 0, 0, 2)

#define SILABS_DBUS_USART1_CS(port, pin) SILABS_DBUS(port, pin, 371, 1, 0, 1)
#define SILABS_DBUS_USART1_RTS(port, pin) SILABS_DBUS(port, pin, 371, 1, 1, 3)
#define SILABS_DBUS_USART1_RX(port, pin) SILABS_DBUS(port, pin, 371, 1, 2, 4)
#define SILABS_DBUS_USART1_CLK(port, pin) SILABS_DBUS(port, pin, 371, 1, 3, 5)
#define SILABS_DBUS_USART1_TX(port, pin) SILABS_DBUS(port, pin, 371, 1, 4, 6)
#define SILABS_DBUS_USART1_CTS(port, pin) SILABS_DBUS(port, pin, 371, 0, 0, 2)

#define SILABS_DBUS_USART2_CS(port, pin) SILABS_DBUS(port, pin, 379, 1, 0, 1)
#define SILABS_DBUS_USART2_RTS(port, pin) SILABS_DBUS(port, pin, 379, 1, 1, 3)
#define SILABS_DBUS_USART2_RX(port, pin) SILABS_DBUS(port, pin, 379, 1, 2, 4)
#define SILABS_DBUS_USART2_CLK(port, pin) SILABS_DBUS(port, pin, 379, 1, 3, 5)
#define SILABS_DBUS_USART2_TX(port, pin) SILABS_DBUS(port, pin, 379, 1, 4, 6)
#define SILABS_DBUS_USART2_CTS(port, pin) SILABS_DBUS(port, pin, 379, 0, 0, 2)

#define ACMP0_ACMPOUT_PA0 SILABS_DBUS_ACMP0_ACMPOUT(0, 0)
#define ACMP0_ACMPOUT_PA1 SILABS_DBUS_ACMP0_ACMPOUT(0, 1)
#define ACMP0_ACMPOUT_PA2 SILABS_DBUS_ACMP0_ACMPOUT(0, 2)
#define ACMP0_ACMPOUT_PA3 SILABS_DBUS_ACMP0_ACMPOUT(0, 3)
#define ACMP0_ACMPOUT_PA4 SILABS_DBUS_ACMP0_ACMPOUT(0, 4)
#define ACMP0_ACMPOUT_PA5 SILABS_DBUS_ACMP0_ACMPOUT(0, 5)
#define ACMP0_ACMPOUT_PA6 SILABS_DBUS_ACMP0_ACMPOUT(0, 6)
#define ACMP0_ACMPOUT_PB0 SILABS_DBUS_ACMP0_ACMPOUT(1, 0)
#define ACMP0_ACMPOUT_PB1 SILABS_DBUS_ACMP0_ACMPOUT(1, 1)
#define ACMP0_ACMPOUT_PC0 SILABS_DBUS_ACMP0_ACMPOUT(2, 0)
#define ACMP0_ACMPOUT_PC1 SILABS_DBUS_ACMP0_ACMPOUT(2, 1)
#define ACMP0_ACMPOUT_PC2 SILABS_DBUS_ACMP0_ACMPOUT(2, 2)
#define ACMP0_ACMPOUT_PC3 SILABS_DBUS_ACMP0_ACMPOUT(2, 3)
#define ACMP0_ACMPOUT_PC4 SILABS_DBUS_ACMP0_ACMPOUT(2, 4)
#define ACMP0_ACMPOUT_PC5 SILABS_DBUS_ACMP0_ACMPOUT(2, 5)
#define ACMP0_ACMPOUT_PD0 SILABS_DBUS_ACMP0_ACMPOUT(3, 0)
#define ACMP0_ACMPOUT_PD1 SILABS_DBUS_ACMP0_ACMPOUT(3, 1)
#define ACMP0_ACMPOUT_PD2 SILABS_DBUS_ACMP0_ACMPOUT(3, 2)
#define ACMP0_ACMPOUT_PD3 SILABS_DBUS_ACMP0_ACMPOUT(3, 3)
#define ACMP0_ACMPOUT_PD4 SILABS_DBUS_ACMP0_ACMPOUT(3, 4)

#define ACMP1_ACMPOUT_PA0 SILABS_DBUS_ACMP1_ACMPOUT(0, 0)
#define ACMP1_ACMPOUT_PA1 SILABS_DBUS_ACMP1_ACMPOUT(0, 1)
#define ACMP1_ACMPOUT_PA2 SILABS_DBUS_ACMP1_ACMPOUT(0, 2)
#define ACMP1_ACMPOUT_PA3 SILABS_DBUS_ACMP1_ACMPOUT(0, 3)
#define ACMP1_ACMPOUT_PA4 SILABS_DBUS_ACMP1_ACMPOUT(0, 4)
#define ACMP1_ACMPOUT_PA5 SILABS_DBUS_ACMP1_ACMPOUT(0, 5)
#define ACMP1_ACMPOUT_PA6 SILABS_DBUS_ACMP1_ACMPOUT(0, 6)
#define ACMP1_ACMPOUT_PB0 SILABS_DBUS_ACMP1_ACMPOUT(1, 0)
#define ACMP1_ACMPOUT_PB1 SILABS_DBUS_ACMP1_ACMPOUT(1, 1)
#define ACMP1_ACMPOUT_PC0 SILABS_DBUS_ACMP1_ACMPOUT(2, 0)
#define ACMP1_ACMPOUT_PC1 SILABS_DBUS_ACMP1_ACMPOUT(2, 1)
#define ACMP1_ACMPOUT_PC2 SILABS_DBUS_ACMP1_ACMPOUT(2, 2)
#define ACMP1_ACMPOUT_PC3 SILABS_DBUS_ACMP1_ACMPOUT(2, 3)
#define ACMP1_ACMPOUT_PC4 SILABS_DBUS_ACMP1_ACMPOUT(2, 4)
#define ACMP1_ACMPOUT_PC5 SILABS_DBUS_ACMP1_ACMPOUT(2, 5)
#define ACMP1_ACMPOUT_PD0 SILABS_DBUS_ACMP1_ACMPOUT(3, 0)
#define ACMP1_ACMPOUT_PD1 SILABS_DBUS_ACMP1_ACMPOUT(3, 1)
#define ACMP1_ACMPOUT_PD2 SILABS_DBUS_ACMP1_ACMPOUT(3, 2)
#define ACMP1_ACMPOUT_PD3 SILABS_DBUS_ACMP1_ACMPOUT(3, 3)
#define ACMP1_ACMPOUT_PD4 SILABS_DBUS_ACMP1_ACMPOUT(3, 4)

#define CMU_CLKOUT0_PC0 SILABS_DBUS_CMU_CLKOUT0(2, 0)
#define CMU_CLKOUT0_PC1 SILABS_DBUS_CMU_CLKOUT0(2, 1)
#define CMU_CLKOUT0_PC2 SILABS_DBUS_CMU_CLKOUT0(2, 2)
#define CMU_CLKOUT0_PC3 SILABS_DBUS_CMU_CLKOUT0(2, 3)
#define CMU_CLKOUT0_PC4 SILABS_DBUS_CMU_CLKOUT0(2, 4)
#define CMU_CLKOUT0_PC5 SILABS_DBUS_CMU_CLKOUT0(2, 5)
#define CMU_CLKOUT0_PD0 SILABS_DBUS_CMU_CLKOUT0(3, 0)
#define CMU_CLKOUT0_PD1 SILABS_DBUS_CMU_CLKOUT0(3, 1)
#define CMU_CLKOUT0_PD2 SILABS_DBUS_CMU_CLKOUT0(3, 2)
#define CMU_CLKOUT0_PD3 SILABS_DBUS_CMU_CLKOUT0(3, 3)
#define CMU_CLKOUT0_PD4 SILABS_DBUS_CMU_CLKOUT0(3, 4)
#define CMU_CLKOUT1_PC0 SILABS_DBUS_CMU_CLKOUT1(2, 0)
#define CMU_CLKOUT1_PC1 SILABS_DBUS_CMU_CLKOUT1(2, 1)
#define CMU_CLKOUT1_PC2 SILABS_DBUS_CMU_CLKOUT1(2, 2)
#define CMU_CLKOUT1_PC3 SILABS_DBUS_CMU_CLKOUT1(2, 3)
#define CMU_CLKOUT1_PC4 SILABS_DBUS_CMU_CLKOUT1(2, 4)
#define CMU_CLKOUT1_PC5 SILABS_DBUS_CMU_CLKOUT1(2, 5)
#define CMU_CLKOUT1_PD0 SILABS_DBUS_CMU_CLKOUT1(3, 0)
#define CMU_CLKOUT1_PD1 SILABS_DBUS_CMU_CLKOUT1(3, 1)
#define CMU_CLKOUT1_PD2 SILABS_DBUS_CMU_CLKOUT1(3, 2)
#define CMU_CLKOUT1_PD3 SILABS_DBUS_CMU_CLKOUT1(3, 3)
#define CMU_CLKOUT1_PD4 SILABS_DBUS_CMU_CLKOUT1(3, 4)
#define CMU_CLKOUT2_PA0 SILABS_DBUS_CMU_CLKOUT2(0, 0)
#define CMU_CLKOUT2_PA1 SILABS_DBUS_CMU_CLKOUT2(0, 1)
#define CMU_CLKOUT2_PA2 SILABS_DBUS_CMU_CLKOUT2(0, 2)
#define CMU_CLKOUT2_PA3 SILABS_DBUS_CMU_CLKOUT2(0, 3)
#define CMU_CLKOUT2_PA4 SILABS_DBUS_CMU_CLKOUT2(0, 4)
#define CMU_CLKOUT2_PA5 SILABS_DBUS_CMU_CLKOUT2(0, 5)
#define CMU_CLKOUT2_PA6 SILABS_DBUS_CMU_CLKOUT2(0, 6)
#define CMU_CLKOUT2_PB0 SILABS_DBUS_CMU_CLKOUT2(1, 0)
#define CMU_CLKOUT2_PB1 SILABS_DBUS_CMU_CLKOUT2(1, 1)
#define CMU_CLKIN0_PC0 SILABS_DBUS_CMU_CLKIN0(2, 0)
#define CMU_CLKIN0_PC1 SILABS_DBUS_CMU_CLKIN0(2, 1)
#define CMU_CLKIN0_PC2 SILABS_DBUS_CMU_CLKIN0(2, 2)
#define CMU_CLKIN0_PC3 SILABS_DBUS_CMU_CLKIN0(2, 3)
#define CMU_CLKIN0_PC4 SILABS_DBUS_CMU_CLKIN0(2, 4)
#define CMU_CLKIN0_PC5 SILABS_DBUS_CMU_CLKIN0(2, 5)
#define CMU_CLKIN0_PD0 SILABS_DBUS_CMU_CLKIN0(3, 0)
#define CMU_CLKIN0_PD1 SILABS_DBUS_CMU_CLKIN0(3, 1)
#define CMU_CLKIN0_PD2 SILABS_DBUS_CMU_CLKIN0(3, 2)
#define CMU_CLKIN0_PD3 SILABS_DBUS_CMU_CLKIN0(3, 3)
#define CMU_CLKIN0_PD4 SILABS_DBUS_CMU_CLKIN0(3, 4)

#define PTI_DCLK_PC0 SILABS_DBUS_PTI_DCLK(2, 0)
#define PTI_DCLK_PC1 SILABS_DBUS_PTI_DCLK(2, 1)
#define PTI_DCLK_PC2 SILABS_DBUS_PTI_DCLK(2, 2)
#define PTI_DCLK_PC3 SILABS_DBUS_PTI_DCLK(2, 3)
#define PTI_DCLK_PC4 SILABS_DBUS_PTI_DCLK(2, 4)
#define PTI_DCLK_PC5 SILABS_DBUS_PTI_DCLK(2, 5)
#define PTI_DCLK_PD0 SILABS_DBUS_PTI_DCLK(3, 0)
#define PTI_DCLK_PD1 SILABS_DBUS_PTI_DCLK(3, 1)
#define PTI_DCLK_PD2 SILABS_DBUS_PTI_DCLK(3, 2)
#define PTI_DCLK_PD3 SILABS_DBUS_PTI_DCLK(3, 3)
#define PTI_DCLK_PD4 SILABS_DBUS_PTI_DCLK(3, 4)
#define PTI_DFRAME_PC0 SILABS_DBUS_PTI_DFRAME(2, 0)
#define PTI_DFRAME_PC1 SILABS_DBUS_PTI_DFRAME(2, 1)
#define PTI_DFRAME_PC2 SILABS_DBUS_PTI_DFRAME(2, 2)
#define PTI_DFRAME_PC3 SILABS_DBUS_PTI_DFRAME(2, 3)
#define PTI_DFRAME_PC4 SILABS_DBUS_PTI_DFRAME(2, 4)
#define PTI_DFRAME_PC5 SILABS_DBUS_PTI_DFRAME(2, 5)
#define PTI_DFRAME_PD0 SILABS_DBUS_PTI_DFRAME(3, 0)
#define PTI_DFRAME_PD1 SILABS_DBUS_PTI_DFRAME(3, 1)
#define PTI_DFRAME_PD2 SILABS_DBUS_PTI_DFRAME(3, 2)
#define PTI_DFRAME_PD3 SILABS_DBUS_PTI_DFRAME(3, 3)
#define PTI_DFRAME_PD4 SILABS_DBUS_PTI_DFRAME(3, 4)
#define PTI_DOUT_PC0 SILABS_DBUS_PTI_DOUT(2, 0)
#define PTI_DOUT_PC1 SILABS_DBUS_PTI_DOUT(2, 1)
#define PTI_DOUT_PC2 SILABS_DBUS_PTI_DOUT(2, 2)
#define PTI_DOUT_PC3 SILABS_DBUS_PTI_DOUT(2, 3)
#define PTI_DOUT_PC4 SILABS_DBUS_PTI_DOUT(2, 4)
#define PTI_DOUT_PC5 SILABS_DBUS_PTI_DOUT(2, 5)
#define PTI_DOUT_PD0 SILABS_DBUS_PTI_DOUT(3, 0)
#define PTI_DOUT_PD1 SILABS_DBUS_PTI_DOUT(3, 1)
#define PTI_DOUT_PD2 SILABS_DBUS_PTI_DOUT(3, 2)
#define PTI_DOUT_PD3 SILABS_DBUS_PTI_DOUT(3, 3)
#define PTI_DOUT_PD4 SILABS_DBUS_PTI_DOUT(3, 4)

#define I2C0_SCL_PA0 SILABS_DBUS_I2C0_SCL(0, 0)
#define I2C0_SCL_PA1 SILABS_DBUS_I2C0_SCL(0, 1)
#define I2C0_SCL_PA2 SILABS_DBUS_I2C0_SCL(0, 2)
#define I2C0_SCL_PA3 SILABS_DBUS_I2C0_SCL(0, 3)
#define I2C0_SCL_PA4 SILABS_DBUS_I2C0_SCL(0, 4)
#define I2C0_SCL_PA5 SILABS_DBUS_I2C0_SCL(0, 5)
#define I2C0_SCL_PA6 SILABS_DBUS_I2C0_SCL(0, 6)
#define I2C0_SCL_PB0 SILABS_DBUS_I2C0_SCL(1, 0)
#define I2C0_SCL_PB1 SILABS_DBUS_I2C0_SCL(1, 1)
#define I2C0_SCL_PC0 SILABS_DBUS_I2C0_SCL(2, 0)
#define I2C0_SCL_PC1 SILABS_DBUS_I2C0_SCL(2, 1)
#define I2C0_SCL_PC2 SILABS_DBUS_I2C0_SCL(2, 2)
#define I2C0_SCL_PC3 SILABS_DBUS_I2C0_SCL(2, 3)
#define I2C0_SCL_PC4 SILABS_DBUS_I2C0_SCL(2, 4)
#define I2C0_SCL_PC5 SILABS_DBUS_I2C0_SCL(2, 5)
#define I2C0_SCL_PD0 SILABS_DBUS_I2C0_SCL(3, 0)
#define I2C0_SCL_PD1 SILABS_DBUS_I2C0_SCL(3, 1)
#define I2C0_SCL_PD2 SILABS_DBUS_I2C0_SCL(3, 2)
#define I2C0_SCL_PD3 SILABS_DBUS_I2C0_SCL(3, 3)
#define I2C0_SCL_PD4 SILABS_DBUS_I2C0_SCL(3, 4)
#define I2C0_SDA_PA0 SILABS_DBUS_I2C0_SDA(0, 0)
#define I2C0_SDA_PA1 SILABS_DBUS_I2C0_SDA(0, 1)
#define I2C0_SDA_PA2 SILABS_DBUS_I2C0_SDA(0, 2)
#define I2C0_SDA_PA3 SILABS_DBUS_I2C0_SDA(0, 3)
#define I2C0_SDA_PA4 SILABS_DBUS_I2C0_SDA(0, 4)
#define I2C0_SDA_PA5 SILABS_DBUS_I2C0_SDA(0, 5)
#define I2C0_SDA_PA6 SILABS_DBUS_I2C0_SDA(0, 6)
#define I2C0_SDA_PB0 SILABS_DBUS_I2C0_SDA(1, 0)
#define I2C0_SDA_PB1 SILABS_DBUS_I2C0_SDA(1, 1)
#define I2C0_SDA_PC0 SILABS_DBUS_I2C0_SDA(2, 0)
#define I2C0_SDA_PC1 SILABS_DBUS_I2C0_SDA(2, 1)
#define I2C0_SDA_PC2 SILABS_DBUS_I2C0_SDA(2, 2)
#define I2C0_SDA_PC3 SILABS_DBUS_I2C0_SDA(2, 3)
#define I2C0_SDA_PC4 SILABS_DBUS_I2C0_SDA(2, 4)
#define I2C0_SDA_PC5 SILABS_DBUS_I2C0_SDA(2, 5)
#define I2C0_SDA_PD0 SILABS_DBUS_I2C0_SDA(3, 0)
#define I2C0_SDA_PD1 SILABS_DBUS_I2C0_SDA(3, 1)
#define I2C0_SDA_PD2 SILABS_DBUS_I2C0_SDA(3, 2)
#define I2C0_SDA_PD3 SILABS_DBUS_I2C0_SDA(3, 3)
#define I2C0_SDA_PD4 SILABS_DBUS_I2C0_SDA(3, 4)

#define I2C1_SCL_PC0 SILABS_DBUS_I2C1_SCL(2, 0)
#define I2C1_SCL_PC1 SILABS_DBUS_I2C1_SCL(2, 1)
#define I2C1_SCL_PC2 SILABS_DBUS_I2C1_SCL(2, 2)
#define I2C1_SCL_PC3 SILABS_DBUS_I2C1_SCL(2, 3)
#define I2C1_SCL_PC4 SILABS_DBUS_I2C1_SCL(2, 4)
#define I2C1_SCL_PC5 SILABS_DBUS_I2C1_SCL(2, 5)
#define I2C1_SCL_PD0 SILABS_DBUS_I2C1_SCL(3, 0)
#define I2C1_SCL_PD1 SILABS_DBUS_I2C1_SCL(3, 1)
#define I2C1_SCL_PD2 SILABS_DBUS_I2C1_SCL(3, 2)
#define I2C1_SCL_PD3 SILABS_DBUS_I2C1_SCL(3, 3)
#define I2C1_SCL_PD4 SILABS_DBUS_I2C1_SCL(3, 4)
#define I2C1_SDA_PC0 SILABS_DBUS_I2C1_SDA(2, 0)
#define I2C1_SDA_PC1 SILABS_DBUS_I2C1_SDA(2, 1)
#define I2C1_SDA_PC2 SILABS_DBUS_I2C1_SDA(2, 2)
#define I2C1_SDA_PC3 SILABS_DBUS_I2C1_SDA(2, 3)
#define I2C1_SDA_PC4 SILABS_DBUS_I2C1_SDA(2, 4)
#define I2C1_SDA_PC5 SILABS_DBUS_I2C1_SDA(2, 5)
#define I2C1_SDA_PD0 SILABS_DBUS_I2C1_SDA(3, 0)
#define I2C1_SDA_PD1 SILABS_DBUS_I2C1_SDA(3, 1)
#define I2C1_SDA_PD2 SILABS_DBUS_I2C1_SDA(3, 2)
#define I2C1_SDA_PD3 SILABS_DBUS_I2C1_SDA(3, 3)
#define I2C1_SDA_PD4 SILABS_DBUS_I2C1_SDA(3, 4)

#define LETIMER0_OUT0_PA0 SILABS_DBUS_LETIMER0_OUT0(0, 0)
#define LETIMER0_OUT0_PA1 SILABS_DBUS_LETIMER0_OUT0(0, 1)
#define LETIMER0_OUT0_PA2 SILABS_DBUS_LETIMER0_OUT0(0, 2)
#define LETIMER0_OUT0_PA3 SILABS_DBUS_LETIMER0_OUT0(0, 3)
#define LETIMER0_OUT0_PA4 SILABS_DBUS_LETIMER0_OUT0(0, 4)
#define LETIMER0_OUT0_PA5 SILABS_DBUS_LETIMER0_OUT0(0, 5)
#define LETIMER0_OUT0_PA6 SILABS_DBUS_LETIMER0_OUT0(0, 6)
#define LETIMER0_OUT0_PB0 SILABS_DBUS_LETIMER0_OUT0(1, 0)
#define LETIMER0_OUT0_PB1 SILABS_DBUS_LETIMER0_OUT0(1, 1)
#define LETIMER0_OUT1_PA0 SILABS_DBUS_LETIMER0_OUT1(0, 0)
#define LETIMER0_OUT1_PA1 SILABS_DBUS_LETIMER0_OUT1(0, 1)
#define LETIMER0_OUT1_PA2 SILABS_DBUS_LETIMER0_OUT1(0, 2)
#define LETIMER0_OUT1_PA3 SILABS_DBUS_LETIMER0_OUT1(0, 3)
#define LETIMER0_OUT1_PA4 SILABS_DBUS_LETIMER0_OUT1(0, 4)
#define LETIMER0_OUT1_PA5 SILABS_DBUS_LETIMER0_OUT1(0, 5)
#define LETIMER0_OUT1_PA6 SILABS_DBUS_LETIMER0_OUT1(0, 6)
#define LETIMER0_OUT1_PB0 SILABS_DBUS_LETIMER0_OUT1(1, 0)
#define LETIMER0_OUT1_PB1 SILABS_DBUS_LETIMER0_OUT1(1, 1)

#define MODEM_ANT0_PA0 SILABS_DBUS_MODEM_ANT0(0, 0)
#define MODEM_ANT0_PA1 SILABS_DBUS_MODEM_ANT0(0, 1)
#define MODEM_ANT0_PA2 SILABS_DBUS_MODEM_ANT0(0, 2)
#define MODEM_ANT0_PA3 SILABS_DBUS_MODEM_ANT0(0, 3)
#define MODEM_ANT0_PA4 SILABS_DBUS_MODEM_ANT0(0, 4)
#define MODEM_ANT0_PA5 SILABS_DBUS_MODEM_ANT0(0, 5)
#define MODEM_ANT0_PA6 SILABS_DBUS_MODEM_ANT0(0, 6)
#define MODEM_ANT0_PB0 SILABS_DBUS_MODEM_ANT0(1, 0)
#define MODEM_ANT0_PB1 SILABS_DBUS_MODEM_ANT0(1, 1)
#define MODEM_ANT0_PC0 SILABS_DBUS_MODEM_ANT0(2, 0)
#define MODEM_ANT0_PC1 SILABS_DBUS_MODEM_ANT0(2, 1)
#define MODEM_ANT0_PC2 SILABS_DBUS_MODEM_ANT0(2, 2)
#define MODEM_ANT0_PC3 SILABS_DBUS_MODEM_ANT0(2, 3)
#define MODEM_ANT0_PC4 SILABS_DBUS_MODEM_ANT0(2, 4)
#define MODEM_ANT0_PC5 SILABS_DBUS_MODEM_ANT0(2, 5)
#define MODEM_ANT0_PD0 SILABS_DBUS_MODEM_ANT0(3, 0)
#define MODEM_ANT0_PD1 SILABS_DBUS_MODEM_ANT0(3, 1)
#define MODEM_ANT0_PD2 SILABS_DBUS_MODEM_ANT0(3, 2)
#define MODEM_ANT0_PD3 SILABS_DBUS_MODEM_ANT0(3, 3)
#define MODEM_ANT0_PD4 SILABS_DBUS_MODEM_ANT0(3, 4)
#define MODEM_ANT1_PA0 SILABS_DBUS_MODEM_ANT1(0, 0)
#define MODEM_ANT1_PA1 SILABS_DBUS_MODEM_ANT1(0, 1)
#define MODEM_ANT1_PA2 SILABS_DBUS_MODEM_ANT1(0, 2)
#define MODEM_ANT1_PA3 SILABS_DBUS_MODEM_ANT1(0, 3)
#define MODEM_ANT1_PA4 SILABS_DBUS_MODEM_ANT1(0, 4)
#define MODEM_ANT1_PA5 SILABS_DBUS_MODEM_ANT1(0, 5)
#define MODEM_ANT1_PA6 SILABS_DBUS_MODEM_ANT1(0, 6)
#define MODEM_ANT1_PB0 SILABS_DBUS_MODEM_ANT1(1, 0)
#define MODEM_ANT1_PB1 SILABS_DBUS_MODEM_ANT1(1, 1)
#define MODEM_ANT1_PC0 SILABS_DBUS_MODEM_ANT1(2, 0)
#define MODEM_ANT1_PC1 SILABS_DBUS_MODEM_ANT1(2, 1)
#define MODEM_ANT1_PC2 SILABS_DBUS_MODEM_ANT1(2, 2)
#define MODEM_ANT1_PC3 SILABS_DBUS_MODEM_ANT1(2, 3)
#define MODEM_ANT1_PC4 SILABS_DBUS_MODEM_ANT1(2, 4)
#define MODEM_ANT1_PC5 SILABS_DBUS_MODEM_ANT1(2, 5)
#define MODEM_ANT1_PD0 SILABS_DBUS_MODEM_ANT1(3, 0)
#define MODEM_ANT1_PD1 SILABS_DBUS_MODEM_ANT1(3, 1)
#define MODEM_ANT1_PD2 SILABS_DBUS_MODEM_ANT1(3, 2)
#define MODEM_ANT1_PD3 SILABS_DBUS_MODEM_ANT1(3, 3)
#define MODEM_ANT1_PD4 SILABS_DBUS_MODEM_ANT1(3, 4)
#define MODEM_DCLK_PA0 SILABS_DBUS_MODEM_DCLK(0, 0)
#define MODEM_DCLK_PA1 SILABS_DBUS_MODEM_DCLK(0, 1)
#define MODEM_DCLK_PA2 SILABS_DBUS_MODEM_DCLK(0, 2)
#define MODEM_DCLK_PA3 SILABS_DBUS_MODEM_DCLK(0, 3)
#define MODEM_DCLK_PA4 SILABS_DBUS_MODEM_DCLK(0, 4)
#define MODEM_DCLK_PA5 SILABS_DBUS_MODEM_DCLK(0, 5)
#define MODEM_DCLK_PA6 SILABS_DBUS_MODEM_DCLK(0, 6)
#define MODEM_DCLK_PB0 SILABS_DBUS_MODEM_DCLK(1, 0)
#define MODEM_DCLK_PB1 SILABS_DBUS_MODEM_DCLK(1, 1)
#define MODEM_DOUT_PA0 SILABS_DBUS_MODEM_DOUT(0, 0)
#define MODEM_DOUT_PA1 SILABS_DBUS_MODEM_DOUT(0, 1)
#define MODEM_DOUT_PA2 SILABS_DBUS_MODEM_DOUT(0, 2)
#define MODEM_DOUT_PA3 SILABS_DBUS_MODEM_DOUT(0, 3)
#define MODEM_DOUT_PA4 SILABS_DBUS_MODEM_DOUT(0, 4)
#define MODEM_DOUT_PA5 SILABS_DBUS_MODEM_DOUT(0, 5)
#define MODEM_DOUT_PA6 SILABS_DBUS_MODEM_DOUT(0, 6)
#define MODEM_DOUT_PB0 SILABS_DBUS_MODEM_DOUT(1, 0)
#define MODEM_DOUT_PB1 SILABS_DBUS_MODEM_DOUT(1, 1)
#define MODEM_DIN_PA0 SILABS_DBUS_MODEM_DIN(0, 0)
#define MODEM_DIN_PA1 SILABS_DBUS_MODEM_DIN(0, 1)
#define MODEM_DIN_PA2 SILABS_DBUS_MODEM_DIN(0, 2)
#define MODEM_DIN_PA3 SILABS_DBUS_MODEM_DIN(0, 3)
#define MODEM_DIN_PA4 SILABS_DBUS_MODEM_DIN(0, 4)
#define MODEM_DIN_PA5 SILABS_DBUS_MODEM_DIN(0, 5)
#define MODEM_DIN_PA6 SILABS_DBUS_MODEM_DIN(0, 6)
#define MODEM_DIN_PB0 SILABS_DBUS_MODEM_DIN(1, 0)
#define MODEM_DIN_PB1 SILABS_DBUS_MODEM_DIN(1, 1)

#define PRS0_ASYNCH0_PA0 SILABS_DBUS_PRS0_ASYNCH0(0, 0)
#define PRS0_ASYNCH0_PA1 SILABS_DBUS_PRS0_ASYNCH0(0, 1)
#define PRS0_ASYNCH0_PA2 SILABS_DBUS_PRS0_ASYNCH0(0, 2)
#define PRS0_ASYNCH0_PA3 SILABS_DBUS_PRS0_ASYNCH0(0, 3)
#define PRS0_ASYNCH0_PA4 SILABS_DBUS_PRS0_ASYNCH0(0, 4)
#define PRS0_ASYNCH0_PA5 SILABS_DBUS_PRS0_ASYNCH0(0, 5)
#define PRS0_ASYNCH0_PA6 SILABS_DBUS_PRS0_ASYNCH0(0, 6)
#define PRS0_ASYNCH0_PB0 SILABS_DBUS_PRS0_ASYNCH0(1, 0)
#define PRS0_ASYNCH0_PB1 SILABS_DBUS_PRS0_ASYNCH0(1, 1)
#define PRS0_ASYNCH1_PA0 SILABS_DBUS_PRS0_ASYNCH1(0, 0)
#define PRS0_ASYNCH1_PA1 SILABS_DBUS_PRS0_ASYNCH1(0, 1)
#define PRS0_ASYNCH1_PA2 SILABS_DBUS_PRS0_ASYNCH1(0, 2)
#define PRS0_ASYNCH1_PA3 SILABS_DBUS_PRS0_ASYNCH1(0, 3)
#define PRS0_ASYNCH1_PA4 SILABS_DBUS_PRS0_ASYNCH1(0, 4)
#define PRS0_ASYNCH1_PA5 SILABS_DBUS_PRS0_ASYNCH1(0, 5)
#define PRS0_ASYNCH1_PA6 SILABS_DBUS_PRS0_ASYNCH1(0, 6)
#define PRS0_ASYNCH1_PB0 SILABS_DBUS_PRS0_ASYNCH1(1, 0)
#define PRS0_ASYNCH1_PB1 SILABS_DBUS_PRS0_ASYNCH1(1, 1)
#define PRS0_ASYNCH2_PA0 SILABS_DBUS_PRS0_ASYNCH2(0, 0)
#define PRS0_ASYNCH2_PA1 SILABS_DBUS_PRS0_ASYNCH2(0, 1)
#define PRS0_ASYNCH2_PA2 SILABS_DBUS_PRS0_ASYNCH2(0, 2)
#define PRS0_ASYNCH2_PA3 SILABS_DBUS_PRS0_ASYNCH2(0, 3)
#define PRS0_ASYNCH2_PA4 SILABS_DBUS_PRS0_ASYNCH2(0, 4)
#define PRS0_ASYNCH2_PA5 SILABS_DBUS_PRS0_ASYNCH2(0, 5)
#define PRS0_ASYNCH2_PA6 SILABS_DBUS_PRS0_ASYNCH2(0, 6)
#define PRS0_ASYNCH2_PB0 SILABS_DBUS_PRS0_ASYNCH2(1, 0)
#define PRS0_ASYNCH2_PB1 SILABS_DBUS_PRS0_ASYNCH2(1, 1)
#define PRS0_ASYNCH3_PA0 SILABS_DBUS_PRS0_ASYNCH3(0, 0)
#define PRS0_ASYNCH3_PA1 SILABS_DBUS_PRS0_ASYNCH3(0, 1)
#define PRS0_ASYNCH3_PA2 SILABS_DBUS_PRS0_ASYNCH3(0, 2)
#define PRS0_ASYNCH3_PA3 SILABS_DBUS_PRS0_ASYNCH3(0, 3)
#define PRS0_ASYNCH3_PA4 SILABS_DBUS_PRS0_ASYNCH3(0, 4)
#define PRS0_ASYNCH3_PA5 SILABS_DBUS_PRS0_ASYNCH3(0, 5)
#define PRS0_ASYNCH3_PA6 SILABS_DBUS_PRS0_ASYNCH3(0, 6)
#define PRS0_ASYNCH3_PB0 SILABS_DBUS_PRS0_ASYNCH3(1, 0)
#define PRS0_ASYNCH3_PB1 SILABS_DBUS_PRS0_ASYNCH3(1, 1)
#define PRS0_ASYNCH4_PA0 SILABS_DBUS_PRS0_ASYNCH4(0, 0)
#define PRS0_ASYNCH4_PA1 SILABS_DBUS_PRS0_ASYNCH4(0, 1)
#define PRS0_ASYNCH4_PA2 SILABS_DBUS_PRS0_ASYNCH4(0, 2)
#define PRS0_ASYNCH4_PA3 SILABS_DBUS_PRS0_ASYNCH4(0, 3)
#define PRS0_ASYNCH4_PA4 SILABS_DBUS_PRS0_ASYNCH4(0, 4)
#define PRS0_ASYNCH4_PA5 SILABS_DBUS_PRS0_ASYNCH4(0, 5)
#define PRS0_ASYNCH4_PA6 SILABS_DBUS_PRS0_ASYNCH4(0, 6)
#define PRS0_ASYNCH4_PB0 SILABS_DBUS_PRS0_ASYNCH4(1, 0)
#define PRS0_ASYNCH4_PB1 SILABS_DBUS_PRS0_ASYNCH4(1, 1)
#define PRS0_ASYNCH5_PA0 SILABS_DBUS_PRS0_ASYNCH5(0, 0)
#define PRS0_ASYNCH5_PA1 SILABS_DBUS_PRS0_ASYNCH5(0, 1)
#define PRS0_ASYNCH5_PA2 SILABS_DBUS_PRS0_ASYNCH5(0, 2)
#define PRS0_ASYNCH5_PA3 SILABS_DBUS_PRS0_ASYNCH5(0, 3)
#define PRS0_ASYNCH5_PA4 SILABS_DBUS_PRS0_ASYNCH5(0, 4)
#define PRS0_ASYNCH5_PA5 SILABS_DBUS_PRS0_ASYNCH5(0, 5)
#define PRS0_ASYNCH5_PA6 SILABS_DBUS_PRS0_ASYNCH5(0, 6)
#define PRS0_ASYNCH5_PB0 SILABS_DBUS_PRS0_ASYNCH5(1, 0)
#define PRS0_ASYNCH5_PB1 SILABS_DBUS_PRS0_ASYNCH5(1, 1)
#define PRS0_ASYNCH6_PC0 SILABS_DBUS_PRS0_ASYNCH6(2, 0)
#define PRS0_ASYNCH6_PC1 SILABS_DBUS_PRS0_ASYNCH6(2, 1)
#define PRS0_ASYNCH6_PC2 SILABS_DBUS_PRS0_ASYNCH6(2, 2)
#define PRS0_ASYNCH6_PC3 SILABS_DBUS_PRS0_ASYNCH6(2, 3)
#define PRS0_ASYNCH6_PC4 SILABS_DBUS_PRS0_ASYNCH6(2, 4)
#define PRS0_ASYNCH6_PC5 SILABS_DBUS_PRS0_ASYNCH6(2, 5)
#define PRS0_ASYNCH6_PD0 SILABS_DBUS_PRS0_ASYNCH6(3, 0)
#define PRS0_ASYNCH6_PD1 SILABS_DBUS_PRS0_ASYNCH6(3, 1)
#define PRS0_ASYNCH6_PD2 SILABS_DBUS_PRS0_ASYNCH6(3, 2)
#define PRS0_ASYNCH6_PD3 SILABS_DBUS_PRS0_ASYNCH6(3, 3)
#define PRS0_ASYNCH6_PD4 SILABS_DBUS_PRS0_ASYNCH6(3, 4)
#define PRS0_ASYNCH7_PC0 SILABS_DBUS_PRS0_ASYNCH7(2, 0)
#define PRS0_ASYNCH7_PC1 SILABS_DBUS_PRS0_ASYNCH7(2, 1)
#define PRS0_ASYNCH7_PC2 SILABS_DBUS_PRS0_ASYNCH7(2, 2)
#define PRS0_ASYNCH7_PC3 SILABS_DBUS_PRS0_ASYNCH7(2, 3)
#define PRS0_ASYNCH7_PC4 SILABS_DBUS_PRS0_ASYNCH7(2, 4)
#define PRS0_ASYNCH7_PC5 SILABS_DBUS_PRS0_ASYNCH7(2, 5)
#define PRS0_ASYNCH7_PD0 SILABS_DBUS_PRS0_ASYNCH7(3, 0)
#define PRS0_ASYNCH7_PD1 SILABS_DBUS_PRS0_ASYNCH7(3, 1)
#define PRS0_ASYNCH7_PD2 SILABS_DBUS_PRS0_ASYNCH7(3, 2)
#define PRS0_ASYNCH7_PD3 SILABS_DBUS_PRS0_ASYNCH7(3, 3)
#define PRS0_ASYNCH7_PD4 SILABS_DBUS_PRS0_ASYNCH7(3, 4)
#define PRS0_ASYNCH8_PC0 SILABS_DBUS_PRS0_ASYNCH8(2, 0)
#define PRS0_ASYNCH8_PC1 SILABS_DBUS_PRS0_ASYNCH8(2, 1)
#define PRS0_ASYNCH8_PC2 SILABS_DBUS_PRS0_ASYNCH8(2, 2)
#define PRS0_ASYNCH8_PC3 SILABS_DBUS_PRS0_ASYNCH8(2, 3)
#define PRS0_ASYNCH8_PC4 SILABS_DBUS_PRS0_ASYNCH8(2, 4)
#define PRS0_ASYNCH8_PC5 SILABS_DBUS_PRS0_ASYNCH8(2, 5)
#define PRS0_ASYNCH8_PD0 SILABS_DBUS_PRS0_ASYNCH8(3, 0)
#define PRS0_ASYNCH8_PD1 SILABS_DBUS_PRS0_ASYNCH8(3, 1)
#define PRS0_ASYNCH8_PD2 SILABS_DBUS_PRS0_ASYNCH8(3, 2)
#define PRS0_ASYNCH8_PD3 SILABS_DBUS_PRS0_ASYNCH8(3, 3)
#define PRS0_ASYNCH8_PD4 SILABS_DBUS_PRS0_ASYNCH8(3, 4)
#define PRS0_ASYNCH9_PC0 SILABS_DBUS_PRS0_ASYNCH9(2, 0)
#define PRS0_ASYNCH9_PC1 SILABS_DBUS_PRS0_ASYNCH9(2, 1)
#define PRS0_ASYNCH9_PC2 SILABS_DBUS_PRS0_ASYNCH9(2, 2)
#define PRS0_ASYNCH9_PC3 SILABS_DBUS_PRS0_ASYNCH9(2, 3)
#define PRS0_ASYNCH9_PC4 SILABS_DBUS_PRS0_ASYNCH9(2, 4)
#define PRS0_ASYNCH9_PC5 SILABS_DBUS_PRS0_ASYNCH9(2, 5)
#define PRS0_ASYNCH9_PD0 SILABS_DBUS_PRS0_ASYNCH9(3, 0)
#define PRS0_ASYNCH9_PD1 SILABS_DBUS_PRS0_ASYNCH9(3, 1)
#define PRS0_ASYNCH9_PD2 SILABS_DBUS_PRS0_ASYNCH9(3, 2)
#define PRS0_ASYNCH9_PD3 SILABS_DBUS_PRS0_ASYNCH9(3, 3)
#define PRS0_ASYNCH9_PD4 SILABS_DBUS_PRS0_ASYNCH9(3, 4)
#define PRS0_ASYNCH10_PC0 SILABS_DBUS_PRS0_ASYNCH10(2, 0)
#define PRS0_ASYNCH10_PC1 SILABS_DBUS_PRS0_ASYNCH10(2, 1)
#define PRS0_ASYNCH10_PC2 SILABS_DBUS_PRS0_ASYNCH10(2, 2)
#define PRS0_ASYNCH10_PC3 SILABS_DBUS_PRS0_ASYNCH10(2, 3)
#define PRS0_ASYNCH10_PC4 SILABS_DBUS_PRS0_ASYNCH10(2, 4)
#define PRS0_ASYNCH10_PC5 SILABS_DBUS_PRS0_ASYNCH10(2, 5)
#define PRS0_ASYNCH10_PD0 SILABS_DBUS_PRS0_ASYNCH10(3, 0)
#define PRS0_ASYNCH10_PD1 SILABS_DBUS_PRS0_ASYNCH10(3, 1)
#define PRS0_ASYNCH10_PD2 SILABS_DBUS_PRS0_ASYNCH10(3, 2)
#define PRS0_ASYNCH10_PD3 SILABS_DBUS_PRS0_ASYNCH10(3, 3)
#define PRS0_ASYNCH10_PD4 SILABS_DBUS_PRS0_ASYNCH10(3, 4)
#define PRS0_ASYNCH11_PC0 SILABS_DBUS_PRS0_ASYNCH11(2, 0)
#define PRS0_ASYNCH11_PC1 SILABS_DBUS_PRS0_ASYNCH11(2, 1)
#define PRS0_ASYNCH11_PC2 SILABS_DBUS_PRS0_ASYNCH11(2, 2)
#define PRS0_ASYNCH11_PC3 SILABS_DBUS_PRS0_ASYNCH11(2, 3)
#define PRS0_ASYNCH11_PC4 SILABS_DBUS_PRS0_ASYNCH11(2, 4)
#define PRS0_ASYNCH11_PC5 SILABS_DBUS_PRS0_ASYNCH11(2, 5)
#define PRS0_ASYNCH11_PD0 SILABS_DBUS_PRS0_ASYNCH11(3, 0)
#define PRS0_ASYNCH11_PD1 SILABS_DBUS_PRS0_ASYNCH11(3, 1)
#define PRS0_ASYNCH11_PD2 SILABS_DBUS_PRS0_ASYNCH11(3, 2)
#define PRS0_ASYNCH11_PD3 SILABS_DBUS_PRS0_ASYNCH11(3, 3)
#define PRS0_ASYNCH11_PD4 SILABS_DBUS_PRS0_ASYNCH11(3, 4)
#define PRS0_SYNCH0_PA0 SILABS_DBUS_PRS0_SYNCH0(0, 0)
#define PRS0_SYNCH0_PA1 SILABS_DBUS_PRS0_SYNCH0(0, 1)
#define PRS0_SYNCH0_PA2 SILABS_DBUS_PRS0_SYNCH0(0, 2)
#define PRS0_SYNCH0_PA3 SILABS_DBUS_PRS0_SYNCH0(0, 3)
#define PRS0_SYNCH0_PA4 SILABS_DBUS_PRS0_SYNCH0(0, 4)
#define PRS0_SYNCH0_PA5 SILABS_DBUS_PRS0_SYNCH0(0, 5)
#define PRS0_SYNCH0_PA6 SILABS_DBUS_PRS0_SYNCH0(0, 6)
#define PRS0_SYNCH0_PB0 SILABS_DBUS_PRS0_SYNCH0(1, 0)
#define PRS0_SYNCH0_PB1 SILABS_DBUS_PRS0_SYNCH0(1, 1)
#define PRS0_SYNCH0_PC0 SILABS_DBUS_PRS0_SYNCH0(2, 0)
#define PRS0_SYNCH0_PC1 SILABS_DBUS_PRS0_SYNCH0(2, 1)
#define PRS0_SYNCH0_PC2 SILABS_DBUS_PRS0_SYNCH0(2, 2)
#define PRS0_SYNCH0_PC3 SILABS_DBUS_PRS0_SYNCH0(2, 3)
#define PRS0_SYNCH0_PC4 SILABS_DBUS_PRS0_SYNCH0(2, 4)
#define PRS0_SYNCH0_PC5 SILABS_DBUS_PRS0_SYNCH0(2, 5)
#define PRS0_SYNCH0_PD0 SILABS_DBUS_PRS0_SYNCH0(3, 0)
#define PRS0_SYNCH0_PD1 SILABS_DBUS_PRS0_SYNCH0(3, 1)
#define PRS0_SYNCH0_PD2 SILABS_DBUS_PRS0_SYNCH0(3, 2)
#define PRS0_SYNCH0_PD3 SILABS_DBUS_PRS0_SYNCH0(3, 3)
#define PRS0_SYNCH0_PD4 SILABS_DBUS_PRS0_SYNCH0(3, 4)
#define PRS0_SYNCH1_PA0 SILABS_DBUS_PRS0_SYNCH1(0, 0)
#define PRS0_SYNCH1_PA1 SILABS_DBUS_PRS0_SYNCH1(0, 1)
#define PRS0_SYNCH1_PA2 SILABS_DBUS_PRS0_SYNCH1(0, 2)
#define PRS0_SYNCH1_PA3 SILABS_DBUS_PRS0_SYNCH1(0, 3)
#define PRS0_SYNCH1_PA4 SILABS_DBUS_PRS0_SYNCH1(0, 4)
#define PRS0_SYNCH1_PA5 SILABS_DBUS_PRS0_SYNCH1(0, 5)
#define PRS0_SYNCH1_PA6 SILABS_DBUS_PRS0_SYNCH1(0, 6)
#define PRS0_SYNCH1_PB0 SILABS_DBUS_PRS0_SYNCH1(1, 0)
#define PRS0_SYNCH1_PB1 SILABS_DBUS_PRS0_SYNCH1(1, 1)
#define PRS0_SYNCH1_PC0 SILABS_DBUS_PRS0_SYNCH1(2, 0)
#define PRS0_SYNCH1_PC1 SILABS_DBUS_PRS0_SYNCH1(2, 1)
#define PRS0_SYNCH1_PC2 SILABS_DBUS_PRS0_SYNCH1(2, 2)
#define PRS0_SYNCH1_PC3 SILABS_DBUS_PRS0_SYNCH1(2, 3)
#define PRS0_SYNCH1_PC4 SILABS_DBUS_PRS0_SYNCH1(2, 4)
#define PRS0_SYNCH1_PC5 SILABS_DBUS_PRS0_SYNCH1(2, 5)
#define PRS0_SYNCH1_PD0 SILABS_DBUS_PRS0_SYNCH1(3, 0)
#define PRS0_SYNCH1_PD1 SILABS_DBUS_PRS0_SYNCH1(3, 1)
#define PRS0_SYNCH1_PD2 SILABS_DBUS_PRS0_SYNCH1(3, 2)
#define PRS0_SYNCH1_PD3 SILABS_DBUS_PRS0_SYNCH1(3, 3)
#define PRS0_SYNCH1_PD4 SILABS_DBUS_PRS0_SYNCH1(3, 4)
#define PRS0_SYNCH2_PA0 SILABS_DBUS_PRS0_SYNCH2(0, 0)
#define PRS0_SYNCH2_PA1 SILABS_DBUS_PRS0_SYNCH2(0, 1)
#define PRS0_SYNCH2_PA2 SILABS_DBUS_PRS0_SYNCH2(0, 2)
#define PRS0_SYNCH2_PA3 SILABS_DBUS_PRS0_SYNCH2(0, 3)
#define PRS0_SYNCH2_PA4 SILABS_DBUS_PRS0_SYNCH2(0, 4)
#define PRS0_SYNCH2_PA5 SILABS_DBUS_PRS0_SYNCH2(0, 5)
#define PRS0_SYNCH2_PA6 SILABS_DBUS_PRS0_SYNCH2(0, 6)
#define PRS0_SYNCH2_PB0 SILABS_DBUS_PRS0_SYNCH2(1, 0)
#define PRS0_SYNCH2_PB1 SILABS_DBUS_PRS0_SYNCH2(1, 1)
#define PRS0_SYNCH2_PC0 SILABS_DBUS_PRS0_SYNCH2(2, 0)
#define PRS0_SYNCH2_PC1 SILABS_DBUS_PRS0_SYNCH2(2, 1)
#define PRS0_SYNCH2_PC2 SILABS_DBUS_PRS0_SYNCH2(2, 2)
#define PRS0_SYNCH2_PC3 SILABS_DBUS_PRS0_SYNCH2(2, 3)
#define PRS0_SYNCH2_PC4 SILABS_DBUS_PRS0_SYNCH2(2, 4)
#define PRS0_SYNCH2_PC5 SILABS_DBUS_PRS0_SYNCH2(2, 5)
#define PRS0_SYNCH2_PD0 SILABS_DBUS_PRS0_SYNCH2(3, 0)
#define PRS0_SYNCH2_PD1 SILABS_DBUS_PRS0_SYNCH2(3, 1)
#define PRS0_SYNCH2_PD2 SILABS_DBUS_PRS0_SYNCH2(3, 2)
#define PRS0_SYNCH2_PD3 SILABS_DBUS_PRS0_SYNCH2(3, 3)
#define PRS0_SYNCH2_PD4 SILABS_DBUS_PRS0_SYNCH2(3, 4)
#define PRS0_SYNCH3_PA0 SILABS_DBUS_PRS0_SYNCH3(0, 0)
#define PRS0_SYNCH3_PA1 SILABS_DBUS_PRS0_SYNCH3(0, 1)
#define PRS0_SYNCH3_PA2 SILABS_DBUS_PRS0_SYNCH3(0, 2)
#define PRS0_SYNCH3_PA3 SILABS_DBUS_PRS0_SYNCH3(0, 3)
#define PRS0_SYNCH3_PA4 SILABS_DBUS_PRS0_SYNCH3(0, 4)
#define PRS0_SYNCH3_PA5 SILABS_DBUS_PRS0_SYNCH3(0, 5)
#define PRS0_SYNCH3_PA6 SILABS_DBUS_PRS0_SYNCH3(0, 6)
#define PRS0_SYNCH3_PB0 SILABS_DBUS_PRS0_SYNCH3(1, 0)
#define PRS0_SYNCH3_PB1 SILABS_DBUS_PRS0_SYNCH3(1, 1)
#define PRS0_SYNCH3_PC0 SILABS_DBUS_PRS0_SYNCH3(2, 0)
#define PRS0_SYNCH3_PC1 SILABS_DBUS_PRS0_SYNCH3(2, 1)
#define PRS0_SYNCH3_PC2 SILABS_DBUS_PRS0_SYNCH3(2, 2)
#define PRS0_SYNCH3_PC3 SILABS_DBUS_PRS0_SYNCH3(2, 3)
#define PRS0_SYNCH3_PC4 SILABS_DBUS_PRS0_SYNCH3(2, 4)
#define PRS0_SYNCH3_PC5 SILABS_DBUS_PRS0_SYNCH3(2, 5)
#define PRS0_SYNCH3_PD0 SILABS_DBUS_PRS0_SYNCH3(3, 0)
#define PRS0_SYNCH3_PD1 SILABS_DBUS_PRS0_SYNCH3(3, 1)
#define PRS0_SYNCH3_PD2 SILABS_DBUS_PRS0_SYNCH3(3, 2)
#define PRS0_SYNCH3_PD3 SILABS_DBUS_PRS0_SYNCH3(3, 3)
#define PRS0_SYNCH3_PD4 SILABS_DBUS_PRS0_SYNCH3(3, 4)

#define TIMER0_CC0_PA0 SILABS_DBUS_TIMER0_CC0(0, 0)
#define TIMER0_CC0_PA1 SILABS_DBUS_TIMER0_CC0(0, 1)
#define TIMER0_CC0_PA2 SILABS_DBUS_TIMER0_CC0(0, 2)
#define TIMER0_CC0_PA3 SILABS_DBUS_TIMER0_CC0(0, 3)
#define TIMER0_CC0_PA4 SILABS_DBUS_TIMER0_CC0(0, 4)
#define TIMER0_CC0_PA5 SILABS_DBUS_TIMER0_CC0(0, 5)
#define TIMER0_CC0_PA6 SILABS_DBUS_TIMER0_CC0(0, 6)
#define TIMER0_CC0_PB0 SILABS_DBUS_TIMER0_CC0(1, 0)
#define TIMER0_CC0_PB1 SILABS_DBUS_TIMER0_CC0(1, 1)
#define TIMER0_CC0_PC0 SILABS_DBUS_TIMER0_CC0(2, 0)
#define TIMER0_CC0_PC1 SILABS_DBUS_TIMER0_CC0(2, 1)
#define TIMER0_CC0_PC2 SILABS_DBUS_TIMER0_CC0(2, 2)
#define TIMER0_CC0_PC3 SILABS_DBUS_TIMER0_CC0(2, 3)
#define TIMER0_CC0_PC4 SILABS_DBUS_TIMER0_CC0(2, 4)
#define TIMER0_CC0_PC5 SILABS_DBUS_TIMER0_CC0(2, 5)
#define TIMER0_CC0_PD0 SILABS_DBUS_TIMER0_CC0(3, 0)
#define TIMER0_CC0_PD1 SILABS_DBUS_TIMER0_CC0(3, 1)
#define TIMER0_CC0_PD2 SILABS_DBUS_TIMER0_CC0(3, 2)
#define TIMER0_CC0_PD3 SILABS_DBUS_TIMER0_CC0(3, 3)
#define TIMER0_CC0_PD4 SILABS_DBUS_TIMER0_CC0(3, 4)
#define TIMER0_CC1_PA0 SILABS_DBUS_TIMER0_CC1(0, 0)
#define TIMER0_CC1_PA1 SILABS_DBUS_TIMER0_CC1(0, 1)
#define TIMER0_CC1_PA2 SILABS_DBUS_TIMER0_CC1(0, 2)
#define TIMER0_CC1_PA3 SILABS_DBUS_TIMER0_CC1(0, 3)
#define TIMER0_CC1_PA4 SILABS_DBUS_TIMER0_CC1(0, 4)
#define TIMER0_CC1_PA5 SILABS_DBUS_TIMER0_CC1(0, 5)
#define TIMER0_CC1_PA6 SILABS_DBUS_TIMER0_CC1(0, 6)
#define TIMER0_CC1_PB0 SILABS_DBUS_TIMER0_CC1(1, 0)
#define TIMER0_CC1_PB1 SILABS_DBUS_TIMER0_CC1(1, 1)
#define TIMER0_CC1_PC0 SILABS_DBUS_TIMER0_CC1(2, 0)
#define TIMER0_CC1_PC1 SILABS_DBUS_TIMER0_CC1(2, 1)
#define TIMER0_CC1_PC2 SILABS_DBUS_TIMER0_CC1(2, 2)
#define TIMER0_CC1_PC3 SILABS_DBUS_TIMER0_CC1(2, 3)
#define TIMER0_CC1_PC4 SILABS_DBUS_TIMER0_CC1(2, 4)
#define TIMER0_CC1_PC5 SILABS_DBUS_TIMER0_CC1(2, 5)
#define TIMER0_CC1_PD0 SILABS_DBUS_TIMER0_CC1(3, 0)
#define TIMER0_CC1_PD1 SILABS_DBUS_TIMER0_CC1(3, 1)
#define TIMER0_CC1_PD2 SILABS_DBUS_TIMER0_CC1(3, 2)
#define TIMER0_CC1_PD3 SILABS_DBUS_TIMER0_CC1(3, 3)
#define TIMER0_CC1_PD4 SILABS_DBUS_TIMER0_CC1(3, 4)
#define TIMER0_CC2_PA0 SILABS_DBUS_TIMER0_CC2(0, 0)
#define TIMER0_CC2_PA1 SILABS_DBUS_TIMER0_CC2(0, 1)
#define TIMER0_CC2_PA2 SILABS_DBUS_TIMER0_CC2(0, 2)
#define TIMER0_CC2_PA3 SILABS_DBUS_TIMER0_CC2(0, 3)
#define TIMER0_CC2_PA4 SILABS_DBUS_TIMER0_CC2(0, 4)
#define TIMER0_CC2_PA5 SILABS_DBUS_TIMER0_CC2(0, 5)
#define TIMER0_CC2_PA6 SILABS_DBUS_TIMER0_CC2(0, 6)
#define TIMER0_CC2_PB0 SILABS_DBUS_TIMER0_CC2(1, 0)
#define TIMER0_CC2_PB1 SILABS_DBUS_TIMER0_CC2(1, 1)
#define TIMER0_CC2_PC0 SILABS_DBUS_TIMER0_CC2(2, 0)
#define TIMER0_CC2_PC1 SILABS_DBUS_TIMER0_CC2(2, 1)
#define TIMER0_CC2_PC2 SILABS_DBUS_TIMER0_CC2(2, 2)
#define TIMER0_CC2_PC3 SILABS_DBUS_TIMER0_CC2(2, 3)
#define TIMER0_CC2_PC4 SILABS_DBUS_TIMER0_CC2(2, 4)
#define TIMER0_CC2_PC5 SILABS_DBUS_TIMER0_CC2(2, 5)
#define TIMER0_CC2_PD0 SILABS_DBUS_TIMER0_CC2(3, 0)
#define TIMER0_CC2_PD1 SILABS_DBUS_TIMER0_CC2(3, 1)
#define TIMER0_CC2_PD2 SILABS_DBUS_TIMER0_CC2(3, 2)
#define TIMER0_CC2_PD3 SILABS_DBUS_TIMER0_CC2(3, 3)
#define TIMER0_CC2_PD4 SILABS_DBUS_TIMER0_CC2(3, 4)
#define TIMER0_CDTI0_PA0 SILABS_DBUS_TIMER0_CDTI0(0, 0)
#define TIMER0_CDTI0_PA1 SILABS_DBUS_TIMER0_CDTI0(0, 1)
#define TIMER0_CDTI0_PA2 SILABS_DBUS_TIMER0_CDTI0(0, 2)
#define TIMER0_CDTI0_PA3 SILABS_DBUS_TIMER0_CDTI0(0, 3)
#define TIMER0_CDTI0_PA4 SILABS_DBUS_TIMER0_CDTI0(0, 4)
#define TIMER0_CDTI0_PA5 SILABS_DBUS_TIMER0_CDTI0(0, 5)
#define TIMER0_CDTI0_PA6 SILABS_DBUS_TIMER0_CDTI0(0, 6)
#define TIMER0_CDTI0_PB0 SILABS_DBUS_TIMER0_CDTI0(1, 0)
#define TIMER0_CDTI0_PB1 SILABS_DBUS_TIMER0_CDTI0(1, 1)
#define TIMER0_CDTI0_PC0 SILABS_DBUS_TIMER0_CDTI0(2, 0)
#define TIMER0_CDTI0_PC1 SILABS_DBUS_TIMER0_CDTI0(2, 1)
#define TIMER0_CDTI0_PC2 SILABS_DBUS_TIMER0_CDTI0(2, 2)
#define TIMER0_CDTI0_PC3 SILABS_DBUS_TIMER0_CDTI0(2, 3)
#define TIMER0_CDTI0_PC4 SILABS_DBUS_TIMER0_CDTI0(2, 4)
#define TIMER0_CDTI0_PC5 SILABS_DBUS_TIMER0_CDTI0(2, 5)
#define TIMER0_CDTI0_PD0 SILABS_DBUS_TIMER0_CDTI0(3, 0)
#define TIMER0_CDTI0_PD1 SILABS_DBUS_TIMER0_CDTI0(3, 1)
#define TIMER0_CDTI0_PD2 SILABS_DBUS_TIMER0_CDTI0(3, 2)
#define TIMER0_CDTI0_PD3 SILABS_DBUS_TIMER0_CDTI0(3, 3)
#define TIMER0_CDTI0_PD4 SILABS_DBUS_TIMER0_CDTI0(3, 4)
#define TIMER0_CDTI1_PA0 SILABS_DBUS_TIMER0_CDTI1(0, 0)
#define TIMER0_CDTI1_PA1 SILABS_DBUS_TIMER0_CDTI1(0, 1)
#define TIMER0_CDTI1_PA2 SILABS_DBUS_TIMER0_CDTI1(0, 2)
#define TIMER0_CDTI1_PA3 SILABS_DBUS_TIMER0_CDTI1(0, 3)
#define TIMER0_CDTI1_PA4 SILABS_DBUS_TIMER0_CDTI1(0, 4)
#define TIMER0_CDTI1_PA5 SILABS_DBUS_TIMER0_CDTI1(0, 5)
#define TIMER0_CDTI1_PA6 SILABS_DBUS_TIMER0_CDTI1(0, 6)
#define TIMER0_CDTI1_PB0 SILABS_DBUS_TIMER0_CDTI1(1, 0)
#define TIMER0_CDTI1_PB1 SILABS_DBUS_TIMER0_CDTI1(1, 1)
#define TIMER0_CDTI1_PC0 SILABS_DBUS_TIMER0_CDTI1(2, 0)
#define TIMER0_CDTI1_PC1 SILABS_DBUS_TIMER0_CDTI1(2, 1)
#define TIMER0_CDTI1_PC2 SILABS_DBUS_TIMER0_CDTI1(2, 2)
#define TIMER0_CDTI1_PC3 SILABS_DBUS_TIMER0_CDTI1(2, 3)
#define TIMER0_CDTI1_PC4 SILABS_DBUS_TIMER0_CDTI1(2, 4)
#define TIMER0_CDTI1_PC5 SILABS_DBUS_TIMER0_CDTI1(2, 5)
#define TIMER0_CDTI1_PD0 SILABS_DBUS_TIMER0_CDTI1(3, 0)
#define TIMER0_CDTI1_PD1 SILABS_DBUS_TIMER0_CDTI1(3, 1)
#define TIMER0_CDTI1_PD2 SILABS_DBUS_TIMER0_CDTI1(3, 2)
#define TIMER0_CDTI1_PD3 SILABS_DBUS_TIMER0_CDTI1(3, 3)
#define TIMER0_CDTI1_PD4 SILABS_DBUS_TIMER0_CDTI1(3, 4)
#define TIMER0_CDTI2_PA0 SILABS_DBUS_TIMER0_CDTI2(0, 0)
#define TIMER0_CDTI2_PA1 SILABS_DBUS_TIMER0_CDTI2(0, 1)
#define TIMER0_CDTI2_PA2 SILABS_DBUS_TIMER0_CDTI2(0, 2)
#define TIMER0_CDTI2_PA3 SILABS_DBUS_TIMER0_CDTI2(0, 3)
#define TIMER0_CDTI2_PA4 SILABS_DBUS_TIMER0_CDTI2(0, 4)
#define TIMER0_CDTI2_PA5 SILABS_DBUS_TIMER0_CDTI2(0, 5)
#define TIMER0_CDTI2_PA6 SILABS_DBUS_TIMER0_CDTI2(0, 6)
#define TIMER0_CDTI2_PB0 SILABS_DBUS_TIMER0_CDTI2(1, 0)
#define TIMER0_CDTI2_PB1 SILABS_DBUS_TIMER0_CDTI2(1, 1)
#define TIMER0_CDTI2_PC0 SILABS_DBUS_TIMER0_CDTI2(2, 0)
#define TIMER0_CDTI2_PC1 SILABS_DBUS_TIMER0_CDTI2(2, 1)
#define TIMER0_CDTI2_PC2 SILABS_DBUS_TIMER0_CDTI2(2, 2)
#define TIMER0_CDTI2_PC3 SILABS_DBUS_TIMER0_CDTI2(2, 3)
#define TIMER0_CDTI2_PC4 SILABS_DBUS_TIMER0_CDTI2(2, 4)
#define TIMER0_CDTI2_PC5 SILABS_DBUS_TIMER0_CDTI2(2, 5)
#define TIMER0_CDTI2_PD0 SILABS_DBUS_TIMER0_CDTI2(3, 0)
#define TIMER0_CDTI2_PD1 SILABS_DBUS_TIMER0_CDTI2(3, 1)
#define TIMER0_CDTI2_PD2 SILABS_DBUS_TIMER0_CDTI2(3, 2)
#define TIMER0_CDTI2_PD3 SILABS_DBUS_TIMER0_CDTI2(3, 3)
#define TIMER0_CDTI2_PD4 SILABS_DBUS_TIMER0_CDTI2(3, 4)

#define TIMER1_CC0_PA0 SILABS_DBUS_TIMER1_CC0(0, 0)
#define TIMER1_CC0_PA1 SILABS_DBUS_TIMER1_CC0(0, 1)
#define TIMER1_CC0_PA2 SILABS_DBUS_TIMER1_CC0(0, 2)
#define TIMER1_CC0_PA3 SILABS_DBUS_TIMER1_CC0(0, 3)
#define TIMER1_CC0_PA4 SILABS_DBUS_TIMER1_CC0(0, 4)
#define TIMER1_CC0_PA5 SILABS_DBUS_TIMER1_CC0(0, 5)
#define TIMER1_CC0_PA6 SILABS_DBUS_TIMER1_CC0(0, 6)
#define TIMER1_CC0_PB0 SILABS_DBUS_TIMER1_CC0(1, 0)
#define TIMER1_CC0_PB1 SILABS_DBUS_TIMER1_CC0(1, 1)
#define TIMER1_CC0_PC0 SILABS_DBUS_TIMER1_CC0(2, 0)
#define TIMER1_CC0_PC1 SILABS_DBUS_TIMER1_CC0(2, 1)
#define TIMER1_CC0_PC2 SILABS_DBUS_TIMER1_CC0(2, 2)
#define TIMER1_CC0_PC3 SILABS_DBUS_TIMER1_CC0(2, 3)
#define TIMER1_CC0_PC4 SILABS_DBUS_TIMER1_CC0(2, 4)
#define TIMER1_CC0_PC5 SILABS_DBUS_TIMER1_CC0(2, 5)
#define TIMER1_CC0_PD0 SILABS_DBUS_TIMER1_CC0(3, 0)
#define TIMER1_CC0_PD1 SILABS_DBUS_TIMER1_CC0(3, 1)
#define TIMER1_CC0_PD2 SILABS_DBUS_TIMER1_CC0(3, 2)
#define TIMER1_CC0_PD3 SILABS_DBUS_TIMER1_CC0(3, 3)
#define TIMER1_CC0_PD4 SILABS_DBUS_TIMER1_CC0(3, 4)
#define TIMER1_CC1_PA0 SILABS_DBUS_TIMER1_CC1(0, 0)
#define TIMER1_CC1_PA1 SILABS_DBUS_TIMER1_CC1(0, 1)
#define TIMER1_CC1_PA2 SILABS_DBUS_TIMER1_CC1(0, 2)
#define TIMER1_CC1_PA3 SILABS_DBUS_TIMER1_CC1(0, 3)
#define TIMER1_CC1_PA4 SILABS_DBUS_TIMER1_CC1(0, 4)
#define TIMER1_CC1_PA5 SILABS_DBUS_TIMER1_CC1(0, 5)
#define TIMER1_CC1_PA6 SILABS_DBUS_TIMER1_CC1(0, 6)
#define TIMER1_CC1_PB0 SILABS_DBUS_TIMER1_CC1(1, 0)
#define TIMER1_CC1_PB1 SILABS_DBUS_TIMER1_CC1(1, 1)
#define TIMER1_CC1_PC0 SILABS_DBUS_TIMER1_CC1(2, 0)
#define TIMER1_CC1_PC1 SILABS_DBUS_TIMER1_CC1(2, 1)
#define TIMER1_CC1_PC2 SILABS_DBUS_TIMER1_CC1(2, 2)
#define TIMER1_CC1_PC3 SILABS_DBUS_TIMER1_CC1(2, 3)
#define TIMER1_CC1_PC4 SILABS_DBUS_TIMER1_CC1(2, 4)
#define TIMER1_CC1_PC5 SILABS_DBUS_TIMER1_CC1(2, 5)
#define TIMER1_CC1_PD0 SILABS_DBUS_TIMER1_CC1(3, 0)
#define TIMER1_CC1_PD1 SILABS_DBUS_TIMER1_CC1(3, 1)
#define TIMER1_CC1_PD2 SILABS_DBUS_TIMER1_CC1(3, 2)
#define TIMER1_CC1_PD3 SILABS_DBUS_TIMER1_CC1(3, 3)
#define TIMER1_CC1_PD4 SILABS_DBUS_TIMER1_CC1(3, 4)
#define TIMER1_CC2_PA0 SILABS_DBUS_TIMER1_CC2(0, 0)
#define TIMER1_CC2_PA1 SILABS_DBUS_TIMER1_CC2(0, 1)
#define TIMER1_CC2_PA2 SILABS_DBUS_TIMER1_CC2(0, 2)
#define TIMER1_CC2_PA3 SILABS_DBUS_TIMER1_CC2(0, 3)
#define TIMER1_CC2_PA4 SILABS_DBUS_TIMER1_CC2(0, 4)
#define TIMER1_CC2_PA5 SILABS_DBUS_TIMER1_CC2(0, 5)
#define TIMER1_CC2_PA6 SILABS_DBUS_TIMER1_CC2(0, 6)
#define TIMER1_CC2_PB0 SILABS_DBUS_TIMER1_CC2(1, 0)
#define TIMER1_CC2_PB1 SILABS_DBUS_TIMER1_CC2(1, 1)
#define TIMER1_CC2_PC0 SILABS_DBUS_TIMER1_CC2(2, 0)
#define TIMER1_CC2_PC1 SILABS_DBUS_TIMER1_CC2(2, 1)
#define TIMER1_CC2_PC2 SILABS_DBUS_TIMER1_CC2(2, 2)
#define TIMER1_CC2_PC3 SILABS_DBUS_TIMER1_CC2(2, 3)
#define TIMER1_CC2_PC4 SILABS_DBUS_TIMER1_CC2(2, 4)
#define TIMER1_CC2_PC5 SILABS_DBUS_TIMER1_CC2(2, 5)
#define TIMER1_CC2_PD0 SILABS_DBUS_TIMER1_CC2(3, 0)
#define TIMER1_CC2_PD1 SILABS_DBUS_TIMER1_CC2(3, 1)
#define TIMER1_CC2_PD2 SILABS_DBUS_TIMER1_CC2(3, 2)
#define TIMER1_CC2_PD3 SILABS_DBUS_TIMER1_CC2(3, 3)
#define TIMER1_CC2_PD4 SILABS_DBUS_TIMER1_CC2(3, 4)
#define TIMER1_CDTI0_PA0 SILABS_DBUS_TIMER1_CDTI0(0, 0)
#define TIMER1_CDTI0_PA1 SILABS_DBUS_TIMER1_CDTI0(0, 1)
#define TIMER1_CDTI0_PA2 SILABS_DBUS_TIMER1_CDTI0(0, 2)
#define TIMER1_CDTI0_PA3 SILABS_DBUS_TIMER1_CDTI0(0, 3)
#define TIMER1_CDTI0_PA4 SILABS_DBUS_TIMER1_CDTI0(0, 4)
#define TIMER1_CDTI0_PA5 SILABS_DBUS_TIMER1_CDTI0(0, 5)
#define TIMER1_CDTI0_PA6 SILABS_DBUS_TIMER1_CDTI0(0, 6)
#define TIMER1_CDTI0_PB0 SILABS_DBUS_TIMER1_CDTI0(1, 0)
#define TIMER1_CDTI0_PB1 SILABS_DBUS_TIMER1_CDTI0(1, 1)
#define TIMER1_CDTI0_PC0 SILABS_DBUS_TIMER1_CDTI0(2, 0)
#define TIMER1_CDTI0_PC1 SILABS_DBUS_TIMER1_CDTI0(2, 1)
#define TIMER1_CDTI0_PC2 SILABS_DBUS_TIMER1_CDTI0(2, 2)
#define TIMER1_CDTI0_PC3 SILABS_DBUS_TIMER1_CDTI0(2, 3)
#define TIMER1_CDTI0_PC4 SILABS_DBUS_TIMER1_CDTI0(2, 4)
#define TIMER1_CDTI0_PC5 SILABS_DBUS_TIMER1_CDTI0(2, 5)
#define TIMER1_CDTI0_PD0 SILABS_DBUS_TIMER1_CDTI0(3, 0)
#define TIMER1_CDTI0_PD1 SILABS_DBUS_TIMER1_CDTI0(3, 1)
#define TIMER1_CDTI0_PD2 SILABS_DBUS_TIMER1_CDTI0(3, 2)
#define TIMER1_CDTI0_PD3 SILABS_DBUS_TIMER1_CDTI0(3, 3)
#define TIMER1_CDTI0_PD4 SILABS_DBUS_TIMER1_CDTI0(3, 4)
#define TIMER1_CDTI1_PA0 SILABS_DBUS_TIMER1_CDTI1(0, 0)
#define TIMER1_CDTI1_PA1 SILABS_DBUS_TIMER1_CDTI1(0, 1)
#define TIMER1_CDTI1_PA2 SILABS_DBUS_TIMER1_CDTI1(0, 2)
#define TIMER1_CDTI1_PA3 SILABS_DBUS_TIMER1_CDTI1(0, 3)
#define TIMER1_CDTI1_PA4 SILABS_DBUS_TIMER1_CDTI1(0, 4)
#define TIMER1_CDTI1_PA5 SILABS_DBUS_TIMER1_CDTI1(0, 5)
#define TIMER1_CDTI1_PA6 SILABS_DBUS_TIMER1_CDTI1(0, 6)
#define TIMER1_CDTI1_PB0 SILABS_DBUS_TIMER1_CDTI1(1, 0)
#define TIMER1_CDTI1_PB1 SILABS_DBUS_TIMER1_CDTI1(1, 1)
#define TIMER1_CDTI1_PC0 SILABS_DBUS_TIMER1_CDTI1(2, 0)
#define TIMER1_CDTI1_PC1 SILABS_DBUS_TIMER1_CDTI1(2, 1)
#define TIMER1_CDTI1_PC2 SILABS_DBUS_TIMER1_CDTI1(2, 2)
#define TIMER1_CDTI1_PC3 SILABS_DBUS_TIMER1_CDTI1(2, 3)
#define TIMER1_CDTI1_PC4 SILABS_DBUS_TIMER1_CDTI1(2, 4)
#define TIMER1_CDTI1_PC5 SILABS_DBUS_TIMER1_CDTI1(2, 5)
#define TIMER1_CDTI1_PD0 SILABS_DBUS_TIMER1_CDTI1(3, 0)
#define TIMER1_CDTI1_PD1 SILABS_DBUS_TIMER1_CDTI1(3, 1)
#define TIMER1_CDTI1_PD2 SILABS_DBUS_TIMER1_CDTI1(3, 2)
#define TIMER1_CDTI1_PD3 SILABS_DBUS_TIMER1_CDTI1(3, 3)
#define TIMER1_CDTI1_PD4 SILABS_DBUS_TIMER1_CDTI1(3, 4)
#define TIMER1_CDTI2_PA0 SILABS_DBUS_TIMER1_CDTI2(0, 0)
#define TIMER1_CDTI2_PA1 SILABS_DBUS_TIMER1_CDTI2(0, 1)
#define TIMER1_CDTI2_PA2 SILABS_DBUS_TIMER1_CDTI2(0, 2)
#define TIMER1_CDTI2_PA3 SILABS_DBUS_TIMER1_CDTI2(0, 3)
#define TIMER1_CDTI2_PA4 SILABS_DBUS_TIMER1_CDTI2(0, 4)
#define TIMER1_CDTI2_PA5 SILABS_DBUS_TIMER1_CDTI2(0, 5)
#define TIMER1_CDTI2_PA6 SILABS_DBUS_TIMER1_CDTI2(0, 6)
#define TIMER1_CDTI2_PB0 SILABS_DBUS_TIMER1_CDTI2(1, 0)
#define TIMER1_CDTI2_PB1 SILABS_DBUS_TIMER1_CDTI2(1, 1)
#define TIMER1_CDTI2_PC0 SILABS_DBUS_TIMER1_CDTI2(2, 0)
#define TIMER1_CDTI2_PC1 SILABS_DBUS_TIMER1_CDTI2(2, 1)
#define TIMER1_CDTI2_PC2 SILABS_DBUS_TIMER1_CDTI2(2, 2)
#define TIMER1_CDTI2_PC3 SILABS_DBUS_TIMER1_CDTI2(2, 3)
#define TIMER1_CDTI2_PC4 SILABS_DBUS_TIMER1_CDTI2(2, 4)
#define TIMER1_CDTI2_PC5 SILABS_DBUS_TIMER1_CDTI2(2, 5)
#define TIMER1_CDTI2_PD0 SILABS_DBUS_TIMER1_CDTI2(3, 0)
#define TIMER1_CDTI2_PD1 SILABS_DBUS_TIMER1_CDTI2(3, 1)
#define TIMER1_CDTI2_PD2 SILABS_DBUS_TIMER1_CDTI2(3, 2)
#define TIMER1_CDTI2_PD3 SILABS_DBUS_TIMER1_CDTI2(3, 3)
#define TIMER1_CDTI2_PD4 SILABS_DBUS_TIMER1_CDTI2(3, 4)

#define TIMER2_CC0_PA0 SILABS_DBUS_TIMER2_CC0(0, 0)
#define TIMER2_CC0_PA1 SILABS_DBUS_TIMER2_CC0(0, 1)
#define TIMER2_CC0_PA2 SILABS_DBUS_TIMER2_CC0(0, 2)
#define TIMER2_CC0_PA3 SILABS_DBUS_TIMER2_CC0(0, 3)
#define TIMER2_CC0_PA4 SILABS_DBUS_TIMER2_CC0(0, 4)
#define TIMER2_CC0_PA5 SILABS_DBUS_TIMER2_CC0(0, 5)
#define TIMER2_CC0_PA6 SILABS_DBUS_TIMER2_CC0(0, 6)
#define TIMER2_CC0_PB0 SILABS_DBUS_TIMER2_CC0(1, 0)
#define TIMER2_CC0_PB1 SILABS_DBUS_TIMER2_CC0(1, 1)
#define TIMER2_CC1_PA0 SILABS_DBUS_TIMER2_CC1(0, 0)
#define TIMER2_CC1_PA1 SILABS_DBUS_TIMER2_CC1(0, 1)
#define TIMER2_CC1_PA2 SILABS_DBUS_TIMER2_CC1(0, 2)
#define TIMER2_CC1_PA3 SILABS_DBUS_TIMER2_CC1(0, 3)
#define TIMER2_CC1_PA4 SILABS_DBUS_TIMER2_CC1(0, 4)
#define TIMER2_CC1_PA5 SILABS_DBUS_TIMER2_CC1(0, 5)
#define TIMER2_CC1_PA6 SILABS_DBUS_TIMER2_CC1(0, 6)
#define TIMER2_CC1_PB0 SILABS_DBUS_TIMER2_CC1(1, 0)
#define TIMER2_CC1_PB1 SILABS_DBUS_TIMER2_CC1(1, 1)
#define TIMER2_CC2_PA0 SILABS_DBUS_TIMER2_CC2(0, 0)
#define TIMER2_CC2_PA1 SILABS_DBUS_TIMER2_CC2(0, 1)
#define TIMER2_CC2_PA2 SILABS_DBUS_TIMER2_CC2(0, 2)
#define TIMER2_CC2_PA3 SILABS_DBUS_TIMER2_CC2(0, 3)
#define TIMER2_CC2_PA4 SILABS_DBUS_TIMER2_CC2(0, 4)
#define TIMER2_CC2_PA5 SILABS_DBUS_TIMER2_CC2(0, 5)
#define TIMER2_CC2_PA6 SILABS_DBUS_TIMER2_CC2(0, 6)
#define TIMER2_CC2_PB0 SILABS_DBUS_TIMER2_CC2(1, 0)
#define TIMER2_CC2_PB1 SILABS_DBUS_TIMER2_CC2(1, 1)
#define TIMER2_CDTI0_PA0 SILABS_DBUS_TIMER2_CDTI0(0, 0)
#define TIMER2_CDTI0_PA1 SILABS_DBUS_TIMER2_CDTI0(0, 1)
#define TIMER2_CDTI0_PA2 SILABS_DBUS_TIMER2_CDTI0(0, 2)
#define TIMER2_CDTI0_PA3 SILABS_DBUS_TIMER2_CDTI0(0, 3)
#define TIMER2_CDTI0_PA4 SILABS_DBUS_TIMER2_CDTI0(0, 4)
#define TIMER2_CDTI0_PA5 SILABS_DBUS_TIMER2_CDTI0(0, 5)
#define TIMER2_CDTI0_PA6 SILABS_DBUS_TIMER2_CDTI0(0, 6)
#define TIMER2_CDTI0_PB0 SILABS_DBUS_TIMER2_CDTI0(1, 0)
#define TIMER2_CDTI0_PB1 SILABS_DBUS_TIMER2_CDTI0(1, 1)
#define TIMER2_CDTI1_PA0 SILABS_DBUS_TIMER2_CDTI1(0, 0)
#define TIMER2_CDTI1_PA1 SILABS_DBUS_TIMER2_CDTI1(0, 1)
#define TIMER2_CDTI1_PA2 SILABS_DBUS_TIMER2_CDTI1(0, 2)
#define TIMER2_CDTI1_PA3 SILABS_DBUS_TIMER2_CDTI1(0, 3)
#define TIMER2_CDTI1_PA4 SILABS_DBUS_TIMER2_CDTI1(0, 4)
#define TIMER2_CDTI1_PA5 SILABS_DBUS_TIMER2_CDTI1(0, 5)
#define TIMER2_CDTI1_PA6 SILABS_DBUS_TIMER2_CDTI1(0, 6)
#define TIMER2_CDTI1_PB0 SILABS_DBUS_TIMER2_CDTI1(1, 0)
#define TIMER2_CDTI1_PB1 SILABS_DBUS_TIMER2_CDTI1(1, 1)
#define TIMER2_CDTI2_PA0 SILABS_DBUS_TIMER2_CDTI2(0, 0)
#define TIMER2_CDTI2_PA1 SILABS_DBUS_TIMER2_CDTI2(0, 1)
#define TIMER2_CDTI2_PA2 SILABS_DBUS_TIMER2_CDTI2(0, 2)
#define TIMER2_CDTI2_PA3 SILABS_DBUS_TIMER2_CDTI2(0, 3)
#define TIMER2_CDTI2_PA4 SILABS_DBUS_TIMER2_CDTI2(0, 4)
#define TIMER2_CDTI2_PA5 SILABS_DBUS_TIMER2_CDTI2(0, 5)
#define TIMER2_CDTI2_PA6 SILABS_DBUS_TIMER2_CDTI2(0, 6)
#define TIMER2_CDTI2_PB0 SILABS_DBUS_TIMER2_CDTI2(1, 0)
#define TIMER2_CDTI2_PB1 SILABS_DBUS_TIMER2_CDTI2(1, 1)

#define TIMER3_CC0_PC0 SILABS_DBUS_TIMER3_CC0(2, 0)
#define TIMER3_CC0_PC1 SILABS_DBUS_TIMER3_CC0(2, 1)
#define TIMER3_CC0_PC2 SILABS_DBUS_TIMER3_CC0(2, 2)
#define TIMER3_CC0_PC3 SILABS_DBUS_TIMER3_CC0(2, 3)
#define TIMER3_CC0_PC4 SILABS_DBUS_TIMER3_CC0(2, 4)
#define TIMER3_CC0_PC5 SILABS_DBUS_TIMER3_CC0(2, 5)
#define TIMER3_CC0_PD0 SILABS_DBUS_TIMER3_CC0(3, 0)
#define TIMER3_CC0_PD1 SILABS_DBUS_TIMER3_CC0(3, 1)
#define TIMER3_CC0_PD2 SILABS_DBUS_TIMER3_CC0(3, 2)
#define TIMER3_CC0_PD3 SILABS_DBUS_TIMER3_CC0(3, 3)
#define TIMER3_CC0_PD4 SILABS_DBUS_TIMER3_CC0(3, 4)
#define TIMER3_CC1_PC0 SILABS_DBUS_TIMER3_CC1(2, 0)
#define TIMER3_CC1_PC1 SILABS_DBUS_TIMER3_CC1(2, 1)
#define TIMER3_CC1_PC2 SILABS_DBUS_TIMER3_CC1(2, 2)
#define TIMER3_CC1_PC3 SILABS_DBUS_TIMER3_CC1(2, 3)
#define TIMER3_CC1_PC4 SILABS_DBUS_TIMER3_CC1(2, 4)
#define TIMER3_CC1_PC5 SILABS_DBUS_TIMER3_CC1(2, 5)
#define TIMER3_CC1_PD0 SILABS_DBUS_TIMER3_CC1(3, 0)
#define TIMER3_CC1_PD1 SILABS_DBUS_TIMER3_CC1(3, 1)
#define TIMER3_CC1_PD2 SILABS_DBUS_TIMER3_CC1(3, 2)
#define TIMER3_CC1_PD3 SILABS_DBUS_TIMER3_CC1(3, 3)
#define TIMER3_CC1_PD4 SILABS_DBUS_TIMER3_CC1(3, 4)
#define TIMER3_CC2_PC0 SILABS_DBUS_TIMER3_CC2(2, 0)
#define TIMER3_CC2_PC1 SILABS_DBUS_TIMER3_CC2(2, 1)
#define TIMER3_CC2_PC2 SILABS_DBUS_TIMER3_CC2(2, 2)
#define TIMER3_CC2_PC3 SILABS_DBUS_TIMER3_CC2(2, 3)
#define TIMER3_CC2_PC4 SILABS_DBUS_TIMER3_CC2(2, 4)
#define TIMER3_CC2_PC5 SILABS_DBUS_TIMER3_CC2(2, 5)
#define TIMER3_CC2_PD0 SILABS_DBUS_TIMER3_CC2(3, 0)
#define TIMER3_CC2_PD1 SILABS_DBUS_TIMER3_CC2(3, 1)
#define TIMER3_CC2_PD2 SILABS_DBUS_TIMER3_CC2(3, 2)
#define TIMER3_CC2_PD3 SILABS_DBUS_TIMER3_CC2(3, 3)
#define TIMER3_CC2_PD4 SILABS_DBUS_TIMER3_CC2(3, 4)
#define TIMER3_CDTI0_PC0 SILABS_DBUS_TIMER3_CDTI0(2, 0)
#define TIMER3_CDTI0_PC1 SILABS_DBUS_TIMER3_CDTI0(2, 1)
#define TIMER3_CDTI0_PC2 SILABS_DBUS_TIMER3_CDTI0(2, 2)
#define TIMER3_CDTI0_PC3 SILABS_DBUS_TIMER3_CDTI0(2, 3)
#define TIMER3_CDTI0_PC4 SILABS_DBUS_TIMER3_CDTI0(2, 4)
#define TIMER3_CDTI0_PC5 SILABS_DBUS_TIMER3_CDTI0(2, 5)
#define TIMER3_CDTI0_PD0 SILABS_DBUS_TIMER3_CDTI0(3, 0)
#define TIMER3_CDTI0_PD1 SILABS_DBUS_TIMER3_CDTI0(3, 1)
#define TIMER3_CDTI0_PD2 SILABS_DBUS_TIMER3_CDTI0(3, 2)
#define TIMER3_CDTI0_PD3 SILABS_DBUS_TIMER3_CDTI0(3, 3)
#define TIMER3_CDTI0_PD4 SILABS_DBUS_TIMER3_CDTI0(3, 4)
#define TIMER3_CDTI1_PC0 SILABS_DBUS_TIMER3_CDTI1(2, 0)
#define TIMER3_CDTI1_PC1 SILABS_DBUS_TIMER3_CDTI1(2, 1)
#define TIMER3_CDTI1_PC2 SILABS_DBUS_TIMER3_CDTI1(2, 2)
#define TIMER3_CDTI1_PC3 SILABS_DBUS_TIMER3_CDTI1(2, 3)
#define TIMER3_CDTI1_PC4 SILABS_DBUS_TIMER3_CDTI1(2, 4)
#define TIMER3_CDTI1_PC5 SILABS_DBUS_TIMER3_CDTI1(2, 5)
#define TIMER3_CDTI1_PD0 SILABS_DBUS_TIMER3_CDTI1(3, 0)
#define TIMER3_CDTI1_PD1 SILABS_DBUS_TIMER3_CDTI1(3, 1)
#define TIMER3_CDTI1_PD2 SILABS_DBUS_TIMER3_CDTI1(3, 2)
#define TIMER3_CDTI1_PD3 SILABS_DBUS_TIMER3_CDTI1(3, 3)
#define TIMER3_CDTI1_PD4 SILABS_DBUS_TIMER3_CDTI1(3, 4)
#define TIMER3_CDTI2_PC0 SILABS_DBUS_TIMER3_CDTI2(2, 0)
#define TIMER3_CDTI2_PC1 SILABS_DBUS_TIMER3_CDTI2(2, 1)
#define TIMER3_CDTI2_PC2 SILABS_DBUS_TIMER3_CDTI2(2, 2)
#define TIMER3_CDTI2_PC3 SILABS_DBUS_TIMER3_CDTI2(2, 3)
#define TIMER3_CDTI2_PC4 SILABS_DBUS_TIMER3_CDTI2(2, 4)
#define TIMER3_CDTI2_PC5 SILABS_DBUS_TIMER3_CDTI2(2, 5)
#define TIMER3_CDTI2_PD0 SILABS_DBUS_TIMER3_CDTI2(3, 0)
#define TIMER3_CDTI2_PD1 SILABS_DBUS_TIMER3_CDTI2(3, 1)
#define TIMER3_CDTI2_PD2 SILABS_DBUS_TIMER3_CDTI2(3, 2)
#define TIMER3_CDTI2_PD3 SILABS_DBUS_TIMER3_CDTI2(3, 3)
#define TIMER3_CDTI2_PD4 SILABS_DBUS_TIMER3_CDTI2(3, 4)

#define USART0_CS_PA0 SILABS_DBUS_USART0_CS(0, 0)
#define USART0_CS_PA1 SILABS_DBUS_USART0_CS(0, 1)
#define USART0_CS_PA2 SILABS_DBUS_USART0_CS(0, 2)
#define USART0_CS_PA3 SILABS_DBUS_USART0_CS(0, 3)
#define USART0_CS_PA4 SILABS_DBUS_USART0_CS(0, 4)
#define USART0_CS_PA5 SILABS_DBUS_USART0_CS(0, 5)
#define USART0_CS_PA6 SILABS_DBUS_USART0_CS(0, 6)
#define USART0_CS_PB0 SILABS_DBUS_USART0_CS(1, 0)
#define USART0_CS_PB1 SILABS_DBUS_USART0_CS(1, 1)
#define USART0_CS_PC0 SILABS_DBUS_USART0_CS(2, 0)
#define USART0_CS_PC1 SILABS_DBUS_USART0_CS(2, 1)
#define USART0_CS_PC2 SILABS_DBUS_USART0_CS(2, 2)
#define USART0_CS_PC3 SILABS_DBUS_USART0_CS(2, 3)
#define USART0_CS_PC4 SILABS_DBUS_USART0_CS(2, 4)
#define USART0_CS_PC5 SILABS_DBUS_USART0_CS(2, 5)
#define USART0_CS_PD0 SILABS_DBUS_USART0_CS(3, 0)
#define USART0_CS_PD1 SILABS_DBUS_USART0_CS(3, 1)
#define USART0_CS_PD2 SILABS_DBUS_USART0_CS(3, 2)
#define USART0_CS_PD3 SILABS_DBUS_USART0_CS(3, 3)
#define USART0_CS_PD4 SILABS_DBUS_USART0_CS(3, 4)
#define USART0_RTS_PA0 SILABS_DBUS_USART0_RTS(0, 0)
#define USART0_RTS_PA1 SILABS_DBUS_USART0_RTS(0, 1)
#define USART0_RTS_PA2 SILABS_DBUS_USART0_RTS(0, 2)
#define USART0_RTS_PA3 SILABS_DBUS_USART0_RTS(0, 3)
#define USART0_RTS_PA4 SILABS_DBUS_USART0_RTS(0, 4)
#define USART0_RTS_PA5 SILABS_DBUS_USART0_RTS(0, 5)
#define USART0_RTS_PA6 SILABS_DBUS_USART0_RTS(0, 6)
#define USART0_RTS_PB0 SILABS_DBUS_USART0_RTS(1, 0)
#define USART0_RTS_PB1 SILABS_DBUS_USART0_RTS(1, 1)
#define USART0_RTS_PC0 SILABS_DBUS_USART0_RTS(2, 0)
#define USART0_RTS_PC1 SILABS_DBUS_USART0_RTS(2, 1)
#define USART0_RTS_PC2 SILABS_DBUS_USART0_RTS(2, 2)
#define USART0_RTS_PC3 SILABS_DBUS_USART0_RTS(2, 3)
#define USART0_RTS_PC4 SILABS_DBUS_USART0_RTS(2, 4)
#define USART0_RTS_PC5 SILABS_DBUS_USART0_RTS(2, 5)
#define USART0_RTS_PD0 SILABS_DBUS_USART0_RTS(3, 0)
#define USART0_RTS_PD1 SILABS_DBUS_USART0_RTS(3, 1)
#define USART0_RTS_PD2 SILABS_DBUS_USART0_RTS(3, 2)
#define USART0_RTS_PD3 SILABS_DBUS_USART0_RTS(3, 3)
#define USART0_RTS_PD4 SILABS_DBUS_USART0_RTS(3, 4)
#define USART0_RX_PA0 SILABS_DBUS_USART0_RX(0, 0)
#define USART0_RX_PA1 SILABS_DBUS_USART0_RX(0, 1)
#define USART0_RX_PA2 SILABS_DBUS_USART0_RX(0, 2)
#define USART0_RX_PA3 SILABS_DBUS_USART0_RX(0, 3)
#define USART0_RX_PA4 SILABS_DBUS_USART0_RX(0, 4)
#define USART0_RX_PA5 SILABS_DBUS_USART0_RX(0, 5)
#define USART0_RX_PA6 SILABS_DBUS_USART0_RX(0, 6)
#define USART0_RX_PB0 SILABS_DBUS_USART0_RX(1, 0)
#define USART0_RX_PB1 SILABS_DBUS_USART0_RX(1, 1)
#define USART0_RX_PC0 SILABS_DBUS_USART0_RX(2, 0)
#define USART0_RX_PC1 SILABS_DBUS_USART0_RX(2, 1)
#define USART0_RX_PC2 SILABS_DBUS_USART0_RX(2, 2)
#define USART0_RX_PC3 SILABS_DBUS_USART0_RX(2, 3)
#define USART0_RX_PC4 SILABS_DBUS_USART0_RX(2, 4)
#define USART0_RX_PC5 SILABS_DBUS_USART0_RX(2, 5)
#define USART0_RX_PD0 SILABS_DBUS_USART0_RX(3, 0)
#define USART0_RX_PD1 SILABS_DBUS_USART0_RX(3, 1)
#define USART0_RX_PD2 SILABS_DBUS_USART0_RX(3, 2)
#define USART0_RX_PD3 SILABS_DBUS_USART0_RX(3, 3)
#define USART0_RX_PD4 SILABS_DBUS_USART0_RX(3, 4)
#define USART0_CLK_PA0 SILABS_DBUS_USART0_CLK(0, 0)
#define USART0_CLK_PA1 SILABS_DBUS_USART0_CLK(0, 1)
#define USART0_CLK_PA2 SILABS_DBUS_USART0_CLK(0, 2)
#define USART0_CLK_PA3 SILABS_DBUS_USART0_CLK(0, 3)
#define USART0_CLK_PA4 SILABS_DBUS_USART0_CLK(0, 4)
#define USART0_CLK_PA5 SILABS_DBUS_USART0_CLK(0, 5)
#define USART0_CLK_PA6 SILABS_DBUS_USART0_CLK(0, 6)
#define USART0_CLK_PB0 SILABS_DBUS_USART0_CLK(1, 0)
#define USART0_CLK_PB1 SILABS_DBUS_USART0_CLK(1, 1)
#define USART0_CLK_PC0 SILABS_DBUS_USART0_CLK(2, 0)
#define USART0_CLK_PC1 SILABS_DBUS_USART0_CLK(2, 1)
#define USART0_CLK_PC2 SILABS_DBUS_USART0_CLK(2, 2)
#define USART0_CLK_PC3 SILABS_DBUS_USART0_CLK(2, 3)
#define USART0_CLK_PC4 SILABS_DBUS_USART0_CLK(2, 4)
#define USART0_CLK_PC5 SILABS_DBUS_USART0_CLK(2, 5)
#define USART0_CLK_PD0 SILABS_DBUS_USART0_CLK(3, 0)
#define USART0_CLK_PD1 SILABS_DBUS_USART0_CLK(3, 1)
#define USART0_CLK_PD2 SILABS_DBUS_USART0_CLK(3, 2)
#define USART0_CLK_PD3 SILABS_DBUS_USART0_CLK(3, 3)
#define USART0_CLK_PD4 SILABS_DBUS_USART0_CLK(3, 4)
#define USART0_TX_PA0 SILABS_DBUS_USART0_TX(0, 0)
#define USART0_TX_PA1 SILABS_DBUS_USART0_TX(0, 1)
#define USART0_TX_PA2 SILABS_DBUS_USART0_TX(0, 2)
#define USART0_TX_PA3 SILABS_DBUS_USART0_TX(0, 3)
#define USART0_TX_PA4 SILABS_DBUS_USART0_TX(0, 4)
#define USART0_TX_PA5 SILABS_DBUS_USART0_TX(0, 5)
#define USART0_TX_PA6 SILABS_DBUS_USART0_TX(0, 6)
#define USART0_TX_PB0 SILABS_DBUS_USART0_TX(1, 0)
#define USART0_TX_PB1 SILABS_DBUS_USART0_TX(1, 1)
#define USART0_TX_PC0 SILABS_DBUS_USART0_TX(2, 0)
#define USART0_TX_PC1 SILABS_DBUS_USART0_TX(2, 1)
#define USART0_TX_PC2 SILABS_DBUS_USART0_TX(2, 2)
#define USART0_TX_PC3 SILABS_DBUS_USART0_TX(2, 3)
#define USART0_TX_PC4 SILABS_DBUS_USART0_TX(2, 4)
#define USART0_TX_PC5 SILABS_DBUS_USART0_TX(2, 5)
#define USART0_TX_PD0 SILABS_DBUS_USART0_TX(3, 0)
#define USART0_TX_PD1 SILABS_DBUS_USART0_TX(3, 1)
#define USART0_TX_PD2 SILABS_DBUS_USART0_TX(3, 2)
#define USART0_TX_PD3 SILABS_DBUS_USART0_TX(3, 3)
#define USART0_TX_PD4 SILABS_DBUS_USART0_TX(3, 4)
#define USART0_CTS_PA0 SILABS_DBUS_USART0_CTS(0, 0)
#define USART0_CTS_PA1 SILABS_DBUS_USART0_CTS(0, 1)
#define USART0_CTS_PA2 SILABS_DBUS_USART0_CTS(0, 2)
#define USART0_CTS_PA3 SILABS_DBUS_USART0_CTS(0, 3)
#define USART0_CTS_PA4 SILABS_DBUS_USART0_CTS(0, 4)
#define USART0_CTS_PA5 SILABS_DBUS_USART0_CTS(0, 5)
#define USART0_CTS_PA6 SILABS_DBUS_USART0_CTS(0, 6)
#define USART0_CTS_PB0 SILABS_DBUS_USART0_CTS(1, 0)
#define USART0_CTS_PB1 SILABS_DBUS_USART0_CTS(1, 1)
#define USART0_CTS_PC0 SILABS_DBUS_USART0_CTS(2, 0)
#define USART0_CTS_PC1 SILABS_DBUS_USART0_CTS(2, 1)
#define USART0_CTS_PC2 SILABS_DBUS_USART0_CTS(2, 2)
#define USART0_CTS_PC3 SILABS_DBUS_USART0_CTS(2, 3)
#define USART0_CTS_PC4 SILABS_DBUS_USART0_CTS(2, 4)
#define USART0_CTS_PC5 SILABS_DBUS_USART0_CTS(2, 5)
#define USART0_CTS_PD0 SILABS_DBUS_USART0_CTS(3, 0)
#define USART0_CTS_PD1 SILABS_DBUS_USART0_CTS(3, 1)
#define USART0_CTS_PD2 SILABS_DBUS_USART0_CTS(3, 2)
#define USART0_CTS_PD3 SILABS_DBUS_USART0_CTS(3, 3)
#define USART0_CTS_PD4 SILABS_DBUS_USART0_CTS(3, 4)

#define USART1_CS_PA0 SILABS_DBUS_USART1_CS(0, 0)
#define USART1_CS_PA1 SILABS_DBUS_USART1_CS(0, 1)
#define USART1_CS_PA2 SILABS_DBUS_USART1_CS(0, 2)
#define USART1_CS_PA3 SILABS_DBUS_USART1_CS(0, 3)
#define USART1_CS_PA4 SILABS_DBUS_USART1_CS(0, 4)
#define USART1_CS_PA5 SILABS_DBUS_USART1_CS(0, 5)
#define USART1_CS_PA6 SILABS_DBUS_USART1_CS(0, 6)
#define USART1_CS_PB0 SILABS_DBUS_USART1_CS(1, 0)
#define USART1_CS_PB1 SILABS_DBUS_USART1_CS(1, 1)
#define USART1_RTS_PA0 SILABS_DBUS_USART1_RTS(0, 0)
#define USART1_RTS_PA1 SILABS_DBUS_USART1_RTS(0, 1)
#define USART1_RTS_PA2 SILABS_DBUS_USART1_RTS(0, 2)
#define USART1_RTS_PA3 SILABS_DBUS_USART1_RTS(0, 3)
#define USART1_RTS_PA4 SILABS_DBUS_USART1_RTS(0, 4)
#define USART1_RTS_PA5 SILABS_DBUS_USART1_RTS(0, 5)
#define USART1_RTS_PA6 SILABS_DBUS_USART1_RTS(0, 6)
#define USART1_RTS_PB0 SILABS_DBUS_USART1_RTS(1, 0)
#define USART1_RTS_PB1 SILABS_DBUS_USART1_RTS(1, 1)
#define USART1_RX_PA0 SILABS_DBUS_USART1_RX(0, 0)
#define USART1_RX_PA1 SILABS_DBUS_USART1_RX(0, 1)
#define USART1_RX_PA2 SILABS_DBUS_USART1_RX(0, 2)
#define USART1_RX_PA3 SILABS_DBUS_USART1_RX(0, 3)
#define USART1_RX_PA4 SILABS_DBUS_USART1_RX(0, 4)
#define USART1_RX_PA5 SILABS_DBUS_USART1_RX(0, 5)
#define USART1_RX_PA6 SILABS_DBUS_USART1_RX(0, 6)
#define USART1_RX_PB0 SILABS_DBUS_USART1_RX(1, 0)
#define USART1_RX_PB1 SILABS_DBUS_USART1_RX(1, 1)
#define USART1_CLK_PA0 SILABS_DBUS_USART1_CLK(0, 0)
#define USART1_CLK_PA1 SILABS_DBUS_USART1_CLK(0, 1)
#define USART1_CLK_PA2 SILABS_DBUS_USART1_CLK(0, 2)
#define USART1_CLK_PA3 SILABS_DBUS_USART1_CLK(0, 3)
#define USART1_CLK_PA4 SILABS_DBUS_USART1_CLK(0, 4)
#define USART1_CLK_PA5 SILABS_DBUS_USART1_CLK(0, 5)
#define USART1_CLK_PA6 SILABS_DBUS_USART1_CLK(0, 6)
#define USART1_CLK_PB0 SILABS_DBUS_USART1_CLK(1, 0)
#define USART1_CLK_PB1 SILABS_DBUS_USART1_CLK(1, 1)
#define USART1_TX_PA0 SILABS_DBUS_USART1_TX(0, 0)
#define USART1_TX_PA1 SILABS_DBUS_USART1_TX(0, 1)
#define USART1_TX_PA2 SILABS_DBUS_USART1_TX(0, 2)
#define USART1_TX_PA3 SILABS_DBUS_USART1_TX(0, 3)
#define USART1_TX_PA4 SILABS_DBUS_USART1_TX(0, 4)
#define USART1_TX_PA5 SILABS_DBUS_USART1_TX(0, 5)
#define USART1_TX_PA6 SILABS_DBUS_USART1_TX(0, 6)
#define USART1_TX_PB0 SILABS_DBUS_USART1_TX(1, 0)
#define USART1_TX_PB1 SILABS_DBUS_USART1_TX(1, 1)
#define USART1_CTS_PA0 SILABS_DBUS_USART1_CTS(0, 0)
#define USART1_CTS_PA1 SILABS_DBUS_USART1_CTS(0, 1)
#define USART1_CTS_PA2 SILABS_DBUS_USART1_CTS(0, 2)
#define USART1_CTS_PA3 SILABS_DBUS_USART1_CTS(0, 3)
#define USART1_CTS_PA4 SILABS_DBUS_USART1_CTS(0, 4)
#define USART1_CTS_PA5 SILABS_DBUS_USART1_CTS(0, 5)
#define USART1_CTS_PA6 SILABS_DBUS_USART1_CTS(0, 6)
#define USART1_CTS_PB0 SILABS_DBUS_USART1_CTS(1, 0)
#define USART1_CTS_PB1 SILABS_DBUS_USART1_CTS(1, 1)

#define USART2_CS_PC0 SILABS_DBUS_USART2_CS(2, 0)
#define USART2_CS_PC1 SILABS_DBUS_USART2_CS(2, 1)
#define USART2_CS_PC2 SILABS_DBUS_USART2_CS(2, 2)
#define USART2_CS_PC3 SILABS_DBUS_USART2_CS(2, 3)
#define USART2_CS_PC4 SILABS_DBUS_USART2_CS(2, 4)
#define USART2_CS_PC5 SILABS_DBUS_USART2_CS(2, 5)
#define USART2_CS_PD0 SILABS_DBUS_USART2_CS(3, 0)
#define USART2_CS_PD1 SILABS_DBUS_USART2_CS(3, 1)
#define USART2_CS_PD2 SILABS_DBUS_USART2_CS(3, 2)
#define USART2_CS_PD3 SILABS_DBUS_USART2_CS(3, 3)
#define USART2_CS_PD4 SILABS_DBUS_USART2_CS(3, 4)
#define USART2_RTS_PC0 SILABS_DBUS_USART2_RTS(2, 0)
#define USART2_RTS_PC1 SILABS_DBUS_USART2_RTS(2, 1)
#define USART2_RTS_PC2 SILABS_DBUS_USART2_RTS(2, 2)
#define USART2_RTS_PC3 SILABS_DBUS_USART2_RTS(2, 3)
#define USART2_RTS_PC4 SILABS_DBUS_USART2_RTS(2, 4)
#define USART2_RTS_PC5 SILABS_DBUS_USART2_RTS(2, 5)
#define USART2_RTS_PD0 SILABS_DBUS_USART2_RTS(3, 0)
#define USART2_RTS_PD1 SILABS_DBUS_USART2_RTS(3, 1)
#define USART2_RTS_PD2 SILABS_DBUS_USART2_RTS(3, 2)
#define USART2_RTS_PD3 SILABS_DBUS_USART2_RTS(3, 3)
#define USART2_RTS_PD4 SILABS_DBUS_USART2_RTS(3, 4)
#define USART2_RX_PC0 SILABS_DBUS_USART2_RX(2, 0)
#define USART2_RX_PC1 SILABS_DBUS_USART2_RX(2, 1)
#define USART2_RX_PC2 SILABS_DBUS_USART2_RX(2, 2)
#define USART2_RX_PC3 SILABS_DBUS_USART2_RX(2, 3)
#define USART2_RX_PC4 SILABS_DBUS_USART2_RX(2, 4)
#define USART2_RX_PC5 SILABS_DBUS_USART2_RX(2, 5)
#define USART2_RX_PD0 SILABS_DBUS_USART2_RX(3, 0)
#define USART2_RX_PD1 SILABS_DBUS_USART2_RX(3, 1)
#define USART2_RX_PD2 SILABS_DBUS_USART2_RX(3, 2)
#define USART2_RX_PD3 SILABS_DBUS_USART2_RX(3, 3)
#define USART2_RX_PD4 SILABS_DBUS_USART2_RX(3, 4)
#define USART2_CLK_PC0 SILABS_DBUS_USART2_CLK(2, 0)
#define USART2_CLK_PC1 SILABS_DBUS_USART2_CLK(2, 1)
#define USART2_CLK_PC2 SILABS_DBUS_USART2_CLK(2, 2)
#define USART2_CLK_PC3 SILABS_DBUS_USART2_CLK(2, 3)
#define USART2_CLK_PC4 SILABS_DBUS_USART2_CLK(2, 4)
#define USART2_CLK_PC5 SILABS_DBUS_USART2_CLK(2, 5)
#define USART2_CLK_PD0 SILABS_DBUS_USART2_CLK(3, 0)
#define USART2_CLK_PD1 SILABS_DBUS_USART2_CLK(3, 1)
#define USART2_CLK_PD2 SILABS_DBUS_USART2_CLK(3, 2)
#define USART2_CLK_PD3 SILABS_DBUS_USART2_CLK(3, 3)
#define USART2_CLK_PD4 SILABS_DBUS_USART2_CLK(3, 4)
#define USART2_TX_PC0 SILABS_DBUS_USART2_TX(2, 0)
#define USART2_TX_PC1 SILABS_DBUS_USART2_TX(2, 1)
#define USART2_TX_PC2 SILABS_DBUS_USART2_TX(2, 2)
#define USART2_TX_PC3 SILABS_DBUS_USART2_TX(2, 3)
#define USART2_TX_PC4 SILABS_DBUS_USART2_TX(2, 4)
#define USART2_TX_PC5 SILABS_DBUS_USART2_TX(2, 5)
#define USART2_TX_PD0 SILABS_DBUS_USART2_TX(3, 0)
#define USART2_TX_PD1 SILABS_DBUS_USART2_TX(3, 1)
#define USART2_TX_PD2 SILABS_DBUS_USART2_TX(3, 2)
#define USART2_TX_PD3 SILABS_DBUS_USART2_TX(3, 3)
#define USART2_TX_PD4 SILABS_DBUS_USART2_TX(3, 4)
#define USART2_CTS_PC0 SILABS_DBUS_USART2_CTS(2, 0)
#define USART2_CTS_PC1 SILABS_DBUS_USART2_CTS(2, 1)
#define USART2_CTS_PC2 SILABS_DBUS_USART2_CTS(2, 2)
#define USART2_CTS_PC3 SILABS_DBUS_USART2_CTS(2, 3)
#define USART2_CTS_PC4 SILABS_DBUS_USART2_CTS(2, 4)
#define USART2_CTS_PC5 SILABS_DBUS_USART2_CTS(2, 5)
#define USART2_CTS_PD0 SILABS_DBUS_USART2_CTS(3, 0)
#define USART2_CTS_PD1 SILABS_DBUS_USART2_CTS(3, 1)
#define USART2_CTS_PD2 SILABS_DBUS_USART2_CTS(3, 2)
#define USART2_CTS_PD3 SILABS_DBUS_USART2_CTS(3, 3)
#define USART2_CTS_PD4 SILABS_DBUS_USART2_CTS(3, 4)

#endif /* ZEPHYR_DT_BINDINGS_PINCTRL_SILABS_XG21_PINCTRL_H_ */
