*********************************************************************************
Commit: ff1d30edef174d46f09a404c8f46f49c3a1513ee 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg], [CPU], [PCH]

  Update files for ADL 1441_00
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
  AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
  ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer6.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/BUILD/MiniBios.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/EcCommands.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurements.c
  ClientOneSiliconPkg/IpBlock/Sps/Library/SpsDxeLib/SpsDxeLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Sps/Sps/Dxe/CpuInfoData.c
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/ExtraHostBus.asl
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibTgl.inf
  ClientOneSiliconPkg/SiPkg.dec
  FischerLakeRpPkg/.gitignore
  FischerLakeRpPkg/BuildConfig.ini
  FischerLakeRpPkg/FDBinPkgRP.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryDefines.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryFd.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryFv.fdf
  FischerLakeRpPkg/Include/Fdf/FvOpRomPath.dsc
  FischerLakeRpPkg/Include/Fdf/FvOpUcodePath.dsc
  FischerLakeRpPkg/Include/Fdf/FvRawDefPath.dsc
  FischerLakeRpPkg/Include/Library/PlatformMFGModeLib.h
  FischerLakeRpPkg/Include/OemSmbios.h
  FischerLakeRpPkg/Include/Protocol/UbaMakerProtocol.h
  FischerLakeRpPkg/NvsGen.py
  FischerLakeRpPkg/PlatformBIOSBuild.py
  FischerLakeRpPkg/PlatformPkg.dec
  FischerLakeRpPkg/PlatformPkg.dsc
  FischerLakeRpPkg/PlatformPkg.fdf
  FischerLakeRpPkg/PlatformPkgConfig.dsc
  FischerLakeRpPkg/PlatformPkgEbg.dsc
  FischerLakeRpPkg/Tool/BoardInfo/IioCxlRbIou.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioGpe.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioPrt.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDino.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoMethod.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoResource.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDmi.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDmiAsPcie.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbIou.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbPorts.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioStacks.asi
  FischerLakeRpPkg/Tool/BoardInfo/PlatformPciTree_EPRP.asi
  FischerLakeRpPkg/Tool/BoardInfo/PlatformUncore.asi
  FischerLakeRpPkg/Tool/GenBiosId/BiosId.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdD.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdH.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdR.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdS.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdD.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdH.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdR.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdS.env
  FischerLakeRpPkg/Uba/UbaDxe.dsc
  FischerLakeRpPkg/Uba/UbaDxe.fdf
  FischerLakeRpPkg/Uba/UbaPei.dsc
  FischerLakeRpPkg/Uba/UbaPei.fdf
  FischerLakeRpPkg/projectMap
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: prt

*********************************************************************************
Commit: 2b1a2524314b480258910d89461113c10e6dcd12 
*********************************************************************************


  Add Fischer Lake platform to ServerGen2\Intel repo
  
  FischerLake (FSL) is an EGS derivative platform.  Intent is to leverage another platform's code, and keep platform syncs to only the platform package folders.
  FSL specific features, which should be few, can be wrapped in appropriately named PCDs. The easiest way to support this build method is to use the -s SUB_TARGET
  parameter. FSL FSP should be the same as EGS, so the EGS FSP DSC needed a PCD check to set a PCD to TRUE.  This is done by checking $(SUB_TARGET) == "FSL".
  
  Hsd-es-id: 22011568802
  Change-Id: I86e22683f09cf2e61b9340225a16960150f98e59
  Original commit hash: fd4f12eefbc32787c18d5125f4bd14a5c2efbe0a
  
  FischerLakeRpPkg/.gitignore
  FischerLakeRpPkg/BuildConfig.ini
  FischerLakeRpPkg/FDBinPkgRP.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryDefines.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryFd.fdf
  FischerLakeRpPkg/Include/Fdf/BinaryFv.fdf
  FischerLakeRpPkg/Include/Fdf/FvOpRomPath.dsc
  FischerLakeRpPkg/Include/Fdf/FvOpUcodePath.dsc
  FischerLakeRpPkg/Include/Fdf/FvRawDefPath.dsc
  FischerLakeRpPkg/Include/Library/PlatformMFGModeLib.h
  FischerLakeRpPkg/Include/OemSmbios.h
  FischerLakeRpPkg/Include/Protocol/UbaMakerProtocol.h
  FischerLakeRpPkg/NvsGen.py
  FischerLakeRpPkg/PlatformBIOSBuild.py
  FischerLakeRpPkg/PlatformPkg.dec
  FischerLakeRpPkg/PlatformPkg.dsc
  FischerLakeRpPkg/PlatformPkg.fdf
  FischerLakeRpPkg/PlatformPkgConfig.dsc
  FischerLakeRpPkg/PlatformPkgEbg.dsc
  FischerLakeRpPkg/Tool/BoardInfo/IioCxlRbIou.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioGpe.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioPrt.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDino.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoMethod.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDinoResource.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDmi.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbDmiAsPcie.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbIou.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioRbPorts.asi
  FischerLakeRpPkg/Tool/BoardInfo/IioStacks.asi
  FischerLakeRpPkg/Tool/BoardInfo/PlatformPciTree_EPRP.asi
  FischerLakeRpPkg/Tool/BoardInfo/PlatformUncore.asi
  FischerLakeRpPkg/Tool/GenBiosId/BiosId.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdD.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdH.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdR.env
  FischerLakeRpPkg/Tool/GenBiosId/BiosIdS.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdD.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdH.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdR.env
  FischerLakeRpPkg/Tool/GenIfwiId/IfwiIdS.env
  FischerLakeRpPkg/Uba/UbaDxe.dsc
  FischerLakeRpPkg/Uba/UbaDxe.fdf
  FischerLakeRpPkg/Uba/UbaPei.dsc
  FischerLakeRpPkg/Uba/UbaPei.fdf
  FischerLakeRpPkg/projectMap
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: prt

*********************************************************************************
Commit: 07317f94d13822f3f0daa44008bb08db5667b631 
*********************************************************************************

[PlatformPkg]

  Revert "[ADL] Change the default setting of DebugPrintErrorLevelLib."
  
  This reverts commit 4e2e91f4e7e8c617729ee86c979c1755ae14ae76.
  
  Hsd-es-id: 1508458681
  Change-Id: I7df452dd2b35011c5594c4066c9962f2f82d00c1
  Original commit hash: 8f7c39671f506f7347bf0d708fee45f2d4976a76
  
  AlderLakePlatSamplePkg/PlatformCommonLib.dsc
  AlderLakePlatSamplePkg/PlatformPeiLib.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d711ce1e05ae1254105e167771c31e02da78a06f 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/VTd: Mitigation to unblock internal validation when use 3rd party IOMMU un-compliant devices
  
  Update the exeption list for ADL-M.
  The exception list should be dependency on SKU TYPE
  
  Hsd-es-id: 22010590616
  [
  Change-Id: I2f44ca57ad2ec0e43cde8211708e0b3131d61cc8
  Original commit hash: 30c3dfe132705883fd967cdbdaf07308254d4d01
  
  AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: b7e16967b0982caf63103352943f288b038ecd44 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg: Adding MTL support in XHCI init
  
  Added support for MTL in Usb controller initialization.
  Moved IP version detection to FRU layer.
  Removed dependency on PchInfoLib.
  As a futureproofing added UsbHandle as a param to all callbacks.
  
  Hsd-es-id: 18012731088
  
  [
  Change-Id: Id090a0475efb13e7a0d855227ee6fe5570ee43c0
  Original commit hash: cd0d8f9c58aefebc463897ef0bf97e6f38052b57
  
  ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PeiUsbFruLib.h
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.c
  ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbFruLib/PeiUsbFruLib.inf
  ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer4.inf
  ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/UsbHostControllerInitLib.h
  ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/UsbDeviceControllerInit.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf
  ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 6b105a9262eb9223d18dd4758f4d82ea4e3bcee1 
*********************************************************************************

[CPU]

  [ADL-S+ADP -S] [BIOS] : Fix ProcessorTraceMemLength do not match with RTIT_TOPA_MEMORY_SIZE
  
  MSR value of 560 is not getting changed when processor trace memory allocation is varied between 4Kb and 128MB
  RTIT_TOPA_MEMORY_SIZE is from 0 to 15 to indicate 4Kb and 128MB.
  but ProcessorTraceMemLength is used 0x1000 * threadscount to indicate 4Kb.
  
  This patch is to revert algorithm "MemRegionSize = (UINT32) (1 << (RequestedMemSize + 12));"
  in PeiProcessorTraceMemoryAllocationLib.c
  
  Hsd-es-id: 16011841573
  [
  Change-Id: Ib28ed4b26c7a1c91828d1391729e64c32426ef4b
  Original commit hash: 3c49867ea31e3af4cf68f7f5673d53ede61f58d6
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7b3ec99086f828c2397411fe71b4474e40d11482 
*********************************************************************************

[PlatformPkg]

  Revert "Removed MEBX_DATA_HOB"
  
  This reverts commit bdb170702dbe795c28621ab43325c0cfb205a92e.
  which cause ME15 1st boot hang after flash IFWI
  
  Hsd-es-id: 18013136850
  
  Change-Id: I6293d27d2301cfa37c5d70c923e9ab1d3b74b28f
  Original commit hash: 995457ff012f2b1240e4418b49b46f4f534892b2
  
  AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
  AlderLakeFspPkg/Upd/FspsUpd.dsc
  AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.h
  AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
  AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
  AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
  ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h
  ClientOneSiliconPkg/Include/MebxDataHob.h
  ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
  ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
  ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/ActiveManagement.c
  ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 275f069bbab9b27676cd82fab29369a0d387873b 
*********************************************************************************

[PlatformPkg]

  [ADL-S] - Change CPU Fan to 100% until HW thermal issue root caused and fixed
  
  Add test option "CPU Fan Control"
  - 0:   Fan control by OS/BIOS/DTT
  - 75:  Fan is always running in 75% speed
  - 100: Fan is always running in full speed
  
  Hsd-es-id: 1308082472
  Change-Id: I8a90b2ebe10cb0d8e31b283e6801b65a1cb5cfe5
  Original commit hash: 7a85a6ff49068c7c1fbd45f725598751f9ccd8d5
  
  AlderLakePlatSamplePkg/EC/EC.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 277bea3590600fba9c14166a1596a59e797b22b1 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14012745755][ADL-S | DDR5] [Enable VSSHI Global Bypass mode]
  
  Enable Global VSSHI bypass mode on DDR5 for A0/B0 steppings, per DE recipe.
  
  Hsd-es-id: 14012745755
  [
  Change-Id: Ic1eac17953b57a96a31acf69cc855b4f5ec638d1
  Original commit hash: 939c3a0dca0cb39473c358c71bfad708b8c153c1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 189c6facef7705970197d26e730ddc1e7800bd6c 
*********************************************************************************

[BoardPkg]

  Add support of build RaptorLake-S.
  
  1. Use 'prep rpls' for RPL-S.
  2. Add FSP build target RaptorLakeS for RPL-S.
  3. Build FSP binary for RPL-S in Linux using GCC:
  Intel/ClientOneSiliconPkg/Fsp/BuildFsp.sh AlderLake RaptorLakeS GCC -d32
  4. Add RPLS:Restricted for RPL-S specific code.
  5. Add gSiPkgTokenSpaceGuid.PcdRplsSupport for RPL-S specific code.
  6. Add more log of prep about ADLP_BUILD and RPLS_BUILD and
  SI_BUILD_OPTION_PCD.
  7. Tune the code of build the ROM image.
  
  Hsd-es-id: N/A
  Change-Id: I5ebd591173fef191fef48f76c896373f67832d6c
  Original commit hash: 64bbdecf13eee654a62294acfb13a3f2f73007cc
  
  AlderLakeBoardPkg/PostBuild.sh
  AlderLakeBoardPkg/bld.bat
  AlderLakeBoardPkg/postbuild.bat
  AlderLakeBoardPkg/prebuild.bat
  AlderLakeFspPkg/BuildFv.sh
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: c1ffea12a90cc82f2cc7a7f7767339db15f5a616 
*********************************************************************************


  ClientOneSiliconPkg/Fsp: Support Clean build in Fsp build
  
  1. Fix all files generated by BuildFsp.[cmd|sh] that missed to clean
  2. Fix BuildFsp.cmd /clean don't have any functionality to clean files.
  Actual behavior:
  BuildFsp.cmd AlderLake /clean don't have any functionality to clean files.
  Expect behavior:
  BuildFsp.cmd AlderLake /clean needs to clean files that generates by BuildFsp.cmd.
  3. Align Fsp*Upd.h path between BuildFsp.sh and BuildFsp.cmd
  Actual behavior:
  (a) Fsp*Upd.h generates on ClientOneSiliconPkg/Include on BuildFsp.cmd
  (b) Fsp*Upd.h generates on ClientOneSiliconPkg/Fsp/Include on BuildFsp.sh
  Expect behavior:
  We need to have align path ClientOneSiliconPkg/Fsp/Include between BuildFsp.cmd and BuildFsp.sh
  4. Remove redundant function PreBuildRet() and CopyBin() on BuildFv.sh
  5. Change SKU project setting from required to optional on bash.
  Actual behavior: clean behavior only works on "BuildFsp.sh AlderLake [AlderLakeS|AlderLakeP] GCC -clean"
  Expect behavior: clean behavior should work on "BuildFsp.sh AlderLake GCC -clean" (TeamCity Script use the case)
  6. Default Fsp build need to copy FSP related binary from <Product>FspPkg to <Product>FspBinPkg
  Actual behavior:
  (a) It works on BuildFsp.sh AlderLake AlderLakeS GCC -d32
  (b) It doesn't work on BuildFsp.sh AlderLake AlderLakeS GCC
  Expect behavior: clean behavior should work on "BuildFsp.sh AlderLake GCC -clean" (TeamCity Script use the case)
  Both (a) and (b) need to work.
  7. FspPkgPcdShare.dsc needs to have align behavior between BuildFv.cmd and BuildFv.sh.
  Actual behavior:
  (a) BuildFv.cmd will copy FspPkgPcdShare.dsc from <Product>FspPkg to <Product>FspBinPkg
  (b) BuildFv.sh won't copy FspPkgPcdShare.dsc from <Product>FspPkg to <Product>FspBinPkg
  Expect behavior:
  Both (a) and (b) need to copy FspPkgPcdShare.dsc from <Product>FspPkg to <Product>FspBinPkg.
  And FspPkgPcdShare.dsc need to add to .gitignore on <Product>FspBinPkg to prevent developer mis-commit
  8. <Product>FspPkg/.gitignore shouldn't exist TigerLakeFspPkgExtConfig.dsc, and <Product>FspPkgExtConfig.dsc
  have been obsoleted by --pcd, so remove it.
  
  Windows:
  ADL-S: BuildFsp.cmd AlderLake /clean
  ADL-P: BuildFsp.cmd AlderLake /clean
  MTL:   BuildFsp.cmd MeteorLake /clean
  
  Ubuntu:
  ADL-S: BuildFsp.sh AlderLake GCC -clean
  ADL-P: BuildFsp.sh AlderLake GCC -clean
  MTL:   BuildFsp.sh MeteorLake GCC -clean
  
  Hsd-es-id: 1508447047
  [
  Change-Id: Ib1402aa8cf7cc6682670c1a6badb4cfa006cf650
  Original commit hash: fca5d985921cef8234b110f521e9439ed08fe229
  
  AlderLakeFspBinPkg/.gitignore
  AlderLakeFspBinPkg/FspPkgPcdShare.dsc
  AlderLakeFspPkg/.gitignore
  AlderLakeFspPkg/BuildFv.cmd
  AlderLakeFspPkg/BuildFv.sh
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 6aac4c6e2de1742dc8c902e1f2bdbaa9b74060b5 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/Bds: Virtual keyboard is still appearing after disabling the virtual keyboard option in bios
  
  - Removed Pcd Check for docking station
  
  [Internal-only]
  Hsd-es-id: 16011556883
  
  Change-Id: I971ad02ba0c6725695b9d6702aad11b53b2139c0
  Original commit hash: 67e03f5fbdf62a6e5cb61e8def0137acd8998d6f
  
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 535dbcaf2416df125d0c9819e2968f91100fc33f 
*********************************************************************************

[ASL], [PCH]

  ClientOneSiliconPkg\Pch\AcpiTables\Dsdt; _STA BIT3 Update
  
  - Update BIT3 in _STA for motherboard resources to meet ACPI specification
  
  [internal-only]
  Hsd-es-id: 14011786272
  
  Change-Id: I2803be46442b50e8e5b31cb49fcd5a6fb238596e
  Original commit hash: b570d39705b323207b376bc38f9ab6b90b2aafb1
  
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioCommunitiesAdl.asl
  ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioCommunitiesTglLp.asl
  ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoI2cController.asl
  ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoSpiController.asl
  ClientOneSiliconPkg/IpBlock/SerialIo/AcpiTables/SerialIoUartHiddenController.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 56fa3fdaebc3d8cb8356ff14d1fba6c2d0eb3c1e 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/VTd Add code to restricted area
  
  Add code of the fix WINRESUME.EFI fails S4 resume with
  STATUS_HIBERNATION_FAILURE to restricted area.
  
  Hsd-es-id: 22011424989
  [
  Change-Id: Ib972dda7d02ecf489e7c8ca463371e295d453f21
  Original commit hash: ebd809091b46b467cebb1c2052cddb35c58d9209
  
  AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c
  AlderLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.inf
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: f3c289b91ed410a132eac5aaf17199d9e6b90537 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [ADL-P] Bios to enable ADL-P LP4x Board configurations as per Board porting sheet 0.8Rev
  
  The only delta changes from 0.7Rev -0.8rev ADL-P Lp4x platform mapping document that impacts Bios is addition of Display IDs.
  1.	In ADL-P platform from EC we have two I/O Expanders (I/O EXP1 & I/O EXP2).
  2.	Below four nets will be moved from I/O EXP1 to I/O EXP2. And These fours bits from the I/O EXP1(IO_0_4 to 7) will be used for Display ID.
  These are moved to EXP2
  UINT8  VirtualBattery :1;     // [12]    - VIRTUAL_BATTERY
  UINT8  VirtualDock    :1;     // [13]    - VIRTUAL_DOCK_DET_N
  UINT8  RetimerBypass  :1;     // [14]    - RETIMER_BYPASS_STRAP
  UINT8  EspiTestCard   :1;     // [15]    - ESPI_TESTCARD_DET
  
  Display Rework Info
  EC I/O    Exp 1	Display
  IO_0_4  (DDI-A)
  0	eDP
  1	MIPI
  IO_0_5  (DDI-B Int Disp)
  0	eDP
  1	MIPI
  IO_0_6  (DDI-B Int/Ext Disp)
  0	Internal Display
  1	External Display
  IO_0_7 (RFU)
  0	Reserved
  1	Reserved
  
  Hsd-es-id: 16011853109
  [
  Change-Id: I9cb38891ed4300b7fde473b84b7735e353d13a3f
  Original commit hash: 6160cf789927f7b40b711b16e66a70b76bac53e3
  
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
  AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: e39e1c107237ae5602262ba8b358cf3972e1d4ee 
*********************************************************************************

[SiliconPkg]

  ServerSiliconPkg/Iio/PeiIioInitLib: [GNR] Skip PCH related code when running on IBL - part 5
  
  As PCH doesn't exist in GnrSrf and IBL will be used to boot the platform.
  All PCH related code in PeiIioInitLib should be skipped.
  
  Remove unused code.
  
  Also fixing linking issue by adding ConfigBlockLib in PeiPchAdrLib.inf.
  
  Hsd-es-id: 18013225288
  
  [internal-only]
  
  Change-Id: I8c3358c0234d3dde0b10411708c38dd8a5b2e130
  Original commit hash: f86abc33bb39736b90a34bbe8421049441488b1d
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPchAdrLib/PeiPchAdrLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 30717021abb4633f1c8e41a9966ec77b5a59a384 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  ADL-M RVP Porting
  
  Added BoardId's and SkuId's for ADL-M boards
  
  Hsd-es-id: 16011763950
  
  [
  Change-Id: I99ca5476d3261fd1ebcb500a848d2210c2d61eb0
  Original commit hash: 57de7f5921913d0aac3281448e9ee06686997fed
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/Include/PlatformBoardId.h
  AlderLakePlatSamplePkg/Include/PlatformBoardId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: a4436d465927018095172144cfabfefc041be6e3 
*********************************************************************************

[PlatformPkg]

  Revert "Support both integrated TYPE-C and Discrete Type-C combination by both build time and BIOS boot time - phase 2"
  
  This reverts commit e687d8cfa28bdb33ff31a65801625dd9548b1d13.
  
  Hsd-es-id: N/A
  [
  Change-Id: Ie4fb02257ec6c00049d13b31d8fcd68618753a08
  Original commit hash: 637552645a33a754f805e1dd55316a9b32613c1b
  
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/ItbtPcieRpLib.c
  ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
  ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ecba68e78243a487994d60c0d3318b06bc8e2e63 
*********************************************************************************

[BoardPkg], [ASL]

  ADL-S: remove _L73 method definition
  
  In ADL-S platform, auto wake issue has been reported from S5 (10sec pwrbtn
  override) due to improper termination of C10_wake pin. BIOS is required to
  disable CPU_wake_en (GPE0_EN_115) to workaround the issue. Previously, BIOS
  RCR 14011525154 configured C10_WAKE GPIO pin termination to 20k pull down,
  so it wouldn't generate interrupt. Here, we additionally remove _L73 method
  definition to avoid OS enable CPU_WAKE_EN.
  
  Hsd-es-id: N/A
  
  Change-Id: Ifdea1ec4dcfe83766825b36863c8fa707cb6980c
  Original commit hash: c840d3b8ac43a4f06f2dbc7afbcf6251cb9f2bd0
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 16a8b56d1ed007b8030383d0a0642c153eeea929 
*********************************************************************************

[PlatformPkg]

  ADL: Blank display observed after booting to OS
  
  Reverting change causing Sx failure
  
  Revert "ADL: BIOS to remove the option to disable C6DRAM Mcheck - Disaggregate MCHECK flow with C6DRAM"
  This reverts commit ae7b9f1109fcbb7c724bf6e68703e8d69eebd358.
  
  Hsd-es-id: 16011917353
  [internal-only]
  Change-Id: I32ee8a7d850cbd3e87155d7077491be14fd0fb38
  Original commit hash: e3d7c771ef48f90b180a81b9157ab4e2bb4ee5fb
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9534c099063961b042d3f999422062ad280777cc 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL-S][A0]- Dekel Recipe update for PEG60 to resolve DMI_PMREQ_TIMEOUT issue"
  
  This reverts commit 5ce9ee09140312657c9fc949a0d6f70fafce8c7c.
  
  see link is getting dropped after booting to OS
  Hsd-es-id: NA
  Change-Id: I97722c7010b9f57087124fb14b21cee9beeed33e
  Original commit hash: 3f924906b3ea6c0a8717f6288b17e215f12a83fd
  
  ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7eae3f1a1e33eeea48b5e2b3d17ba7dc0af7b012 
*********************************************************************************

[SiliconPkg], [SA]

  ClientOneSiliconPkg/P2Sb: P2SB support for IOE die
  
  1. Add functions to support for IOE P2SB controller in PeiMtlSocInitLib. Pch and IOE P2SB would have different initialization and PID.
  2. Support IOE P2SB to check exists or not. IOE is not supported in all MTL sku.
  3. Allocate regbar above 4G for IOE P2SB. The PCH P2SB remains orginal value.
  4. Reserve 1GB MMIO space from PhysicalAddressLimit for IOE and PCH P2SB usage for MeteorLake.
  
  Hsd-es-id: 16011430321
  Change-Id: If8de58c5584b310d13de5e83755ebf082aa27160
  Original commit hash: c46d6d1f1ce5a1d21001e4f1743de22c06dce56b
  
  ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
  ClientOneSiliconPkg/Fru/AdlPch/Include/Library/ReserveMmio64SizeFruLib.h
  ClientOneSiliconPkg/Fru/AdlPch/Library/ReserveMmio64SizeFruLib/ReserveMmio64SizeFruLib.c
  ClientOneSiliconPkg/Fru/AdlPch/Library/ReserveMmio64SizeFruLib/ReserveMmio64SizeFruLib.inf
  ClientOneSiliconPkg/Include/Library/PeiDxeSmmReserveMmio64SizeLib.h
  ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
  ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
  ClientOneSiliconPkg/Library/PeiDxeSmmReserveMmio64SizeLib/PeiDxeSmmReserveMmio64SizeLib.c
  ClientOneSiliconPkg/Library/PeiDxeSmmReserveMmio64SizeLib/PeiDxeSmmReserveMmio64SizeLib.inf
  ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: b180c4cb3fc7cbdbd6c51a56197300539bfd1ef9 
*********************************************************************************

[PlatformPkg]

  [ADL-S] Fixing KW issue
  
  KW issues fixed:
  #9268 and #9269 Pointer checked for NULL may be dereferenced later
  
  Hsd-es-id: 22011496008
  [internal-only]
  
  Change-Id: Ie9ca33ab4eb5c6921b3d94af3be1c70558fae993
  Original commit hash: 9acda22c895aad0a6af40d9509bfed5b89c6d6ec
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 553e31949f70fe9000dbc0925a29c0ddc313639e 
*********************************************************************************

[PlatformPkg]

  [HstiIhvDxe] HSTI PCR 7 Initialization active PCR fix
  
  Although the TPM may support multiple PCRs banks, not all the banks might be
  active. Moreover the firmware could potentially have a different set of
  supported hashing algorithms, changing the active PCRs at runtime.
  
  The HSTI test case should only check the active and supported PCR banks for
  initialization.
  
  Additionally the MeasuredBootEnforcement code was refactored, modularizing
  each tests case into a separate functions.
  
  Added usage of EDK help function for TPM Hash.
  
  Hsd-es-id: 22011490079
  Internal only:
  Ported from TGL: f3b84a95d496104afeae88a64e29f832471e8fcc
  
  Change-Id: Id6342a0392ba035692cbbbb63b9a2df5d61ca1f6
  Original commit hash: e0027aa3ba9e6b8eab2eb02849393c42cb0c2720
  
  AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
  AlderLakePlatSamplePkg/Include/HstiFeatureBit_1_1a.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 728693135eeb30156bebb9e452aff74208bfb31b 
*********************************************************************************

[SiliconPkg]

  EBG/UART: Disable SerialIO UART power gating by default.
  
  EBG UART has power gating disabled by default.
  
  Hsd-es-id: https://hsdes.intel.com/appstore/article/#/18011939907
  [
  Change-Id: I9ebf165f319d57d2d1156ff00a84e44d3dfa5128
  Original commit hash: f86dc50ec1c0d6ddf9e2afc709b61a18d13cb59d
  
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 7fc8cb2860865f67debf637c7cfdaef1d6b83dec 
*********************************************************************************

[SiliconPkg]

  IpBlock/MemoryInit/Adl:[22011432923] Merge IMR Update from TGL MRC v0.4.11.3 for S3 resume and MRC Fastboot flows
  
  [Issue/Feature Description]
  System is not able to successfully complete S3 resume flow where IMR has changed since the initial MRC training.
  [Root Cause]
  ME Stolen size and IMR Alignment may change in MRC Fast Boot flow, which causes hang in S3 resume flow due to BIOS allocating different area for IMRs.
  [Resolution]
  Adding function MrcUpdateSavedMCValues() to perform update of MeStolenSize and ImrAlignment during MRC Fastboot flows, and last SAGV point only.
  [Internal-only]
  
  Hsd-es-id: 22011432973
  Change-Id: Ifd6c7c7885009abce8b2e5954d3e0050fb76df03
  Original commit hash: 28e342136995a4af296e2b7bf4c0a94b7d87c6e9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 2b41d1ddd798e87e3999442bc86569562155cb25 
*********************************************************************************

[PlatformPkg]

  MeExtMeasurement:[ADL] CSME Configuration Event Bit changes according to the updated FAS
  
  Changed CSME Configuration Event related bits and did necessary code
  changes according to updated CSME Measured Boot FAS 0.92
  
  Hsd-es-id: 16011886697
  [
  Change-Id: Ia4854d3d2b36870ac5f06e2e828c476762314230
  Original commit hash: 69bf62610015a6bb9808d13c45c688899b5bac2c
  
  AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
  AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: bfca738ed7108648d2356b61ce090bca32b785c0 
*********************************************************************************

[PlatformPkg], [PCH]

  [ClientOneSiliconPkg]: BIOS tries to access SiPolicy  in PchP2Sb.c causing assert
  
  HsleWorkaround is a Post mem config variable which was accessed in Pre mem. Removing the variable from the SiConfig.
  
  Hsd-es-id: 16011824651
  [
  Change-Id: I9c546969600aefee1edfc0a30959bb58a633859e
  Original commit hash: 97a045d2a00bf54c409ab2a05848355b0c6afabf
  
  AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 6fb38a51b0e149359fed02180428de300020c347 
*********************************************************************************

[PlatformPkg]

  [HSD-ES][client_platf][integration_step_event][14011454535][ADL-S ADL-M ADL-P | DDR4 DDR5 LP4 LP5] Row Hammer Mitigation A/B/J step
  
  [Issue/Feature Description]
  Add Row Hammer support and new BIOS setup options.
  - Refresh2X
  - REFRESH_PANIC_WM/ REFRESH_OEMx_WM
  - {RFM, pTRR}
  
  BIOS Option
  Intel Advanced Menu
  Memory Configuration
  Row Hammer SELECT
  Disable
  Enable Row Hammer RFM; Fallback to PTRR [Default]
  Enable Row Hammer PTRR
  Row Hammer 2x Refresh
  REFRESH_PANIC_WM     [1-9]
  REFRESH_OEMx_WM        [1-8]
  
  User can enable Refresh2X.
  Besides that, user can enable RFM which might fallback to PTRR, or enable PTRR only.
  
  New items in MEMORY_CONFIGURATION PPI:
  RhSelect
  McRefresh2X
  Lfsr0Mask
  Lfsr1Mask
  RefreshPanicWm
  RefreshHpWm
  
  [Impacted Platform]
  All ADL.
  
  Hsd-es-id: 14011454535
  [
  Change-Id: I24fa34af6584b33a62b8b5734ac6b3007ce2c475
  Original commit hash: 707371a98fc70c8b71ecd9183f0c2309b2ff656a
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Exxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdl1Fxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlExxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterAdlFxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Exxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl1Fxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlExxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdlFxxx.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f3678be96a7aa78ddd9b880653cb35910057faa3 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][14012580575][ADL-S | DDR5][Update Save/Restore registers for B0 stepping]
  
  Description:
  Update Save/Restore function to support B0 registers.
  
  Additional changes:
  - B0 fixes in UpdateCompGlobalOffset() and UpdateSampOdtTiming()
  - MiniBios: use correct SlotStatus for DDR5 memory down case - ch2/3 should be not populated
  
  Hsd-es-id: 14012580575
  [
  Change-Id: I4ea38f1295cb708bc7ca1ae57303c7f06e85016d
  Original commit hash: 46c177cbfd8821002d831648830024d4fed3b328
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: e567330e9b3df4bf81bce27b03f2f530309b594c 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  AlderLakePlatSamplePkg/OneClickRecovery: One Click Recovery feature
  
  Add One Click Recovery(OCR) Feature.  This feature supports a single out of band to boot
  a recovery appliction via AMT. Recovery options can be windows recovery,
  PBA or HTTPS boot.
  - Update SMBIOS table 130 with platform supported OCR capabilities
  - Send AMT available boot options(WinRe, PBA) to AMT
  - Send AMT enabled Boot Option Type aviable for OCR
  - Setup OCR Boot Option to launch if requested by AMT
  
  [
  Hsd-es-id: 2209163693
  Change-Id: I8ad10de231f17e9b103ad4fefe03255b4b0fb275
  Original commit hash: bf5d01257357b1746a4c6bceac73aa932e68301e
  
  AlderLakeBoardPkg/BoardPkg.dsc
  AlderLakeBoardPkg/BoardPkg.fdf
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryFileSupport.c
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
  AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h
  AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
  AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
  AlderLakePlatSamplePkg/Include/OemSetup.h
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
  AlderLakePlatSamplePkg/PlatformPkg.dec
  AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
  AlderLakePlatSamplePkg/Setup/AmtSetup.uni
  AlderLakePlatSamplePkg/Setup/MeSetup.c
  AlderLakePlatSamplePkg/Setup/Setup.inf
  AlderLakePlatSamplePkg/Setup/SetupId.h
  ClientOneSiliconPkg/Include/AsfMsgs.h
  ClientOneSiliconPkg/Include/IntelAsfExtensions.h
  ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
  ClientOneSiliconPkg/Include/MeSmbios.h
  ClientOneSiliconPkg/Include/Protocol/AsfProtocol.h
  ClientOneSiliconPkg/Include/Protocol/OneClickRecoveryProtocol.h
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.c
  ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
  ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosType130.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 88c21860e1b52fb107839e341ea98f3617bb6eba 
*********************************************************************************

[SiliconPkg]

  [HSD-ES][client_platf][integration_step_event][22010445499][ADL-S | DDR4] Read Voltage Centering 2D Training
  
  Enable the Read Voltage Centering 2D step for Matched Rx (DDR4 / LP4)
  Includes Analog VOC (Voltage Offset Cancellation) Per Bit
  
  Hsd-es-id: 22010445499
  [
  Change-Id: I8340735bbec56aa1ef5ce43277624ee297e1537e
  Original commit hash: 7659ce00afe4cef6ce26ee53f3a6245b503f9627
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: cda64c7237be768ab3077d7adb73e86da30fe804 
*********************************************************************************

[CPU]

  [ADL-S] Fixing KW issue
  
  KW issue #8317, #8325, #8367 and #8391 Array index out of bounds
  
  Hsd-es-id: 22011451246
  [internal-only]
  
  Change-Id: Iccfbfd3ce6114e4be1c67de2c3bcc658875060d0
  Original commit hash: c1724fd4bd1fecd625f28421d217320be7c792ff
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 72a9ede88c762db77d8d74a6512dc92c4438e2d1 
*********************************************************************************

[SiliconPkg]

  Revert "Revert "[MCHECK] - BIOS write wrong value to MSR 0x304
  - Corrected the MCHECK Address Calculation.
  - BIOS Structure should be aligned to 4K." This reverts commit ee5856f639f3c1f83ff2f6a84911ef05814f8f4f.  - OS Preload is failing because of this Structure alignment.    To unlock 881 config, we are reverting the change."
  
  This reverts commit 24e6baf5f26657e0b11900f795701f7d23c8b6d5.
  
  Hsd-es-id: 16011814119
  
  Change-Id: I75d3da12216b9ddeb63e0f3d98883bf0f24d90d7
  Original commit hash: 00b1ad2793109ebea1c9a9ff3ef0ae30f2a81693
  
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 6572e27bcd01025ced5827e6e726ce159bee0388 
*********************************************************************************

[PlatformPkg]

  AlderLakePlatSamplePkg/CapsuleUpdate: [ADL-S][Security] Bios standalone Seamless Capsule upgrade and downgrade is failing from OS/EFI
  
  1. Enlarge PeiMemory size for Capsule/Recovery process usage.
  2. Install SecurityFv in Recovery path.
  3. Clean up/Sync up condition check and flow control in PlatformInitRecoveryPei.c by this chance.
  
  Hsd-es-id: 16011715685
  [
  Change-Id: I9e1b25ae152b456d64102a198804122bfbc3a8e7
  Original commit hash: b80d1cc828a0511a7b9f6564735ef0e0652f7a8d
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 47fe7db7e047fcfeab6a9880404cddf3ebd3aade 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Remove all the gEfi prefix from Guid names on PlatSamplePkg and BoardPkg dec files
  
  1. Remove gEfi prefix from Guid names that defined in PlatformPkg.dec and BoardPkg.dec on AlderLake.
  2. Remove gEfiMeBiosExtensionSetupGuid from PlatformPkg.dec and change all gEfiMeBiosExtensionSetupGuid to gMeBiosExtensionSetupGuid except Intel\AlderLakePlatSamplePkg\InternalOnly\Wfu .
  
  Hsd-es-id: 1508162725
  Change-Id: I31000faad3e6bf6b4fb36566fe94ba7bdcc24072
  Original commit hash: 35f3e71692819dcc9e53ad91249266bc8e631bd9
  
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  AlderLakeBoardPkg/BoardPkg.dec
  AlderLakeBoardPkg/BoardPkgPcdInit.dsc
  AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
  AlderLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf
  AlderLakePlatSamplePkg/EC/EC.c
  AlderLakePlatSamplePkg/EC/EC.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
  AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
  AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
  AlderLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.inf
  AlderLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.c
  AlderLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
  AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
  AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
  AlderLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
  AlderLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
  AlderLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
  AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
  AlderLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.inf
  AlderLakePlatSamplePkg/Include/Protocol/EcAccess.h
  AlderLakePlatSamplePkg/Include/Protocol/EfiUsbFnIo.h
  AlderLakePlatSamplePkg/Include/RstFeaturesVariable.h
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
  AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
  AlderLakePlatSamplePkg/Library/SmmPchLib/SmmPchLib.inf
  AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
  AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
  AlderLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
  AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
  AlderLakePlatSamplePkg/PlatformPkg.dec
  AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.c
  AlderLakePlatSamplePkg/Telemetry/CsmeHealthDxe/CsmeHealthDxe.inf
  AlderLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
  AlderLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.inf
  AlderLakePlatSamplePkg/Telemetry/Include/Pi/TelemetryHob.h
  AlderLakePlatSamplePkg/Telemetry/Include/Protocol/TelemetryAdapterInformation.h
  AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
  AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.inf
  AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c
  AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.c
  AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryFviLib/DxeTelemetryFviLib.inf
  AlderLakePlatSamplePkg/Telemetry/Library/PeiTelemetryFviLib/PeiTelemetryFvilib.c
  AlderLakePlatSamplePkg/Telemetry/Library/PeiTelemetryFviLib/PeiTelemetryFvilib.inf
  AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.c
  AlderLakePlatSamplePkg/Telemetry/MotherBoardHealthDxe/MotherBoardHealthDxe.inf
  AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.c
  AlderLakePlatSamplePkg/Telemetry/MrcHealthDxe/MrcHealthDataInit.inf
  AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c
  AlderLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.inf
  AlderLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.inf
  AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf
  AlderLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c
  AlderLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

################################################################################

Report Summary: Backstop found 36 suspect commits for review 

Warnings Found:
  Commit: ff1d30e    --Commit Message Contains Key Word: prt
  Commit: 2b1a252    --Commit Message Contains Key Word: prt
  Commit: 07317f9    --Commit Message Contains Key Word: revert
  Commit: d711ce1    --Commit Message Contains Key Word: internal
  Commit: d711ce1    --Commit Message Contains Key Word: sku
  Commit: b7e1696    --Commit Message Contains Key Word: future
  Commit: 6b105a9    --Commit Message Contains Key Word: revert
  Commit: 7b3ec99    --Commit Message Contains Key Word: revert
  Commit: 275f069    --Commit Message Contains Key Word: HW
  Commit: 277bea3    --Commit Message Contains Key Word: bypass
  Commit: 277bea3    --Commit Message Contains Key Word: step
  Commit: 277bea3    --Commit Message Contains Key Word: stepping
  Commit: 189c6fa    --Commit Message Contains Key Word: restricted
  Commit: c1ffea1    --Commit Message Contains Key Word: sku
  Commit: 6aac4c6    --Commit Message Contains Key Word: internal
  Commit: 535dbca    --Commit Message Contains Key Word: internal
  Commit: 56fa3fd    --Commit Message Contains Key Word: restricted
  Commit: f3c289b    --Commit Message Contains Key Word: bypass
  Commit: f3c289b    --Commit Message Contains Key Word: internal
  Commit: e39e1c1    --Commit Message Contains Key Word: internal
  Commit: 3071702    --Commit Message Contains Key Word: sku
  Commit: a4436d4    --Commit Message Contains Key Word: revert
  Commit: ecba68e    --Commit Message Contains Key Word: Workaround
  Commit: 16a8b56    --Commit Message Contains Key Word: revert
  Commit: 16a8b56    --Commit Message Contains Key Word: internal
  Commit: 9534c09    --Commit Message Contains Key Word: revert
  Commit: 7eae3f1    --Commit Message Contains Key Word: sku
  Commit: b180c4c    --Commit Message Contains Key Word: internal
  Commit: 553e319    --Commit Message Contains Key Word: internal
  Commit: 7286931    --Commit Message Contains Key Word: http
  Commit: 7fc8cb2    --Commit Message Contains Key Word: internal
  Commit: 2b41d1d    --Commit Message Contains Oem: NEC
  Commit: bfca738    --Commit Message Contains Key Word: Workaround
  Commit: 6fb38a5    --Commit Message Contains Key Word: step
  Commit: f3678be    --Commit Message Contains Key Word: step
  Commit: f3678be    --Commit Message Contains Key Word: stepping
  Commit: e567330    --Commit Message Contains Key Word: http
  Commit: 88c2186    --Commit Message Contains Key Word: step
  Commit: cda64c7    --Commit Message Contains Key Word: internal
  Commit: 72a9ede    --Commit Message Contains Key Word: revert
  Commit: 6572e27    --Commit Message Contains Key Word: security
  Commit: 47fe7db    --Commit Message Contains Key Word: internal
