From 185690fc97c1d216b8398f0af6ae99340b46d846 Mon Sep 17 00:00:00 2001
From: Eric <Eric_LC_Chen@wiwynn.com>
Date: Tue, 5 Mar 2024 10:57:35 +0800
Subject: [PATCH 1007/1022] ARM: dts: aspeed: yosemite4: Revise i2c duty cycle

To meet 400kHz-i2c clock low time spec (> 1.3 us)
Revise duty cycle SMB11 and SMB16 to 40:60.

https://lore.kernel.org/all/20240312061556.496605-23-Delphine_CC_Chiu@wiwynn.com/
---
 arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
index 15d1b9265749..42a96bc383dd 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-facebook-yosemite4.dts
@@ -789,6 +789,7 @@ &i2c10 {
 	#size-cells = <0>;
 	status = "okay";
 	bus-frequency = <400000>;
+        i2c-clk-high-min-percent = <40>;
 	i2c-mux@74 {
 		compatible = "nxp,pca9544";
 		reg = <0x74>;
@@ -1311,6 +1312,7 @@ &i2c15 {
 	status = "okay";
 	multi-master;
 	bus-frequency = <400000>;
+        i2c-clk-high-min-percent = <40>;
 
 	mctp@10 {
 		compatible = "mctp-i2c-controller";
-- 
2.44.2

