
Loading design for application trce from file motorcontrollerfinal_controller.ncd.
Design name: SPI_loopback_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2
Fri Apr 14 11:26:19 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.822ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i1  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i0

   Delay:              24.789ns  (35.3% logic, 64.7% route), 14 logic levels.

 Constraint Details:

     24.789ns physical path delay SPI_I/SLICE_70 to SLICE_1373 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 0.822ns

 Physical Path Details:

      Data path SPI_I/SLICE_70 to SLICE_1373:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C5A.CLK to      R10C5A.Q0 SPI_I/SLICE_70 (from clkout_c)
ROUTE         4     4.291      R10C5A.Q0 to      R10C2A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.795      R10C2A.B1 to     R10C2A.FCO SPI_I/SLICE_32
ROUTE         1     0.000     R10C2A.FCO to     R10C2B.FCI SPI_I/n18611
FCITOFCO_D  ---     0.317     R10C2B.FCI to     R10C2B.FCO SPI_I/SLICE_31
ROUTE         1     0.000     R10C2B.FCO to     R10C2C.FCI SPI_I/n18612
FCITOFCO_D  ---     0.317     R10C2C.FCI to     R10C2C.FCO SPI_I/SLICE_30
ROUTE         1     0.000     R10C2C.FCO to     R10C2D.FCI SPI_I/n18613
FCITOFCO_D  ---     0.317     R10C2D.FCI to     R10C2D.FCO SPI_I/SLICE_29
ROUTE         1     0.000     R10C2D.FCO to     R10C3A.FCI SPI_I/n18614
FCITOFCO_D  ---     0.317     R10C3A.FCI to     R10C3A.FCO SPI_I/SLICE_28
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI SPI_I/n18615
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SPI_I/SLICE_27
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI SPI_I/n18616
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SPI_I/SLICE_26
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI SPI_I/n18617
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SPI_I/SLICE_25
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI SPI_I/n18618
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SPI_I/SLICE_24
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI SPI_I/n18619
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SPI_I/SLICE_23
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI SPI_I/n18620
FCITOF1_DE  ---     1.298     R10C4C.FCI to      R10C4C.F1 SPI_I/SLICE_22
ROUTE         1     4.074      R10C4C.F1 to      R13C7C.B1 SPI_I/n3359
CTOF_DEL    ---     0.923      R13C7C.B1 to      R13C7C.F1 SPI_I/SLICE_1018
ROUTE         2     3.216      R13C7C.F1 to     R12C13A.D1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.923     R12C13A.D1 to     R12C13A.F1 SPI_I/SLICE_1415
ROUTE        11     4.461     R12C13A.F1 to     R10C9A.LSR SPI_I/n12597 (to clkout_c)
                  --------
                   24.789   (35.3% logic, 64.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R10C5A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R10C9A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.917ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i43  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i15  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i14

   Delay:              24.694ns  (35.4% logic, 64.6% route), 14 logic levels.

 Constraint Details:

     24.694ns physical path delay SPI_I/SLICE_70 to SLICE_1265 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 0.917ns

 Physical Path Details:

      Data path SPI_I/SLICE_70 to SLICE_1265:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C5A.CLK to      R10C5A.Q0 SPI_I/SLICE_70 (from clkout_c)
ROUTE         4     4.291      R10C5A.Q0 to      R10C2A.B1 SPI_I/recv_buffer_55
C1TOFCO_DE  ---     1.795      R10C2A.B1 to     R10C2A.FCO SPI_I/SLICE_32
ROUTE         1     0.000     R10C2A.FCO to     R10C2B.FCI SPI_I/n18611
FCITOFCO_D  ---     0.317     R10C2B.FCI to     R10C2B.FCO SPI_I/SLICE_31
ROUTE         1     0.000     R10C2B.FCO to     R10C2C.FCI SPI_I/n18612
FCITOFCO_D  ---     0.317     R10C2C.FCI to     R10C2C.FCO SPI_I/SLICE_30
ROUTE         1     0.000     R10C2C.FCO to     R10C2D.FCI SPI_I/n18613
FCITOFCO_D  ---     0.317     R10C2D.FCI to     R10C2D.FCO SPI_I/SLICE_29
ROUTE         1     0.000     R10C2D.FCO to     R10C3A.FCI SPI_I/n18614
FCITOFCO_D  ---     0.317     R10C3A.FCI to     R10C3A.FCO SPI_I/SLICE_28
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI SPI_I/n18615
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SPI_I/SLICE_27
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI SPI_I/n18616
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SPI_I/SLICE_26
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI SPI_I/n18617
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SPI_I/SLICE_25
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI SPI_I/n18618
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SPI_I/SLICE_24
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI SPI_I/n18619
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SPI_I/SLICE_23
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI SPI_I/n18620
FCITOF1_DE  ---     1.298     R10C4C.FCI to      R10C4C.F1 SPI_I/SLICE_22
ROUTE         1     4.074      R10C4C.F1 to      R13C7C.B1 SPI_I/n3359
CTOF_DEL    ---     0.923      R13C7C.B1 to      R13C7C.F1 SPI_I/SLICE_1018
ROUTE         2     3.216      R13C7C.F1 to     R12C13A.D1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.923     R12C13A.D1 to     R12C13A.F1 SPI_I/SLICE_1415
ROUTE        11     4.366     R12C13A.F1 to     R8C11D.LSR SPI_I/n12597 (to clkout_c)
                  --------
                   24.694   (35.4% logic, 64.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R10C5A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1265:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R8C11D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.005ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PWM_I_M1/free_19  (from pwm_clk +)
   Destination:    FF         Data in        COM_I_M1/MospairC_i1  (to clkout_c +)

   Delay:              17.422ns  (21.4% logic, 78.6% route), 4 logic levels.

 Constraint Details:

     17.422ns physical path delay PWM_I_M1/SLICE_1020 to SLICE_697 meets
     26.316ns delay constraint less
      7.457ns skew and
      0.432ns DIN_SET requirement (totaling 18.427ns) by 1.005ns

 Physical Path Details:

      Data path PWM_I_M1/SLICE_1020 to SLICE_697:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R16C8D.CLK to      R16C8D.Q0 PWM_I_M1/SLICE_1020 (from pwm_clk)
ROUTE         8    10.313      R16C8D.Q0 to      R8C28C.D1 free_m1
CTOF_DEL    ---     0.923      R8C28C.D1 to      R8C28C.F1 SLICE_698
ROUTE         2     1.043      R8C28C.F1 to      R8C28C.C0 n21574
CTOF_DEL    ---     0.923      R8C28C.C0 to      R8C28C.F0 SLICE_698
ROUTE         2     2.342      R8C28C.F0 to      R7C28D.B0 n2821
CTOF_DEL    ---     0.923      R7C28D.B0 to      R7C28D.F0 SLICE_697
ROUTE         1     0.000      R7C28D.F0 to     R7C28D.DI0 COM_I_M1/n18809 (to clkout_c)
                  --------
                   17.422   (21.4% logic, 78.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to PWM_I_M1/SLICE_1020:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R4C16C.CLK clkout_c
REG_DEL     ---     0.955     R4C16C.CLK to      R4C16C.Q0 SLICE_451
ROUTE        29     6.502      R4C16C.Q0 to     R16C8D.CLK pwm_clk
                  --------
                   16.434   (5.8% logic, 94.2% route), 1 logic levels.

      Destination Clock Path OSCInst0 to SLICE_697:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R7C28D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.034ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i42  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i1  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i0

   Delay:              24.577ns  (35.6% logic, 64.4% route), 14 logic levels.

 Constraint Details:

     24.577ns physical path delay SPI_I/SLICE_55 to SLICE_1373 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.034ns

 Physical Path Details:

      Data path SPI_I/SLICE_55 to SLICE_1373:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C8D.CLK to      R12C8D.Q1 SPI_I/SLICE_55 (from clkout_c)
ROUTE         4     4.079      R12C8D.Q1 to      R10C2A.A1 SPI_I/recv_buffer_54
C1TOFCO_DE  ---     1.795      R10C2A.A1 to     R10C2A.FCO SPI_I/SLICE_32
ROUTE         1     0.000     R10C2A.FCO to     R10C2B.FCI SPI_I/n18611
FCITOFCO_D  ---     0.317     R10C2B.FCI to     R10C2B.FCO SPI_I/SLICE_31
ROUTE         1     0.000     R10C2B.FCO to     R10C2C.FCI SPI_I/n18612
FCITOFCO_D  ---     0.317     R10C2C.FCI to     R10C2C.FCO SPI_I/SLICE_30
ROUTE         1     0.000     R10C2C.FCO to     R10C2D.FCI SPI_I/n18613
FCITOFCO_D  ---     0.317     R10C2D.FCI to     R10C2D.FCO SPI_I/SLICE_29
ROUTE         1     0.000     R10C2D.FCO to     R10C3A.FCI SPI_I/n18614
FCITOFCO_D  ---     0.317     R10C3A.FCI to     R10C3A.FCO SPI_I/SLICE_28
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI SPI_I/n18615
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SPI_I/SLICE_27
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI SPI_I/n18616
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SPI_I/SLICE_26
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI SPI_I/n18617
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SPI_I/SLICE_25
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI SPI_I/n18618
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SPI_I/SLICE_24
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI SPI_I/n18619
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SPI_I/SLICE_23
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI SPI_I/n18620
FCITOF1_DE  ---     1.298     R10C4C.FCI to      R10C4C.F1 SPI_I/SLICE_22
ROUTE         1     4.074      R10C4C.F1 to      R13C7C.B1 SPI_I/n3359
CTOF_DEL    ---     0.923      R13C7C.B1 to      R13C7C.F1 SPI_I/SLICE_1018
ROUTE         2     3.216      R13C7C.F1 to     R12C13A.D1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.923     R12C13A.D1 to     R12C13A.F1 SPI_I/SLICE_1415
ROUTE        11     4.461     R12C13A.F1 to     R10C9A.LSR SPI_I/n12597 (to clkout_c)
                  --------
                   24.577   (35.6% logic, 64.4% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R12C8D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R10C9A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i1  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i5  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i4

   Delay:              24.488ns  (35.7% logic, 64.3% route), 14 logic levels.

 Constraint Details:

     24.488ns physical path delay SPI_I/SLICE_81 to SLICE_1110 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.123ns

 Physical Path Details:

      Data path SPI_I/SLICE_81 to SLICE_1110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R13C4A.CLK to      R13C4A.Q0 SPI_I/SLICE_81 (from clkout_c)
ROUTE         4     4.212      R13C4A.Q0 to      R10C5A.B1 SPI_I/recv_buffer_13
C1TOFCO_DE  ---     1.795      R10C5A.B1 to     R10C5A.FCO SPI_I/SLICE_70
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI SPI_I/n18646
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SPI_I/SLICE_69
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI SPI_I/n18647
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SPI_I/SLICE_68
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI SPI_I/n18648
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SPI_I/SLICE_67
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI SPI_I/n18649
FCITOFCO_D  ---     0.317     R10C6A.FCI to     R10C6A.FCO SPI_I/SLICE_66
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI SPI_I/n18650
FCITOFCO_D  ---     0.317     R10C6B.FCI to     R10C6B.FCO SPI_I/SLICE_65
ROUTE         1     0.000     R10C6B.FCO to     R10C6C.FCI SPI_I/n18651
FCITOFCO_D  ---     0.317     R10C6C.FCI to     R10C6C.FCO SPI_I/SLICE_64
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI SPI_I/n18652
FCITOFCO_D  ---     0.317     R10C6D.FCI to     R10C6D.FCO SPI_I/SLICE_63
ROUTE         1     0.000     R10C6D.FCO to     R10C7A.FCI SPI_I/n18653
FCITOFCO_D  ---     0.317     R10C7A.FCI to     R10C7A.FCO SPI_I/SLICE_62
ROUTE         1     0.000     R10C7A.FCO to     R10C7B.FCI SPI_I/n18654
FCITOFCO_D  ---     0.317     R10C7B.FCI to     R10C7B.FCO SPI_I/SLICE_61
ROUTE         1     0.000     R10C7B.FCO to     R10C7C.FCI SPI_I/n18655
FCITOF1_DE  ---     1.298     R10C7C.FCI to      R10C7C.F1 SPI_I/SLICE_60
ROUTE         1     3.264      R10C7C.F1 to      R14C5C.D1 SPI_I/n3455
CTOF_DEL    ---     0.923      R14C5C.D1 to      R14C5C.F1 SPI_I/SLICE_1019
ROUTE         2     3.570      R14C5C.F1 to     R12C17B.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.923     R12C17B.D1 to     R12C17B.F1 SPI_I/SLICE_1369
ROUTE        11     4.695     R12C17B.F1 to    R17C11C.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.488   (35.7% logic, 64.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R13C4A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R17C11C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i42  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m2_i0_i15  (to clkout_c +)
                   FF                        SPI_I/speed_set_m2_i0_i14

   Delay:              24.482ns  (35.7% logic, 64.3% route), 14 logic levels.

 Constraint Details:

     24.482ns physical path delay SPI_I/SLICE_55 to SLICE_1265 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.129ns

 Physical Path Details:

      Data path SPI_I/SLICE_55 to SLICE_1265:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C8D.CLK to      R12C8D.Q1 SPI_I/SLICE_55 (from clkout_c)
ROUTE         4     4.079      R12C8D.Q1 to      R10C2A.A1 SPI_I/recv_buffer_54
C1TOFCO_DE  ---     1.795      R10C2A.A1 to     R10C2A.FCO SPI_I/SLICE_32
ROUTE         1     0.000     R10C2A.FCO to     R10C2B.FCI SPI_I/n18611
FCITOFCO_D  ---     0.317     R10C2B.FCI to     R10C2B.FCO SPI_I/SLICE_31
ROUTE         1     0.000     R10C2B.FCO to     R10C2C.FCI SPI_I/n18612
FCITOFCO_D  ---     0.317     R10C2C.FCI to     R10C2C.FCO SPI_I/SLICE_30
ROUTE         1     0.000     R10C2C.FCO to     R10C2D.FCI SPI_I/n18613
FCITOFCO_D  ---     0.317     R10C2D.FCI to     R10C2D.FCO SPI_I/SLICE_29
ROUTE         1     0.000     R10C2D.FCO to     R10C3A.FCI SPI_I/n18614
FCITOFCO_D  ---     0.317     R10C3A.FCI to     R10C3A.FCO SPI_I/SLICE_28
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI SPI_I/n18615
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SPI_I/SLICE_27
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI SPI_I/n18616
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SPI_I/SLICE_26
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI SPI_I/n18617
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SPI_I/SLICE_25
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI SPI_I/n18618
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SPI_I/SLICE_24
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI SPI_I/n18619
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SPI_I/SLICE_23
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI SPI_I/n18620
FCITOF1_DE  ---     1.298     R10C4C.FCI to      R10C4C.F1 SPI_I/SLICE_22
ROUTE         1     4.074      R10C4C.F1 to      R13C7C.B1 SPI_I/n3359
CTOF_DEL    ---     0.923      R13C7C.B1 to      R13C7C.F1 SPI_I/SLICE_1018
ROUTE         2     3.216      R13C7C.F1 to     R12C13A.D1 SPI_I/enable_m2_N_635
CTOF_DEL    ---     0.923     R12C13A.D1 to     R12C13A.F1 SPI_I/SLICE_1415
ROUTE        11     4.366     R12C13A.F1 to     R8C11D.LSR SPI_I/n12597 (to clkout_c)
                  --------
                   24.482   (35.7% logic, 64.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R12C8D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1265:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R8C11D.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i3  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i5  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i4

   Delay:              24.462ns  (34.5% logic, 65.5% route), 13 logic levels.

 Constraint Details:

     24.462ns physical path delay SPI_I/SLICE_54 to SLICE_1110 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.149ns

 Physical Path Details:

      Data path SPI_I/SLICE_54 to SLICE_1110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C9A.CLK to      R12C9A.Q0 SPI_I/SLICE_54 (from clkout_c)
ROUTE         4     4.503      R12C9A.Q0 to      R10C5B.B1 SPI_I/recv_buffer_15
C1TOFCO_DE  ---     1.795      R10C5B.B1 to     R10C5B.FCO SPI_I/SLICE_69
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI SPI_I/n18647
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SPI_I/SLICE_68
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI SPI_I/n18648
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SPI_I/SLICE_67
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI SPI_I/n18649
FCITOFCO_D  ---     0.317     R10C6A.FCI to     R10C6A.FCO SPI_I/SLICE_66
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI SPI_I/n18650
FCITOFCO_D  ---     0.317     R10C6B.FCI to     R10C6B.FCO SPI_I/SLICE_65
ROUTE         1     0.000     R10C6B.FCO to     R10C6C.FCI SPI_I/n18651
FCITOFCO_D  ---     0.317     R10C6C.FCI to     R10C6C.FCO SPI_I/SLICE_64
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI SPI_I/n18652
FCITOFCO_D  ---     0.317     R10C6D.FCI to     R10C6D.FCO SPI_I/SLICE_63
ROUTE         1     0.000     R10C6D.FCO to     R10C7A.FCI SPI_I/n18653
FCITOFCO_D  ---     0.317     R10C7A.FCI to     R10C7A.FCO SPI_I/SLICE_62
ROUTE         1     0.000     R10C7A.FCO to     R10C7B.FCI SPI_I/n18654
FCITOFCO_D  ---     0.317     R10C7B.FCI to     R10C7B.FCO SPI_I/SLICE_61
ROUTE         1     0.000     R10C7B.FCO to     R10C7C.FCI SPI_I/n18655
FCITOF1_DE  ---     1.298     R10C7C.FCI to      R10C7C.F1 SPI_I/SLICE_60
ROUTE         1     3.264      R10C7C.F1 to      R14C5C.D1 SPI_I/n3455
CTOF_DEL    ---     0.923      R14C5C.D1 to      R14C5C.F1 SPI_I/SLICE_1019
ROUTE         2     3.570      R14C5C.F1 to     R12C17B.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.923     R12C17B.D1 to     R12C17B.F1 SPI_I/SLICE_1369
ROUTE        11     4.695     R12C17B.F1 to    R17C11C.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.462   (34.5% logic, 65.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R12C9A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to    R17C11C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i1  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i17  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i16

   Delay:              24.374ns  (35.9% logic, 64.1% route), 14 logic levels.

 Constraint Details:

     24.374ns physical path delay SPI_I/SLICE_81 to SPI_I/SLICE_1116 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.237ns

 Physical Path Details:

      Data path SPI_I/SLICE_81 to SPI_I/SLICE_1116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R13C4A.CLK to      R13C4A.Q0 SPI_I/SLICE_81 (from clkout_c)
ROUTE         4     4.212      R13C4A.Q0 to      R10C5A.B1 SPI_I/recv_buffer_13
C1TOFCO_DE  ---     1.795      R10C5A.B1 to     R10C5A.FCO SPI_I/SLICE_70
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI SPI_I/n18646
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SPI_I/SLICE_69
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI SPI_I/n18647
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SPI_I/SLICE_68
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI SPI_I/n18648
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SPI_I/SLICE_67
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI SPI_I/n18649
FCITOFCO_D  ---     0.317     R10C6A.FCI to     R10C6A.FCO SPI_I/SLICE_66
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI SPI_I/n18650
FCITOFCO_D  ---     0.317     R10C6B.FCI to     R10C6B.FCO SPI_I/SLICE_65
ROUTE         1     0.000     R10C6B.FCO to     R10C6C.FCI SPI_I/n18651
FCITOFCO_D  ---     0.317     R10C6C.FCI to     R10C6C.FCO SPI_I/SLICE_64
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI SPI_I/n18652
FCITOFCO_D  ---     0.317     R10C6D.FCI to     R10C6D.FCO SPI_I/SLICE_63
ROUTE         1     0.000     R10C6D.FCO to     R10C7A.FCI SPI_I/n18653
FCITOFCO_D  ---     0.317     R10C7A.FCI to     R10C7A.FCO SPI_I/SLICE_62
ROUTE         1     0.000     R10C7A.FCO to     R10C7B.FCI SPI_I/n18654
FCITOFCO_D  ---     0.317     R10C7B.FCI to     R10C7B.FCO SPI_I/SLICE_61
ROUTE         1     0.000     R10C7B.FCO to     R10C7C.FCI SPI_I/n18655
FCITOF1_DE  ---     1.298     R10C7C.FCI to      R10C7C.F1 SPI_I/SLICE_60
ROUTE         1     3.264      R10C7C.F1 to      R14C5C.D1 SPI_I/n3455
CTOF_DEL    ---     0.923      R14C5C.D1 to      R14C5C.F1 SPI_I/SLICE_1019
ROUTE         2     3.570      R14C5C.F1 to     R12C17B.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.923     R12C17B.D1 to     R12C17B.F1 SPI_I/SLICE_1369
ROUTE        11     4.581     R12C17B.F1 to     R10C8C.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.374   (35.9% logic, 64.1% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R13C4A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R10C8C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.263ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i3  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i17  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i16

   Delay:              24.348ns  (34.6% logic, 65.4% route), 13 logic levels.

 Constraint Details:

     24.348ns physical path delay SPI_I/SLICE_54 to SPI_I/SLICE_1116 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.263ns

 Physical Path Details:

      Data path SPI_I/SLICE_54 to SPI_I/SLICE_1116:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R12C9A.CLK to      R12C9A.Q0 SPI_I/SLICE_54 (from clkout_c)
ROUTE         4     4.503      R12C9A.Q0 to      R10C5B.B1 SPI_I/recv_buffer_15
C1TOFCO_DE  ---     1.795      R10C5B.B1 to     R10C5B.FCO SPI_I/SLICE_69
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI SPI_I/n18647
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SPI_I/SLICE_68
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI SPI_I/n18648
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SPI_I/SLICE_67
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI SPI_I/n18649
FCITOFCO_D  ---     0.317     R10C6A.FCI to     R10C6A.FCO SPI_I/SLICE_66
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI SPI_I/n18650
FCITOFCO_D  ---     0.317     R10C6B.FCI to     R10C6B.FCO SPI_I/SLICE_65
ROUTE         1     0.000     R10C6B.FCO to     R10C6C.FCI SPI_I/n18651
FCITOFCO_D  ---     0.317     R10C6C.FCI to     R10C6C.FCO SPI_I/SLICE_64
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI SPI_I/n18652
FCITOFCO_D  ---     0.317     R10C6D.FCI to     R10C6D.FCO SPI_I/SLICE_63
ROUTE         1     0.000     R10C6D.FCO to     R10C7A.FCI SPI_I/n18653
FCITOFCO_D  ---     0.317     R10C7A.FCI to     R10C7A.FCO SPI_I/SLICE_62
ROUTE         1     0.000     R10C7A.FCO to     R10C7B.FCI SPI_I/n18654
FCITOFCO_D  ---     0.317     R10C7B.FCI to     R10C7B.FCO SPI_I/SLICE_61
ROUTE         1     0.000     R10C7B.FCO to     R10C7C.FCI SPI_I/n18655
FCITOF1_DE  ---     1.298     R10C7C.FCI to      R10C7C.F1 SPI_I/SLICE_60
ROUTE         1     3.264      R10C7C.F1 to      R14C5C.D1 SPI_I/n3455
CTOF_DEL    ---     0.923      R14C5C.D1 to      R14C5C.F1 SPI_I/SLICE_1019
ROUTE         2     3.570      R14C5C.F1 to     R12C17B.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.923     R12C17B.D1 to     R12C17B.F1 SPI_I/SLICE_1369
ROUTE        11     4.581     R12C17B.F1 to     R10C8C.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.348   (34.6% logic, 65.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R12C9A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_1116:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R10C8C.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i1  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/speed_set_m4_i0_i15  (to clkout_c +)
                   FF                        SPI_I/speed_set_m4_i0_i14

   Delay:              24.327ns  (36.0% logic, 64.0% route), 14 logic levels.

 Constraint Details:

     24.327ns physical path delay SPI_I/SLICE_81 to SLICE_1115 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.705ns LSR_SET requirement (totaling 25.611ns) by 1.284ns

 Physical Path Details:

      Data path SPI_I/SLICE_81 to SLICE_1115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R13C4A.CLK to      R13C4A.Q0 SPI_I/SLICE_81 (from clkout_c)
ROUTE         4     4.212      R13C4A.Q0 to      R10C5A.B1 SPI_I/recv_buffer_13
C1TOFCO_DE  ---     1.795      R10C5A.B1 to     R10C5A.FCO SPI_I/SLICE_70
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI SPI_I/n18646
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SPI_I/SLICE_69
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI SPI_I/n18647
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SPI_I/SLICE_68
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI SPI_I/n18648
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SPI_I/SLICE_67
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI SPI_I/n18649
FCITOFCO_D  ---     0.317     R10C6A.FCI to     R10C6A.FCO SPI_I/SLICE_66
ROUTE         1     0.000     R10C6A.FCO to     R10C6B.FCI SPI_I/n18650
FCITOFCO_D  ---     0.317     R10C6B.FCI to     R10C6B.FCO SPI_I/SLICE_65
ROUTE         1     0.000     R10C6B.FCO to     R10C6C.FCI SPI_I/n18651
FCITOFCO_D  ---     0.317     R10C6C.FCI to     R10C6C.FCO SPI_I/SLICE_64
ROUTE         1     0.000     R10C6C.FCO to     R10C6D.FCI SPI_I/n18652
FCITOFCO_D  ---     0.317     R10C6D.FCI to     R10C6D.FCO SPI_I/SLICE_63
ROUTE         1     0.000     R10C6D.FCO to     R10C7A.FCI SPI_I/n18653
FCITOFCO_D  ---     0.317     R10C7A.FCI to     R10C7A.FCO SPI_I/SLICE_62
ROUTE         1     0.000     R10C7A.FCO to     R10C7B.FCI SPI_I/n18654
FCITOFCO_D  ---     0.317     R10C7B.FCI to     R10C7B.FCO SPI_I/SLICE_61
ROUTE         1     0.000     R10C7B.FCO to     R10C7C.FCI SPI_I/n18655
FCITOF1_DE  ---     1.298     R10C7C.FCI to      R10C7C.F1 SPI_I/SLICE_60
ROUTE         1     3.264      R10C7C.F1 to      R14C5C.D1 SPI_I/n3455
CTOF_DEL    ---     0.923      R14C5C.D1 to      R14C5C.F1 SPI_I/SLICE_1019
ROUTE         2     3.570      R14C5C.F1 to     R12C17B.D1 SPI_I/enable_m4_N_649
CTOF_DEL    ---     0.923     R12C17B.D1 to     R12C17B.F1 SPI_I/SLICE_1369
ROUTE        11     4.534     R12C17B.F1 to     R13C8A.LSR SPI_I/n12557 (to clkout_c)
                  --------
                   24.327   (36.0% logic, 64.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R13C4A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SLICE_1115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     8.977        OSC.OSC to     R13C8A.CLK clkout_c
                  --------
                    8.977   (0.0% logic, 100.0% route), 0 logic levels.

Report:   39.225MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |   38.000 MHz|   39.225 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_451.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 201
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_451.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2
Fri Apr 14 11:26:20 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o Motorcontrollerfinal_controller.twr -gui -msgset D:/WybeData/Projects/RoboTeamTwente/Electronics/Lattice/MotorController/promote.xml Motorcontrollerfinal_controller.ncd Motorcontrollerfinal_controller.prf 
Design file:     motorcontrollerfinal_controller.ncd
Preference file: motorcontrollerfinal_controller.prf
Device,speed:    LCMXO2-4000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clkout_c" 38.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i32  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i31  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_53 to SPI_I/SLICE_53 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_53 to SPI_I/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C9B.CLK to      R12C9B.Q1 SPI_I/SLICE_53 (from clkout_c)
ROUTE         5     0.364      R12C9B.Q1 to      R12C9B.M0 SPI_I/recv_buffer_44 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C9B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C9B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/SCKlatched_116  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/SCKold_114  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_21 to SPI_I/SLICE_21 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_21 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C5A.CLK to      R12C5A.Q0 SPI_I/SLICE_21 (from clkout_c)
ROUTE         5     0.364      R12C5A.Q0 to      R12C5A.M1 SPI_I/SCKlatched (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C5A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_21:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C5A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i36  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i35  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_50 to SPI_I/SLICE_50 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_50 to SPI_I/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C9D.CLK to      R12C9D.Q1 SPI_I/SLICE_50 (from clkout_c)
ROUTE         5     0.364      R12C9D.Q1 to      R12C9D.M0 SPI_I/recv_buffer_48 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C9D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C9D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i20  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i19  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_71 to SPI_I/SLICE_72 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_71 to SPI_I/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R13C6C.CLK to      R13C6C.Q0 SPI_I/SLICE_71 (from clkout_c)
ROUTE         5     0.364      R13C6C.Q0 to      R13C6B.M0 SPI_I/recv_buffer_32 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R13C6C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R13C6B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i16  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i15  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_74 to SPI_I/SLICE_74 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_74 to SPI_I/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R13C5D.CLK to      R13C5D.Q1 SPI_I/SLICE_74 (from clkout_c)
ROUTE         5     0.364      R13C5D.Q1 to      R13C5D.M0 SPI_I/recv_buffer_28 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R13C5D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R13C5D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i65  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i64  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_8 to SPI_I/SLICE_9 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_8 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R9C6B.CLK to       R9C6B.Q0 SPI_I/SLICE_8 (from clkout_c)
ROUTE         4     0.364       R9C6B.Q0 to       R9C6A.M1 SPI_I/recv_buffer_77 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to      R9C6B.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to      R9C6A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CLKDIV_I/mhz_buf_29  (from clkout_c +)
   Destination:    FF         Data in        CLKDIV_I/clk_1mhz_33  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay CLKDIV_I/SLICE_586 to CLKDIV_I/SLICE_586 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path CLKDIV_I/SLICE_586 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C2C.CLK to      R12C2C.Q0 CLKDIV_I/SLICE_586 (from clkout_c)
ROUTE         2     0.364      R12C2C.Q0 to      R12C2C.M1 CLKDIV_I/mhz_buf (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C2C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to CLKDIV_I/SLICE_586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C2C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i18  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i17  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_73 to SPI_I/SLICE_73 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_73 to SPI_I/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R13C6A.CLK to      R13C6A.Q1 SPI_I/SLICE_73 (from clkout_c)
ROUTE         5     0.364      R13C6A.Q1 to      R13C6A.M0 SPI_I/recv_buffer_30 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R13C6A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R13C6A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i81  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i80  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_15 to SPI_I/SLICE_17 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_15 to SPI_I/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C6C.CLK to      R12C6C.Q0 SPI_I/SLICE_15 (from clkout_c)
ROUTE         5     0.364      R12C6C.Q0 to      R12C6A.M1 SPI_I/recv_buffer_93 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C6C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R12C6A.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SPI_I/\SPI__7__i15  (from clkout_c +)
   Destination:    FF         Data in        SPI_I/\SPI__7__i14  (to clkout_c +)

   Delay:               0.621ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.621ns physical path delay SPI_I/SLICE_74 to SPI_I/SLICE_75 meets
     -0.067ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.067ns) by 0.688ns

 Physical Path Details:

      Data path SPI_I/SLICE_74 to SPI_I/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R13C5D.CLK to      R13C5D.Q0 SPI_I/SLICE_74 (from clkout_c)
ROUTE         5     0.364      R13C5D.Q0 to      R13C5C.M1 SPI_I/recv_buffer_27 (to clkout_c)
                  --------
                    0.621   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SPI_I/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R13C5D.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to SPI_I/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       201     2.887        OSC.OSC to     R13C5C.CLK clkout_c
                  --------
                    2.887   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clkout_c" 38.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.688 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1   Loads: 255
   No transfer within this clock domain is found

Clock Domain: pwm_clk   Source: SLICE_451.Q0   Loads: 29
   No transfer within this clock domain is found

Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1   Loads: 166
   No transfer within this clock domain is found

Clock Domain: clkout_c   Source: OSCInst0.OSC   Loads: 201
   Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: CLKDIV_I/pi_clk   Source: CLKDIV_I/SLICE_589.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 2

   Clock Domain: pwm_clk   Source: SLICE_451.Q0
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 8

   Clock Domain: clk_1mhz   Source: CLKDIV_I/SLICE_586.Q1
      Covered under: FREQUENCY NET "clkout_c" 38.000000 MHz ;   Transfers: 92


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5113 paths, 1 nets, and 9263 connections (99.80% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

