// Seed: 3894629351
module module_0;
  initial disable id_1;
  wire id_2;
  assign module_2.id_3 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = id_1;
  assign id_2 = 1'b0;
  always begin : LABEL_0
    @(posedge id_1) #1 id_2 <= id_1;
  end
  assign id_2 = id_1;
  assign id_2 = 1;
  wor  id_4;
  wire id_5;
  module_0 modCall_1 ();
  assign id_4 = -1;
endmodule
module module_2 (
    output wor  id_0,
    output tri1 id_1,
    input  tri0 id_2,
    output tri  id_3,
    output tri0 id_4,
    input  tri  id_5,
    input  wire id_6
);
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
