#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_1__1_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Wed Apr 17 23:48:12 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[0] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[1] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[2] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[11] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[12] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[21] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[23] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[6] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[2] -to fpga_top/sb_1__1_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[3] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[9] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[13] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[20] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[24] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[30] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[10] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[6] -to fpga_top/sb_1__1_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[4] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[8] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[15] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[19] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[25] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[26] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[29] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[14] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[10] -to fpga_top/sb_1__1_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[5] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[7] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[16] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[17] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[22] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[27] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[28] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[18] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[14] -to fpga_top/sb_1__1_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[5] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[7] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[16] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[17] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[18] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[27] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[28] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[22] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[18] -to fpga_top/sb_1__1_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[4] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[8] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[14] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[15] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[19] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[25] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[29] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[26] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[22] -to fpga_top/sb_1__1_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[3] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[9] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[10] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[13] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[20] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[24] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[30] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[26] -to fpga_top/sb_1__1_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[0] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[1] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[6] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[11] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[12] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[21] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[23] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[2] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[30] -to fpga_top/sb_1__1_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[2] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[8] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[9] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[19] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[20] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[26] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[29] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[30] -to fpga_top/sb_1__1_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[6] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[0] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[7] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[11] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[21] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[22] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[2] -to fpga_top/sb_1__1_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[10] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[1] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[5] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[12] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[18] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[23] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[6] -to fpga_top/sb_1__1_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[14] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[3] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[4] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[13] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[14] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[24] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[10] -to fpga_top/sb_1__1_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[18] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[3] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[4] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[10] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[15] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[25] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[14] -to fpga_top/sb_1__1_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[22] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[1] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[5] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[6] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[16] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[27] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[18] -to fpga_top/sb_1__1_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[26] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[0] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[2] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[7] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[17] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[28] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[22] -to fpga_top/sb_1__1_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_1__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_1__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[30] -to fpga_top/sb_1__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[8] -to fpga_top/sb_1__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[19] -to fpga_top/sb_1__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[29] -to fpga_top/sb_1__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[30] -to fpga_top/sb_1__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[26] -to fpga_top/sb_1__1_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[1] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[6] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[8] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[12] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[19] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[23] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[29] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[26] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[2] -to fpga_top/sb_1__1_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[3] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[7] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[10] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[13] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[24] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[22] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[6] -to fpga_top/sb_1__1_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[4] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[5] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[14] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[15] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[25] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[18] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[10] -to fpga_top/sb_1__1_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[4] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[5] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[16] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[18] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[27] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[14] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[14] -to fpga_top/sb_1__1_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[3] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[7] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[17] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[22] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[28] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[10] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[18] -to fpga_top/sb_1__1_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[1] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[8] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[19] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[26] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[29] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[6] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[22] -to fpga_top/sb_1__1_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[0] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[9] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[20] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[30] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[2] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[26] -to fpga_top/sb_1__1_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[0] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[2] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[11] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_left_in[21] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[30] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[30] -to fpga_top/sb_1__1_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[2] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[0] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[9] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[11] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[20] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[21] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[30] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[2] -to fpga_top/sb_1__1_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[6] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[0] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[2] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[9] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[11] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[20] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[21] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[30] -to fpga_top/sb_1__1_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[10] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[1] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[6] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[8] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[12] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[19] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[23] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[29] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[26] -to fpga_top/sb_1__1_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[14] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[3] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[7] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[10] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[13] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[17] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[24] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[28] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[22] -to fpga_top/sb_1__1_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[18] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[4] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[5] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[14] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[15] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[16] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[25] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[27] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[18] -to fpga_top/sb_1__1_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[22] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[4] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[5] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[15] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[16] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[18] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[25] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[27] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[14] -to fpga_top/sb_1__1_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[26] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[3] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[7] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[13] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[17] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[22] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[24] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[28] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[10] -to fpga_top/sb_1__1_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chanx_right_in[30] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[1] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[8] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[12] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[19] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[23] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[26] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_bottom_in[29] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_1__1_/chany_top_in[6] -to fpga_top/sb_1__1_/chanx_left_out[30] 6.020400151e-11
