
---------- Begin Simulation Statistics ----------
final_tick                               137475238000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 350610                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714652                       # Number of bytes of host memory used
host_op_rate                                   350622                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   285.22                       # Real time elapsed on the host
host_tick_rate                              482002028                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137475                       # Number of seconds simulated
sim_ticks                                137475238000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.489846                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596759                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599819                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               839                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600004                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             380                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              216                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602117                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     555                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.374752                       # CPI: cycles per instruction
system.cpu.discardedOps                          2613                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412289                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901320                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094426                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24597815                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.727404                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        137475238                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       112877423                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91411                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        95558                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              9                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 93                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44457                       # Transaction distribution
system.membus.trans_dist::CleanEvict               83                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46504                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46504                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            93                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       137734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 137734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186478592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186478592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46871                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46871    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46871                       # Request fanout histogram
system.membus.respLayer1.occupancy         6036332250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          5782036000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        91471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          675                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46808                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46808                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           683                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          296                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       141304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                143345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2781184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    192753664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195534848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44549                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91047936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92336                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027524                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92269     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     66      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92336                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3147654000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3061760999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          44395000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  605                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  585                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1190                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 605                       # number of overall hits
system.l2.overall_hits::.cpu.data                 585                       # number of overall hits
system.l2.overall_hits::total                    1190                       # number of overall hits
system.l2.demand_misses::.cpu.inst                 78                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46519                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46597                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                78                       # number of overall misses
system.l2.overall_misses::.cpu.data             46519                       # number of overall misses
system.l2.overall_misses::total                 46597                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     24134000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14030532000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14054666000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     24134000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14030532000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14054666000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            47104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47787                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           47104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47787                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.114202                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.987581                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975098                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.114202                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.987581                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975098                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 309410.256410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 301608.633032                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 301621.692384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 309410.256410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 301608.633032                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 301621.692384                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               44457                       # number of writebacks
system.l2.writebacks::total                     44457                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst            78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46597                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46597                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22574000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13100152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13122726000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22574000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13100152000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13122726000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.114202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.987581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.114202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.987581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975098                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 289410.256410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 281608.633032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 281621.692384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 289410.256410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 281608.633032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 281621.692384                       # average overall mshr miss latency
system.l2.replacements                          44549                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47014                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          642                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              642                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          642                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          642                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   304                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           46504                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46504                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14025490000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14025490000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         46808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 301597.496990                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 301597.496990                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        46504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13095410000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13095410000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 281597.496990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 281597.496990                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     24134000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24134000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.114202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.114202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 309410.256410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 309410.256410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           78                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           78                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22574000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22574000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.114202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.114202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 289410.256410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 289410.256410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5042000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5042000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.050676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.050676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 336133.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 336133.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.050676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 316133.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 316133.333333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2005.079682                       # Cycle average of tags in use
system.l2.tags.total_refs                       95501                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46597                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.049510                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    272000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.154209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2001.925473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979043                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1710                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    237599                       # Number of tag accesses
system.l2.tags.data_accesses                   237599                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         159744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95270912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95430656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       159744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        159744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91047936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91047936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44457                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1161984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         693004161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             694166145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1161984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1161984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      662286077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            662286077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      662286077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1161984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        693004161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1356452222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004161880750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1613750                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1381795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46597                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44457                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1491104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88960                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      45.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 169332173250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7455520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            197290373250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    113561.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               132311.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                       274                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1396516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1321325                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1491104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422624                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  46597                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  44456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       195872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    952.038229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.699285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.563233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11972      6.11%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          617      0.32%      6.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          642      0.33%      6.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          476      0.24%      7.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          280      0.14%      7.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          674      0.34%      7.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          711      0.36%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11799      6.02%     13.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       168701     86.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       195872                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.541119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.010965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    314.755023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        44455    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.000382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.080628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            44455    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95430656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91046976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95430656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91047936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       694.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       662.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    694.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    662.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  137473043000                       # Total gap between requests
system.mem_ctrls.avgGap                    1509796.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       159744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95270912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91046976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1161983.803948751884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 693004161.229384422302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 662279093.490276455879                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    335352000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 196955021250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2238655422250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    134355.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    132308.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1573610.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            698813220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            371428035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5321299200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711717540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10852083840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16294114050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39069132480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76318588365                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.144253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 100537044500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4590560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32347633500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            699712860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            371906205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5325183360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3714301440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10852083840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16302974130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39061671360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76327833195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.211501                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 100515210000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4590560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32369468000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    137475238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1791671                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1791671                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1791671                       # number of overall hits
system.cpu.icache.overall_hits::total         1791671                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          683                       # number of overall misses
system.cpu.icache.overall_misses::total           683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     66297000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66297000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     66297000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66297000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1792354                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1792354                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1792354                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1792354                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000381                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000381                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000381                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000381                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97067.349927                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97067.349927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97067.349927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97067.349927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          675                       # number of writebacks
system.cpu.icache.writebacks::total               675                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          683                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64931000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64931000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64931000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000381                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000381                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000381                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000381                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95067.349927                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95067.349927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95067.349927                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95067.349927                       # average overall mshr miss latency
system.cpu.icache.replacements                    675                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1791671                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1791671                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66297000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66297000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1792354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1792354                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000381                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000381                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97067.349927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97067.349927                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64931000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000381                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000381                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95067.349927                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95067.349927                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.999872                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1792354                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2624.237189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            293000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.999872                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3585391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3585391                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48712654                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48712654                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48712693                       # number of overall hits
system.cpu.dcache.overall_hits::total        48712693                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        93769                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93769                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        93782                       # number of overall misses
system.cpu.dcache.overall_misses::total         93782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30975265000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30975265000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30975265000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30975265000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001921                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001921                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001922                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 330335.878595                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 330335.878595                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 330290.087650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 330290.087650                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47014                       # number of writebacks
system.cpu.dcache.writebacks::total             47014                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        46670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        47099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        47104                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47104                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14209540000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14209540000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14210432000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14210432000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000965                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000965                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 301695.152763                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 301695.152763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 301682.065217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 301682.065217                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47096                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710909                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 97144.654088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97144.654088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25698000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25698000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88006.849315                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88006.849315                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13002063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13002063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        93451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        93451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  30944373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30944373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 331129.394014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 331129.394014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        46644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        46644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        46807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14183842000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14183842000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 303028.222274                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 303028.222274                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       892000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       892000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.096154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.096154                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       178400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       178400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.999833                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48759825                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47104                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1035.152535                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            809000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.999833                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97660110                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97660110                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137475238000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
