// Seed: 1092808803
module module_0 ();
  wire id_1;
  wire id_3;
endmodule
module module_1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    output wire id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input wire id_7
);
endmodule
module module_3 (
    input tri0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output tri id_3,
    output tri id_4,
    output wire id_5,
    input wire id_6,
    output wand id_7,
    input tri0 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri id_11,
    output wire id_12,
    input wor id_13
);
  assign id_3 = id_0;
  module_2(
      id_8, id_4, id_12, id_9, id_9, id_2, id_6, id_13
  );
endmodule
