Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr 21 08:52:45 2020
| Host         : threadripper00 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.041        0.000                      0                25265        0.019        0.000                      0                24978        1.877        0.000                       0                  9177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 2.857}        5.714           175.000         
  clkfbout_design_1_clk_wiz_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             2.164        0.000                      0                 2074        0.032        0.000                      0                 2074        4.020        0.000                       0                  1223  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          0.041        0.000                      0                17813        0.019        0.000                      0                17813        1.877        0.000                       0                  7950  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0  clk_fpga_0                        28.418        0.000                      0                  180                                                                        
clk_fpga_0                   clk_out1_design_1_clk_wiz_0       15.264        0.000                      0                  107                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0        0.296        0.000                      0                 5091        0.150        0.000                      0                 5091  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 0.766ns (10.059%)  route 6.849ns (89.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          3.209     6.671    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X35Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          3.249    10.044    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I2_O)        0.124    10.168 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.391    10.559    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)       -0.045    12.723    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 0.766ns (10.124%)  route 6.800ns (89.876%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          3.209     6.671    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X35Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          3.249    10.044    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I2_O)        0.124    10.168 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.342    10.510    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)       -0.028    12.740    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.766ns (10.345%)  route 6.638ns (89.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          3.209     6.671    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X35Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          2.965     9.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.884 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=2, routed)           0.464    10.348    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X39Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X39Y99         FDRE (Setup_fdre_C_D)       -0.043    12.725    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.766ns (10.526%)  route 6.512ns (89.474%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          3.209     6.671    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X35Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          2.618     9.413    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I4_O)        0.124     9.537 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=2, routed)           0.685    10.222    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X35Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.481    12.660    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)       -0.043    12.692    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 0.766ns (10.589%)  route 6.468ns (89.411%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          3.209     6.671    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X35Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          2.484     9.279    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.124     9.403 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=2, routed)           0.776    10.178    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)       -0.013    12.721    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 0.766ns (10.567%)  route 6.483ns (89.433%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          3.209     6.671    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X35Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          2.634     9.429    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.124     9.553 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=2, routed)           0.640    10.193    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X36Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.028    12.740    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 0.766ns (10.721%)  route 6.379ns (89.279%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          3.209     6.671    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X35Y127        LUT4 (Prop_lut4_I0_O)        0.124     6.795 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=34, routed)          2.668     9.463    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I2_O)        0.124     9.587 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.502    10.089    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X38Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)       -0.031    12.737    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 0.766ns (10.837%)  route 6.302ns (89.163%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          1.827     5.289    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X39Y98         LUT4 (Prop_lut4_I0_O)        0.124     5.413 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=19, routed)          2.864     8.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I4_O)        0.124     8.402 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           1.611    10.012    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X39Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X39Y99         FDRE (Setup_fdre_C_D)       -0.093    12.675    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 0.766ns (10.835%)  route 6.304ns (89.165%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          4.233     7.695    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X27Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.819 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_3/O
                         net (fo=1, routed)           0.297     8.116    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I5_O)        0.124     8.240 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           1.774    10.014    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_D)       -0.028    12.706    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 0.766ns (10.864%)  route 6.285ns (89.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X36Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=91, routed)          3.862     7.324    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X29Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.448 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_2/O
                         net (fo=1, routed)           0.797     8.245    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_2_n_0
    SLICE_X29Y128        LUT6 (Prop_lut6_I0_O)        0.124     8.369 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_1/O
                         net (fo=2, routed)           1.625     9.995    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[1]
    SLICE_X32Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)       -0.045    12.689    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  2.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.059%)  route 0.179ns (55.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.179     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.001%)  route 0.179ns (55.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.179     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.681%)  route 0.182ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.182     1.318    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.182%)  route 0.228ns (61.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.228     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.053    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.117     1.139    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.178     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.396%)  route 0.143ns (46.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.143     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X36Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.100     1.133    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X36Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X36Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X39Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/Q
                         net (fo=3, routed)           0.063     1.094    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_arready[5]
    SLICE_X38Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.139 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.139    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X38Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism             -0.285     0.903    
    SLICE_X38Y89         FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[22]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y73    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 1.578ns (30.894%)  route 3.530ns (69.106%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 7.327 - 5.714 ) 
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.905     1.908    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X57Y109        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y109        FDCE (Prop_fdce_C_Q)         0.456     2.364 f  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_len_reg[0]/Q
                         net (fo=82, routed)          1.464     3.828    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/D[0]
    SLICE_X80Y105        LUT2 (Prop_lut2_I0_O)        0.124     3.952 r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val[28][31]_i_35/O
                         net (fo=1, routed)           0.000     3.952    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][31]_i_12_0[0]
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.484 r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.484    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][31]_i_21_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.598 r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.598    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][31]_i_12_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.712 r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.712    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][31]_i_3_n_0
    SLICE_X80Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.826 r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][31]_i_2/CO[3]
                         net (fo=1, routed)           0.885     5.711    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][31]_i_2_n_0
    SLICE_X81Y108        LUT2 (Prop_lut2_I1_O)        0.124     5.835 r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val[28][31]_i_1/O
                         net (fo=31, routed)          1.180     7.016    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val[28][31]_i_1_n_0
    SLICE_X93Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.610     7.327    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X93Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][28]/C
                         clock pessimism              0.014     7.341    
                         clock uncertainty           -0.079     7.262    
    SLICE_X93Y99         FDCE (Setup_fdce_C_CE)      -0.205     7.057    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[28][28]
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 1.640ns (32.683%)  route 3.378ns (67.317%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 7.265 - 5.714 ) 
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.898     1.901    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y119        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.518     2.419 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=42, routed)          1.347     3.766    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[0]
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.124     3.890 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_35/O
                         net (fo=1, routed)           0.000     3.890    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_35_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.422 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_21_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.536    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_12_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.650 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.650    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_3_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.764 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_2/CO[3]
                         net (fo=1, routed)           0.852     5.617    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_2_n_0
    SLICE_X83Y115        LUT2 (Prop_lut2_I1_O)        0.124     5.741 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_1/O
                         net (fo=31, routed)          1.178     6.919    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_1_n_0
    SLICE_X80Y96         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.548     7.265    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X80Y96         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][12]/C
                         clock pessimism              0.014     7.279    
                         clock uncertainty           -0.079     7.200    
    SLICE_X80Y96         FDCE (Setup_fdce_C_CE)      -0.205     6.995    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][12]
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 1.640ns (32.683%)  route 3.378ns (67.317%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 7.265 - 5.714 ) 
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.898     1.901    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y119        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.518     2.419 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=42, routed)          1.347     3.766    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[0]
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.124     3.890 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_35/O
                         net (fo=1, routed)           0.000     3.890    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_35_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.422 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_21_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.536    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_12_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.650 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.650    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_3_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.764 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_2/CO[3]
                         net (fo=1, routed)           0.852     5.617    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_2_n_0
    SLICE_X83Y115        LUT2 (Prop_lut2_I1_O)        0.124     5.741 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_1/O
                         net (fo=31, routed)          1.178     6.919    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_1_n_0
    SLICE_X80Y96         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.548     7.265    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X80Y96         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][15]/C
                         clock pessimism              0.014     7.279    
                         clock uncertainty           -0.079     7.200    
    SLICE_X80Y96         FDCE (Setup_fdce_C_CE)      -0.205     6.995    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][15]
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 1.640ns (32.683%)  route 3.378ns (67.317%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 7.265 - 5.714 ) 
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.898     1.901    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y119        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.518     2.419 f  design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=42, routed)          1.347     3.766    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_len[0]
    SLICE_X83Y111        LUT2 (Prop_lut2_I0_O)        0.124     3.890 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_35/O
                         net (fo=1, routed)           0.000     3.890    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_35_n_0
    SLICE_X83Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.422 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.422    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_21_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.536 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.536    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_12_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.650 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.650    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_3_n_0
    SLICE_X83Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.764 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_2/CO[3]
                         net (fo=1, routed)           0.852     5.617    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][31]_i_2_n_0
    SLICE_X83Y115        LUT2 (Prop_lut2_I1_O)        0.124     5.741 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_1/O
                         net (fo=31, routed)          1.178     6.919    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val[20][31]_i_1_n_0
    SLICE_X80Y96         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.548     7.265    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X80Y96         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][21]/C
                         clock pessimism              0.014     7.279    
                         clock uncertainty           -0.079     7.200    
    SLICE_X80Y96         FDCE (Setup_fdce_C_CE)      -0.205     6.995    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][21]
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.596ns (31.976%)  route 3.395ns (68.024%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 7.252 - 5.714 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.904     1.907    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     2.363 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/Q
                         net (fo=93, routed)          1.550     3.913    design_1_i/BohSME_export_0/U0/BohSME/instr0/Q[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21]0__3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.037    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_1[1]
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.587 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.587    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.701 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.815 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.815    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.929 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__2/CO[3]
                         net (fo=1, routed)           1.020     5.949    design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val_reg[21][31][0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21][31]_i_1/O
                         net (fo=31, routed)          0.825     6.898    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][31]_4[0]
    SLICE_X55Y87         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.535     7.252    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X55Y87         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][4]/C
                         clock pessimism              0.014     7.266    
                         clock uncertainty           -0.079     7.187    
    SLICE_X55Y87         FDCE (Setup_fdce_C_CE)      -0.205     6.982    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][4]
  -------------------------------------------------------------------
                         required time                          6.982    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.596ns (31.976%)  route 3.395ns (68.024%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 7.252 - 5.714 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.904     1.907    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     2.363 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/Q
                         net (fo=93, routed)          1.550     3.913    design_1_i/BohSME_export_0/U0/BohSME/instr0/Q[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21]0__3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.037    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_1[1]
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.587 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.587    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.701 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.815 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.815    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.929 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__2/CO[3]
                         net (fo=1, routed)           1.020     5.949    design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val_reg[21][31][0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21][31]_i_1/O
                         net (fo=31, routed)          0.825     6.898    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][31]_4[0]
    SLICE_X55Y87         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.535     7.252    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X55Y87         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][5]/C
                         clock pessimism              0.014     7.266    
                         clock uncertainty           -0.079     7.187    
    SLICE_X55Y87         FDCE (Setup_fdce_C_CE)      -0.205     6.982    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][5]
  -------------------------------------------------------------------
                         required time                          6.982    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.596ns (31.976%)  route 3.395ns (68.024%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 7.252 - 5.714 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.904     1.907    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     2.363 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/Q
                         net (fo=93, routed)          1.550     3.913    design_1_i/BohSME_export_0/U0/BohSME/instr0/Q[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21]0__3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.037    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_1[1]
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.587 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.587    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.701 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.815 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.815    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.929 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__2/CO[3]
                         net (fo=1, routed)           1.020     5.949    design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val_reg[21][31][0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21][31]_i_1/O
                         net (fo=31, routed)          0.825     6.898    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][31]_4[0]
    SLICE_X55Y87         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.535     7.252    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X55Y87         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][6]/C
                         clock pessimism              0.014     7.266    
                         clock uncertainty           -0.079     7.187    
    SLICE_X55Y87         FDCE (Setup_fdce_C_CE)      -0.205     6.982    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][6]
  -------------------------------------------------------------------
                         required time                          6.982    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.596ns (31.976%)  route 3.395ns (68.024%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 7.252 - 5.714 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.904     1.907    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     2.363 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/Q
                         net (fo=93, routed)          1.550     3.913    design_1_i/BohSME_export_0/U0/BohSME/instr0/Q[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21]0__3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.037    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_1[1]
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.587 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.587    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.701 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.815 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.815    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.929 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__2/CO[3]
                         net (fo=1, routed)           1.020     5.949    design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val_reg[21][31][0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21][31]_i_1/O
                         net (fo=31, routed)          0.825     6.898    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][31]_4[0]
    SLICE_X55Y87         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.535     7.252    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X55Y87         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][7]/C
                         clock pessimism              0.014     7.266    
                         clock uncertainty           -0.079     7.187    
    SLICE_X55Y87         FDCE (Setup_fdce_C_CE)      -0.205     6.982    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][7]
  -------------------------------------------------------------------
                         required time                          6.982    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.596ns (31.997%)  route 3.392ns (68.003%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 7.253 - 5.714 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.904     1.907    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     2.363 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/Q
                         net (fo=93, routed)          1.550     3.913    design_1_i/BohSME_export_0/U0/BohSME/instr0/Q[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21]0__3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.037    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_1[1]
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.587 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.587    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.701 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.815 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.815    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.929 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__2/CO[3]
                         net (fo=1, routed)           1.020     5.949    design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val_reg[21][31][0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21][31]_i_1/O
                         net (fo=31, routed)          0.822     6.895    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][31]_4[0]
    SLICE_X55Y88         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.536     7.253    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X55Y88         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][10]/C
                         clock pessimism              0.014     7.267    
                         clock uncertainty           -0.079     7.188    
    SLICE_X55Y88         FDCE (Setup_fdce_C_CE)      -0.205     6.983    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][10]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.596ns (31.997%)  route 3.392ns (68.003%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 7.253 - 5.714 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.904     1.907    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X61Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDCE (Prop_fdce_C_Q)         0.456     2.363 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_len_reg[2]/Q
                         net (fo=93, routed)          1.550     3.913    design_1_i/BohSME_export_0/U0/BohSME/instr0/Q[2]
    SLICE_X65Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21]0__3_carry_i_4/O
                         net (fo=1, routed)           0.000     4.037    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_1[1]
    SLICE_X65Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.587 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.587    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry_n_0
    SLICE_X65Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.701 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.701    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__0_n_0
    SLICE_X65Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.815 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1/CO[3]
                         net (fo=1, routed)           0.001     4.815    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__1_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.929 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val[21]0__3_carry__2/CO[3]
                         net (fo=1, routed)           1.020     5.949    design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val_reg[21][31][0]
    SLICE_X54Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.073 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a2l2_val[21][31]_i_1/O
                         net (fo=31, routed)          0.822     6.895    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][31]_4[0]
    SLICE_X55Y88         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.536     7.253    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X55Y88         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][11]/C
                         clock pessimism              0.014     7.267    
                         clock uncertainty           -0.079     7.188    
    SLICE_X55Y88         FDCE (Setup_fdce_C_CE)      -0.205     6.983    design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[21][11]
  -------------------------------------------------------------------
                         required time                          6.983    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  0.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.343%)  route 0.282ns (66.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.586     0.588    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X80Y99         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][13]/Q
                         net (fo=2, routed)           0.282     1.011    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][31]_1[12]
    SLICE_X66Y104        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.936     0.938    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X66Y104        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][13]/C
                         clock pessimism             -0.005     0.933    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.059     0.992    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][13]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[15][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.280%)  route 0.209ns (59.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.638     0.640    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X49Y108        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[15][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDCE (Prop_fdce_C_Q)         0.141     0.781 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[15][11]/Q
                         net (fo=2, routed)           0.209     0.990    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][31]_0[10]
    SLICE_X52Y109        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.907     0.909    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X52Y109        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][11]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X52Y109        FDCE (Hold_fdce_C_D)         0.066     0.966    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][11]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[15][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.598%)  route 0.215ns (60.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.637     0.639    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X49Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[15][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDCE (Prop_fdce_C_Q)         0.141     0.780 r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a2l2_val_reg[15][20]/Q
                         net (fo=2, routed)           0.215     0.995    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][31]_0[19]
    SLICE_X52Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X52Y111        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][20]/C
                         clock pessimism             -0.009     0.899    
    SLICE_X52Y111        FDCE (Hold_fdce_C_D)         0.070     0.969    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[15][20]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg14_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[14][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.187%)  route 0.168ns (56.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.629     0.631    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y121        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg14_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121        FDRE (Prop_fdre_C_Q)         0.128     0.759 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg14_reg[28]/Q
                         net (fo=2, routed)           0.168     0.927    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_val14[28]
    SLICE_X50Y120        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[14][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.897     0.899    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X50Y120        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[14][29]/C
                         clock pessimism             -0.009     0.890    
    SLICE_X50Y120        FDCE (Hold_fdce_C_D)         0.009     0.899    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[14][29]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.339%)  route 0.287ns (60.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.557     0.559    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X49Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_req_ff_reg/Q
                         net (fo=5, routed)           0.287     0.987    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_req
    SLICE_X51Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.032 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.032    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state[0]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.909     0.911    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X51Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[0]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.091     0.997    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.451%)  route 0.235ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.632     0.634    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X53Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDCE (Prop_fdce_C_Q)         0.141     0.775 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12][28]/Q
                         net (fo=2, routed)           0.235     1.011    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][31]_1[27]
    SLICE_X48Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.906     0.908    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X48Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][28]/C
                         clock pessimism             -0.009     0.899    
    SLICE_X48Y115        FDCE (Hold_fdce_C_D)         0.072     0.971    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][28]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.301%)  route 0.237ns (62.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.633     0.635    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X52Y112        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.141     0.776 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12][8]/Q
                         net (fo=2, routed)           0.237     1.013    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][31]_1[7]
    SLICE_X48Y114        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.907     0.909    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X48Y114        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][8]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X48Y114        FDCE (Hold_fdce_C_D)         0.070     0.970    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.229%)  route 0.282ns (68.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.585     0.587    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X80Y96         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDCE (Prop_fdce_C_Q)         0.128     0.715 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[20][12]/Q
                         net (fo=2, routed)           0.282     0.997    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][31]_1[11]
    SLICE_X64Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.937     0.939    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X64Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][12]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X64Y100        FDCE (Hold_fdce_C_D)         0.017     0.951    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[20][12]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg10_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[10][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.381%)  route 0.247ns (63.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.626     0.628    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y121        FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg10_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.141     0.769 r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg10_reg[27]/Q
                         net (fo=2, routed)           0.247     1.016    design_1_i/BohSME_export_0/U0/BohSME/instr0/tdata_1_val10[27]
    SLICE_X47Y120        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.901     0.903    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X47Y120        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[10][28]/C
                         clock pessimism             -0.009     0.894    
    SLICE_X47Y120        FDCE (Hold_fdce_C_D)         0.070     0.964    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[10][28]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.195%)  route 0.183ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.632     0.634    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X51Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDCE (Prop_fdce_C_Q)         0.128     0.762 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[12][14]/Q
                         net (fo=2, routed)           0.183     0.945    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][31]_1[13]
    SLICE_X47Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.907     0.909    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X47Y113        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][14]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X47Y113        FDCE (Hold_fdce_C_D)        -0.007     0.893    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[12][14]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.714       3.559      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.714       4.465      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         5.714       4.714      SLICE_X42Y80     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.714       4.714      SLICE_X65Y102    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.714       4.714      SLICE_X65Y102    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         5.714       4.714      SLICE_X66Y106    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.714       4.714      SLICE_X65Y102    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         5.714       4.714      SLICE_X54Y103    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.714       4.714      SLICE_X53Y98     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.714       4.714      SLICE_X53Y98     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.714       207.646    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X82Y53     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X82Y53     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X90Y105    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[27][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X90Y105    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[27][16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X90Y105    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[27][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X91Y118    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[27][26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X91Y118    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[27][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X90Y105    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[27][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X90Y105    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[27][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X90Y104    design_1_i/BohSME_export_0/U0/BohSME/instr2/a3l3_val_reg[31][1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X82Y53     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.857       1.877      SLICE_X82Y53     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X83Y107    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg17_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X83Y107    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg17_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X83Y107    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg17_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X82Y109    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg17_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y139    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg16_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y139    design_1_i/AXI_Exposer_PS_PL_1/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg16_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X51Y117    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[13][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.857       2.357      SLICE_X50Y117    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[13][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.418ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.418ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.535ns  (logic 0.456ns (29.710%)  route 1.079ns (70.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           1.079     1.535    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[31]
    SLICE_X47Y128        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)       -0.047    29.953    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         29.953    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 28.418    

Slack (MET) :             28.465ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.507ns  (logic 0.456ns (30.253%)  route 1.051ns (69.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           1.051     1.507    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X46Y127        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X46Y127        FDRE (Setup_fdre_C_D)       -0.028    29.972    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.972    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                 28.465    

Slack (MET) :             28.495ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.424ns  (logic 0.456ns (32.022%)  route 0.968ns (67.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y124                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X56Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.968     1.424    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[25]
    SLICE_X47Y128        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)       -0.081    29.919    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                 28.495    

Slack (MET) :             28.520ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.419ns  (logic 0.456ns (32.141%)  route 0.963ns (67.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y122                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X55Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.963     1.419    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X47Y126        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y126        FDRE (Setup_fdre_C_D)       -0.061    29.939    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 28.520    

Slack (MET) :             28.522ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.462ns  (logic 0.518ns (35.438%)  route 0.944ns (64.562%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.944     1.462    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[8]
    SLICE_X30Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X30Y106        FDRE (Setup_fdre_C_D)       -0.016    29.984    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         29.984    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 28.522    

Slack (MET) :             28.526ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.413ns  (logic 0.456ns (32.263%)  route 0.957ns (67.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y124                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X56Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.957     1.413    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X47Y128        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)       -0.061    29.939    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                 28.526    

Slack (MET) :             28.526ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.407ns  (logic 0.456ns (32.405%)  route 0.951ns (67.595%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y124                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X56Y124        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.951     1.407    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[26]
    SLICE_X48Y127        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X48Y127        FDRE (Setup_fdre_C_D)       -0.067    29.933    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 28.526    

Slack (MET) :             28.539ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.209ns  (logic 0.478ns (39.536%)  route 0.731ns (60.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.731     1.209    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X37Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X37Y79         FDRE (Setup_fdre_C_D)       -0.252    29.748    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.748    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 28.539    

Slack (MET) :             28.547ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.360ns  (logic 0.456ns (33.536%)  route 0.904ns (66.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.904     1.360    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[14]
    SLICE_X31Y126        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X31Y126        FDRE (Setup_fdre_C_D)       -0.093    29.907    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 28.547    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.171ns  (logic 0.419ns (35.781%)  route 0.752ns (64.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.752     1.171    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[9]
    SLICE_X29Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X29Y104        FDRE (Setup_fdre_C_D)       -0.242    29.758    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         29.758    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                 28.587    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.264ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.264ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.811ns  (logic 0.518ns (28.604%)  route 1.293ns (71.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           1.293     1.811    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[33]
    SLICE_X67Y110        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X67Y110        FDRE (Setup_fdre_C_D)       -0.067    17.075    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                 15.264    

Slack (MET) :             15.671ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.253ns  (logic 0.478ns (38.156%)  route 0.775ns (61.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X46Y131        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.775     1.253    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[25]
    SLICE_X45Y131        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X45Y131        FDRE (Setup_fdre_C_D)       -0.218    16.924    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         16.924    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                 15.671    

Slack (MET) :             15.768ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.307ns  (logic 0.456ns (34.887%)  route 0.851ns (65.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y122                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X33Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           0.851     1.307    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[32]
    SLICE_X48Y122        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X48Y122        FDRE (Setup_fdre_C_D)       -0.067    17.075    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                 15.768    

Slack (MET) :             15.776ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.273ns  (logic 0.518ns (40.678%)  route 0.755ns (59.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.755     1.273    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[14]
    SLICE_X37Y129        FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X37Y129        FDRE (Setup_fdre_C_D)       -0.093    17.049    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 15.776    

Slack (MET) :             15.777ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.121ns  (logic 0.478ns (42.636%)  route 0.643ns (57.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y131                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X46Y131        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.643     1.121    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X47Y131        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X47Y131        FDRE (Setup_fdre_C_D)       -0.244    16.898    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         16.898    
                         arrival time                          -1.121    
  -------------------------------------------------------------------
                         slack                                 15.777    

Slack (MET) :             15.781ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.109ns  (logic 0.478ns (43.090%)  route 0.631ns (56.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y131                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
    SLICE_X42Y131        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.631     1.109    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[35]
    SLICE_X47Y131        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X47Y131        FDRE (Setup_fdre_C_D)       -0.252    16.890    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                 15.781    

Slack (MET) :             15.784ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.266ns  (logic 0.518ns (40.928%)  route 0.748ns (59.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.748     1.266    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[26]
    SLICE_X37Y129        FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X37Y129        FDRE (Setup_fdre_C_D)       -0.092    17.050    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -1.266    
  -------------------------------------------------------------------
                         slack                                 15.784    

Slack (MET) :             15.787ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.137ns  (logic 0.478ns (42.028%)  route 0.659ns (57.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.659     1.137    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[30]
    SLICE_X37Y129        FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X37Y129        FDRE (Setup_fdre_C_D)       -0.218    16.924    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         16.924    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 15.787    

Slack (MET) :             15.797ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.130ns  (logic 0.478ns (42.289%)  route 0.652ns (57.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.652     1.130    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[33]
    SLICE_X37Y129        FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X37Y129        FDRE (Setup_fdre_C_D)       -0.215    16.927    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 15.797    

Slack (MET) :             15.799ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.142ns  (MaxDelay Path 17.142ns)
  Data Path Delay:        1.129ns  (logic 0.478ns (42.355%)  route 0.651ns (57.645%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 17.142ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.651     1.129    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X37Y129        FDRE                                         r  design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   17.142    17.142    
    SLICE_X37Y129        FDRE (Setup_fdre_C_D)       -0.214    16.928    design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         16.928    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                 15.799    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[17][21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.518ns (10.457%)  route 4.436ns (89.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 7.432 - 5.714 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.710     1.713    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X66Y83         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.518     2.231 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=173, routed)         4.436     6.667    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_4_alias
    SLICE_X59Y101        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[17][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.715     7.432    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X59Y101        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[17][21]/C
                         clock pessimism              0.014     7.446    
                         clock uncertainty           -0.079     7.367    
    SLICE_X59Y101        FDCE (Recov_fdce_C_CLR)     -0.405     6.962    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[17][21]
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[17][23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.518ns (10.457%)  route 4.436ns (89.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 7.432 - 5.714 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.710     1.713    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X66Y83         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.518     2.231 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=173, routed)         4.436     6.667    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_4_alias
    SLICE_X59Y101        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[17][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.715     7.432    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X59Y101        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[17][23]/C
                         clock pessimism              0.014     7.446    
                         clock uncertainty           -0.079     7.367    
    SLICE_X59Y101        FDCE (Recov_fdce_C_CLR)     -0.405     6.962    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[17][23]
  -------------------------------------------------------------------
                         required time                          6.962    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[26][24]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 0.456ns (9.257%)  route 4.470ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 7.423 - 5.714 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.726     1.729    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X89Y99         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.456     2.185 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/Q
                         net (fo=220, routed)         4.470     6.655    design_1_i/BohSME_export_0/U0/BohSME/instr0/peripheral_aresetn[0]_repN_25_alias
    SLICE_X89Y125        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[26][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.706     7.423    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X89Y125        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[26][24]/C
                         clock pessimism              0.014     7.437    
                         clock uncertainty           -0.079     7.358    
    SLICE_X89Y125        FDCE (Recov_fdce_C_CLR)     -0.405     6.953    design_1_i/BohSME_export_0/U0/BohSME/instr0/a0l1_val_reg[26][24]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][26]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.456ns (9.061%)  route 4.576ns (90.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 7.492 - 5.714 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.726     1.729    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X88Y97         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.456     2.185 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=102, routed)         4.576     6.761    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/peripheral_aresetn[0]_repN_31_alias
    SLICE_X100Y118       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.775     7.492    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X100Y118       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][26]/C
                         clock pessimism              0.014     7.506    
                         clock uncertainty           -0.079     7.427    
    SLICE_X100Y118       FDCE (Recov_fdce_C_CLR)     -0.319     7.108    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][26]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][30]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.456ns (9.061%)  route 4.576ns (90.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 7.492 - 5.714 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.726     1.729    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X88Y97         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.456     2.185 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=102, routed)         4.576     6.761    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/peripheral_aresetn[0]_repN_31_alias
    SLICE_X100Y118       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.775     7.492    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X100Y118       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][30]/C
                         clock pessimism              0.014     7.506    
                         clock uncertainty           -0.079     7.427    
    SLICE_X100Y118       FDCE (Recov_fdce_C_CLR)     -0.319     7.108    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][30]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][31]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.456ns (9.061%)  route 4.576ns (90.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 7.492 - 5.714 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.726     1.729    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X88Y97         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.456     2.185 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=102, routed)         4.576     6.761    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/peripheral_aresetn[0]_repN_31_alias
    SLICE_X100Y118       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.775     7.492    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X100Y118       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][31]/C
                         clock pessimism              0.014     7.506    
                         clock uncertainty           -0.079     7.427    
    SLICE_X100Y118       FDCE (Recov_fdce_C_CLR)     -0.319     7.108    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[29][31]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[30][20]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 0.456ns (9.064%)  route 4.575ns (90.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 7.501 - 5.714 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.726     1.729    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X89Y99         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.456     2.185 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/Q
                         net (fo=95, routed)          4.575     6.760    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_21_alias
    SLICE_X102Y110       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[30][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.784     7.501    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X102Y110       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[30][20]/C
                         clock pessimism              0.014     7.515    
                         clock uncertainty           -0.079     7.436    
    SLICE_X102Y110       FDCE (Recov_fdce_C_CLR)     -0.319     7.117    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[30][20]
  -------------------------------------------------------------------
                         required time                          7.117    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[26][21]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.456ns (9.384%)  route 4.403ns (90.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.427 - 5.714 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.726     1.729    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X89Y99         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.456     2.185 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/Q
                         net (fo=220, routed)         4.403     6.588    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/peripheral_aresetn[0]_repN_25_alias
    SLICE_X81Y121        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[26][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.710     7.427    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X81Y121        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[26][21]/C
                         clock pessimism              0.014     7.441    
                         clock uncertainty           -0.079     7.362    
    SLICE_X81Y121        FDCE (Recov_fdce_C_CLR)     -0.405     6.957    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[26][21]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[26][23]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.456ns (9.384%)  route 4.403ns (90.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 7.427 - 5.714 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.726     1.729    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X89Y99         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.456     2.185 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/Q
                         net (fo=220, routed)         4.403     6.588    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/peripheral_aresetn[0]_repN_25_alias
    SLICE_X81Y121        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[26][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.710     7.427    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X81Y121        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[26][23]/C
                         clock pessimism              0.014     7.441    
                         clock uncertainty           -0.079     7.362    
    SLICE_X81Y121        FDCE (Recov_fdce_C_CLR)     -0.405     6.957    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[26][23]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[21][22]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_design_1_clk_wiz_0 rise@5.714ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 0.518ns (10.457%)  route 4.436ns (89.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 7.432 - 5.714 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.710     1.713    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X66Y83         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y83         FDRE (Prop_fdre_C_Q)         0.518     2.231 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4/Q
                         net (fo=173, routed)         4.436     6.667    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/peripheral_aresetn[0]_repN_4_alias
    SLICE_X58Y101        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[21][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.714 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        1.612     7.327    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     3.901 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     5.626    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.717 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        1.715     7.432    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/CLK
    SLICE_X58Y101        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[21][22]/C
                         clock pessimism              0.014     7.446    
                         clock uncertainty           -0.079     7.367    
    SLICE_X58Y101        FDCE (Recov_fdce_C_CLR)     -0.319     7.048    design_1_i/BohSME_export_0/U0/BohSME/repeater_0/output_val_reg[21][22]
  -------------------------------------------------------------------
                         required time                          7.048    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  0.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[25][11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.436%)  route 0.268ns (65.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.585     0.587    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X88Y94         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_fdre_C_Q)         0.141     0.728 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=172, routed)         0.268     0.996    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_15_alias
    SLICE_X84Y100        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[25][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.941     0.943    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X84Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[25][11]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[25][11]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[25][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.436%)  route 0.268ns (65.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.585     0.587    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X88Y94         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_fdre_C_Q)         0.141     0.728 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_15/Q
                         net (fo=172, routed)         0.268     0.996    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_15_alias
    SLICE_X84Y100        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[25][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.941     0.943    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X84Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[25][1]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X84Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[25][1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[14][13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.983%)  route 0.203ns (59.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.637     0.639    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X53Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     0.780 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=205, routed)         0.203     0.983    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_17_alias
    SLICE_X48Y102        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[14][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.913     0.915    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X48Y102        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[14][13]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X48Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.814    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[14][13]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[26][17]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.903%)  route 0.347ns (71.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.586     0.588    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X89Y99         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/Q
                         net (fo=95, routed)          0.347     1.076    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_21_alias
    SLICE_X92Y101        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[26][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.965     0.967    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X92Y101        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[26][17]/C
                         clock pessimism             -0.005     0.962    
    SLICE_X92Y101        FDCE (Remov_fdce_C_CLR)     -0.067     0.895    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[26][17]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[26][19]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.903%)  route 0.347ns (71.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.586     0.588    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X89Y99         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_21/Q
                         net (fo=95, routed)          0.347     1.076    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_21_alias
    SLICE_X92Y101        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[26][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.965     0.967    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X92Y101        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[26][19]/C
                         clock pessimism             -0.005     0.962    
    SLICE_X92Y101        FDCE (Remov_fdce_C_CLR)     -0.067     0.895    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[26][19]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.309%)  route 0.247ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.637     0.639    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X53Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     0.780 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=205, routed)         0.247     1.027    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_17_alias
    SLICE_X44Y102        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.913     0.915    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X44Y102        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][13]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X44Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.814    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][13]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.309%)  route 0.247ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.637     0.639    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X53Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     0.780 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=205, routed)         0.247     1.027    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_17_alias
    SLICE_X44Y102        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.913     0.915    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X44Y102        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][7]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X44Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.814    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][7]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.309%)  route 0.247ns (63.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.637     0.639    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X53Y102        FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     0.780 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_17/Q
                         net (fo=205, routed)         0.247     1.027    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/peripheral_aresetn[0]_repN_17_alias
    SLICE_X44Y102        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.913     0.915    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/CLK
    SLICE_X44Y102        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][9]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X44Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.814    design_1_i/BohSME_export_0/U0/BohSME/repeater_5/output_val_reg[10][9]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr2/a3l3_val_reg[29][2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.582%)  route 0.410ns (74.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.586     0.588    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X89Y99         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/Q
                         net (fo=220, routed)         0.410     1.139    design_1_i/BohSME_export_0/U0/BohSME/instr2/peripheral_aresetn[0]_repN_25_alias
    SLICE_X98Y100        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr2/a3l3_val_reg[29][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.967     0.969    design_1_i/BohSME_export_0/U0/BohSME/instr2/CLK
    SLICE_X98Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr2/a3l3_val_reg[29][2]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X98Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.897    design_1_i/BohSME_export_0/U0/BohSME/instr2/a3l3_val_reg[29][2]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr2/a3l3_val_reg[29][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.582%)  route 0.410ns (74.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.586     0.588    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X89Y99         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     0.729 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_25/Q
                         net (fo=220, routed)         0.410     1.139    design_1_i/BohSME_export_0/U0/BohSME/instr2/peripheral_aresetn[0]_repN_25_alias
    SLICE_X98Y100        FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr2/a3l3_val_reg[29][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1224, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7948, routed)        0.967     0.969    design_1_i/BohSME_export_0/U0/BohSME/instr2/CLK
    SLICE_X98Y100        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr2/a3l3_val_reg[29][3]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X98Y100        FDCE (Remov_fdce_C_CLR)     -0.067     0.897    design_1_i/BohSME_export_0/U0/BohSME/instr2/a3l3_val_reg[29][3]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.242    





