

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Tue Oct  1 18:27:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.664 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49161|    49161|  0.229 ms|  0.229 ms|  49161|  49161|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop40_loop41_loop42  |    49159|    49159|        20|         12|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      776|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    41|     3817|     3002|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     2238|    -|
|Register             |        -|     -|     4034|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|    41|     7851|     6016|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U1    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U2    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U3    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U5    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U18  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U19  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  41| 3817| 3002|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v125_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v125_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                          |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +-----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln361_1_fu_1331_p2             |         +|   0|  0|  20|          13|           1|
    |add_ln361_fu_1346_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln362_1_fu_1548_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln362_fu_1402_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln363_fu_1737_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln369_fu_1482_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln370_fu_1516_p2               |         +|   0|  0|  15|           8|           8|
    |empty_fu_1452_p2                   |         +|   0|  0|  15|           8|           8|
    |and_ln361_fu_1384_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1157                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1855                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1859                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1873                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1876                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln361_fu_1325_p2              |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln362_fu_1352_p2              |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln363_1_fu_1742_p2            |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln363_fu_1378_p2              |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln371_fu_1591_p2              |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln378_fu_1542_p2              |      icmp|   0|  0|  12|           4|           2|
    |ap_block_state20_pp0_stage7_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln361_fu_1366_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln362_1_fu_1414_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln362_fu_1408_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln361_1_fu_1390_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln361_fu_1358_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln362_1_fu_1432_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln362_2_fu_1554_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln362_fu_1420_p3            |    select|   0|  0|   5|           1|           1|
    |v134_10_fu_1909_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_11_fu_1917_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_12_fu_1925_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_13_fu_1969_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_14_fu_1977_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_15_fu_1985_p3                 |    select|   0|  0|  32|           1|           1|
    |v134_1_fu_1789_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_2_fu_1797_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_3_fu_1961_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_4_fu_1805_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_5_fu_1841_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_6_fu_1849_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_7_fu_1857_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_8_fu_1865_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_9_fu_1901_p3                  |    select|   0|  0|  32|           1|           1|
    |v134_fu_1781_p3                    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln361_fu_1372_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 776|         139|         112|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add53_1143_33_fu_180                    |   9|          2|   32|         64|
    |add53_1_1_311_fu_196                    |   9|          2|   32|         64|
    |add53_1_2_313_fu_200                    |   9|          2|   32|         64|
    |add53_1_31199_fu_192                    |   9|          2|   32|         64|
    |add53_1_3_315_fu_204                    |   9|          2|   32|         64|
    |add53_2167_35_fu_184                    |   9|          2|   32|         64|
    |add53_2_1_319_fu_212                    |   9|          2|   32|         64|
    |add53_2_2_321_fu_216                    |   9|          2|   32|         64|
    |add53_2_38017_fu_208                    |   9|          2|   32|         64|
    |add53_2_3_323_fu_220                    |   9|          2|   32|         64|
    |add53_3191_37_fu_188                    |   9|          2|   32|         64|
    |add53_32691_fu_176                      |   9|          2|   32|         64|
    |add53_3_1_327_fu_228                    |   9|          2|   32|         64|
    |add53_3_2_329_fu_232                    |   9|          2|   32|         64|
    |add53_3_34125_fu_224                    |   9|          2|   32|         64|
    |add53_3_3_331_fu_236                    |   9|          2|   32|         64|
    |ap_NS_fsm                               |  65|         13|    1|         13|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_add53_1143_33_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_1_1_311_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_1_2_313_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_1_31199_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_1_3_315_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_2167_35_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_2_1_319_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_2_2_321_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_2_38017_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_2_3_323_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3191_37_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_32691_load       |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3_1_327_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3_2_329_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3_34125_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add53_3_3_331_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten44_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v126_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v127_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v128_load              |   9|          2|    5|         10|
    |grp_fu_1051_p0                          |  37|          7|   32|        224|
    |grp_fu_1051_p1                          |  65|         12|   32|        384|
    |grp_fu_1055_p0                          |  31|          6|   32|        192|
    |grp_fu_1055_p1                          |  65|         12|   32|        384|
    |grp_fu_1059_p0                          |  31|          6|   32|        192|
    |grp_fu_1059_p1                          |  54|         10|   32|        320|
    |grp_fu_1063_p0                          |  31|          6|   32|        192|
    |grp_fu_1063_p1                          |  31|          6|   32|        192|
    |grp_fu_1067_p0                          |  31|          6|   32|        192|
    |grp_fu_1067_p1                          |  59|         11|   32|        352|
    |grp_fu_1071_p0                          |  20|          4|   32|        128|
    |grp_fu_1071_p1                          |  20|          4|   32|        128|
    |grp_fu_1075_p0                          |  20|          4|   32|        128|
    |grp_fu_1075_p1                          |  20|          4|   32|        128|
    |grp_fu_1079_p0                          |  20|          4|   32|        128|
    |grp_fu_1079_p1                          |  20|          4|   32|        128|
    |grp_fu_1107_p0                          |  31|          6|   32|        192|
    |grp_fu_1107_p1                          |  37|          7|   32|        224|
    |grp_fu_1112_p0                          |  31|          6|   32|        192|
    |grp_fu_1112_p1                          |  37|          7|   32|        224|
    |grp_fu_1117_p0                          |  37|          7|   32|        224|
    |grp_fu_1117_p1                          |  37|          7|   32|        224|
    |grp_fu_1122_p0                          |  37|          7|   32|        224|
    |grp_fu_1122_p1                          |  37|          7|   32|        224|
    |grp_fu_1126_p0                          |  37|          7|   32|        224|
    |grp_fu_1126_p1                          |  37|          7|   32|        224|
    |grp_fu_1131_p0                          |  37|          7|   32|        224|
    |grp_fu_1131_p1                          |  37|          7|   32|        224|
    |grp_fu_1136_p0                          |  37|          7|   32|        224|
    |grp_fu_1136_p1                          |  37|          7|   32|        224|
    |grp_fu_1141_p0                          |  31|          6|   32|        192|
    |grp_fu_1141_p1                          |  37|          7|   32|        224|
    |grp_fu_1145_p0                          |  31|          6|   32|        192|
    |grp_fu_1145_p1                          |  37|          7|   32|        224|
    |grp_fu_1149_p0                          |  26|          5|   32|        160|
    |grp_fu_1149_p1                          |  31|          6|   32|        192|
    |grp_fu_1153_p0                          |  26|          5|   32|        160|
    |grp_fu_1153_p1                          |  31|          6|   32|        192|
    |indvar_flatten44_fu_172                 |   9|          2|   13|         26|
    |indvar_flatten_fu_164                   |   9|          2|   10|         20|
    |v125_10_address0                        |  14|          3|    8|         24|
    |v125_11_address0                        |  14|          3|    8|         24|
    |v125_12_address0                        |  14|          3|    8|         24|
    |v125_13_address0                        |  14|          3|    8|         24|
    |v125_14_address0                        |  14|          3|    8|         24|
    |v125_15_address0                        |  14|          3|    8|         24|
    |v125_1_address0                         |  14|          3|    8|         24|
    |v125_2_address0                         |  14|          3|    8|         24|
    |v125_3_address0                         |  14|          3|    8|         24|
    |v125_4_address0                         |  14|          3|    8|         24|
    |v125_5_address0                         |  14|          3|    8|         24|
    |v125_6_address0                         |  14|          3|    8|         24|
    |v125_7_address0                         |  14|          3|    8|         24|
    |v125_8_address0                         |  14|          3|    8|         24|
    |v125_9_address0                         |  14|          3|    8|         24|
    |v125_address0                           |  14|          3|    8|         24|
    |v126_fu_168                             |   9|          2|    5|         10|
    |v127_fu_160                             |   9|          2|    5|         10|
    |v128_fu_156                             |   9|          2|    5|         10|
    |v153_0_0_blk_n                          |   9|          2|    1|          2|
    |v153_0_1_blk_n                          |   9|          2|    1|          2|
    |v153_0_2_blk_n                          |   9|          2|    1|          2|
    |v153_0_3_blk_n                          |   9|          2|    1|          2|
    |v153_1_0_blk_n                          |   9|          2|    1|          2|
    |v153_1_1_blk_n                          |   9|          2|    1|          2|
    |v153_1_2_blk_n                          |   9|          2|    1|          2|
    |v153_1_3_blk_n                          |   9|          2|    1|          2|
    |v153_2_0_blk_n                          |   9|          2|    1|          2|
    |v153_2_1_blk_n                          |   9|          2|    1|          2|
    |v153_2_2_blk_n                          |   9|          2|    1|          2|
    |v153_2_3_blk_n                          |   9|          2|    1|          2|
    |v153_3_0_blk_n                          |   9|          2|    1|          2|
    |v153_3_1_blk_n                          |   9|          2|    1|          2|
    |v153_3_2_blk_n                          |   9|          2|    1|          2|
    |v153_3_3_blk_n                          |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |2238|        451| 2465|      11149|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add53_1143_33_fu_180                 |  32|   0|   32|          0|
    |add53_1_1_311_fu_196                 |  32|   0|   32|          0|
    |add53_1_2_313_fu_200                 |  32|   0|   32|          0|
    |add53_1_31199_fu_192                 |  32|   0|   32|          0|
    |add53_1_3_315_fu_204                 |  32|   0|   32|          0|
    |add53_2167_35_fu_184                 |  32|   0|   32|          0|
    |add53_2_1_319_fu_212                 |  32|   0|   32|          0|
    |add53_2_2_321_fu_216                 |  32|   0|   32|          0|
    |add53_2_38017_fu_208                 |  32|   0|   32|          0|
    |add53_2_3_323_fu_220                 |  32|   0|   32|          0|
    |add53_3191_37_fu_188                 |  32|   0|   32|          0|
    |add53_32691_fu_176                   |  32|   0|   32|          0|
    |add53_3_1_327_fu_228                 |  32|   0|   32|          0|
    |add53_3_2_329_fu_232                 |  32|   0|   32|          0|
    |add53_3_34125_fu_224                 |  32|   0|   32|          0|
    |add53_3_3_331_fu_236                 |  32|   0|   32|          0|
    |ap_CS_fsm                            |  12|   0|   12|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |icmp_ln361_reg_2300                  |   1|   0|    1|          0|
    |icmp_ln361_reg_2300_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln363_1_reg_2907                |   1|   0|    1|          0|
    |icmp_ln363_1_reg_2907_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln371_reg_2654                  |   1|   0|    1|          0|
    |icmp_ln378_reg_2554                  |   1|   0|    1|          0|
    |icmp_ln378_reg_2554_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten44_fu_172              |  13|   0|   13|          0|
    |indvar_flatten_fu_164                |  10|   0|   10|          0|
    |or_ln362_reg_2304                    |   1|   0|    1|          0|
    |reg_1189                             |  32|   0|   32|          0|
    |reg_1195                             |  32|   0|   32|          0|
    |reg_1201                             |  32|   0|   32|          0|
    |reg_1207                             |  32|   0|   32|          0|
    |reg_1212                             |  32|   0|   32|          0|
    |reg_1217                             |  32|   0|   32|          0|
    |reg_1222                             |  32|   0|   32|          0|
    |reg_1227                             |  32|   0|   32|          0|
    |reg_1232                             |  32|   0|   32|          0|
    |reg_1237                             |  32|   0|   32|          0|
    |reg_1242                             |  32|   0|   32|          0|
    |reg_1247                             |  32|   0|   32|          0|
    |reg_1253                             |  32|   0|   32|          0|
    |reg_1258                             |  32|   0|   32|          0|
    |reg_1263                             |  32|   0|   32|          0|
    |reg_1268                             |  32|   0|   32|          0|
    |select_ln362_reg_2308                |   5|   0|    5|          0|
    |tmp15_reg_3271                       |  32|   0|   32|          0|
    |tmp18_reg_3276                       |  32|   0|   32|          0|
    |tmp27_reg_3291                       |  32|   0|   32|          0|
    |tmp2_reg_3251                        |  32|   0|   32|          0|
    |tmp30_reg_3296                       |  32|   0|   32|          0|
    |tmp39_reg_3311                       |  32|   0|   32|          0|
    |tmp42_reg_3316                       |  32|   0|   32|          0|
    |tmp7_reg_3256                        |  32|   0|   32|          0|
    |v125_10_addr_reg_2364                |   8|   0|    8|          0|
    |v125_10_addr_reg_2364_pp0_iter1_reg  |   8|   0|    8|          0|
    |v125_10_load_reg_2608                |  32|   0|   32|          0|
    |v125_11_addr_reg_2369                |   8|   0|    8|          0|
    |v125_11_addr_reg_2369_pp0_iter1_reg  |   8|   0|    8|          0|
    |v125_11_load_reg_2613                |  32|   0|   32|          0|
    |v125_12_addr_reg_2374                |   8|   0|    8|          0|
    |v125_12_addr_reg_2374_pp0_iter1_reg  |   8|   0|    8|          0|
    |v125_12_load_reg_2618                |  32|   0|   32|          0|
    |v125_13_addr_reg_2379                |   8|   0|    8|          0|
    |v125_13_addr_reg_2379_pp0_iter1_reg  |   8|   0|    8|          0|
    |v125_13_load_reg_2623                |  32|   0|   32|          0|
    |v125_14_addr_reg_2384                |   8|   0|    8|          0|
    |v125_14_addr_reg_2384_pp0_iter1_reg  |   8|   0|    8|          0|
    |v125_14_load_reg_2628                |  32|   0|   32|          0|
    |v125_15_addr_reg_2389                |   8|   0|    8|          0|
    |v125_15_addr_reg_2389_pp0_iter1_reg  |   8|   0|    8|          0|
    |v125_15_load_reg_2633                |  32|   0|   32|          0|
    |v125_1_addr_reg_2319                 |   8|   0|    8|          0|
    |v125_1_addr_reg_2319_pp0_iter1_reg   |   8|   0|    8|          0|
    |v125_1_load_reg_2563                 |  32|   0|   32|          0|
    |v125_2_addr_reg_2324                 |   8|   0|    8|          0|
    |v125_2_addr_reg_2324_pp0_iter1_reg   |   8|   0|    8|          0|
    |v125_2_load_reg_2568                 |  32|   0|   32|          0|
    |v125_3_addr_reg_2329                 |   8|   0|    8|          0|
    |v125_3_addr_reg_2329_pp0_iter1_reg   |   8|   0|    8|          0|
    |v125_3_load_reg_2573                 |  32|   0|   32|          0|
    |v125_4_addr_reg_2334                 |   8|   0|    8|          0|
    |v125_4_addr_reg_2334_pp0_iter1_reg   |   8|   0|    8|          0|
    |v125_4_load_reg_2578                 |  32|   0|   32|          0|
    |v125_5_addr_reg_2339                 |   8|   0|    8|          0|
    |v125_5_addr_reg_2339_pp0_iter1_reg   |   8|   0|    8|          0|
    |v125_5_load_reg_2583                 |  32|   0|   32|          0|
    |v125_6_addr_reg_2344                 |   8|   0|    8|          0|
    |v125_6_addr_reg_2344_pp0_iter1_reg   |   8|   0|    8|          0|
    |v125_6_load_reg_2588                 |  32|   0|   32|          0|
    |v125_7_addr_reg_2349                 |   8|   0|    8|          0|
    |v125_7_addr_reg_2349_pp0_iter1_reg   |   8|   0|    8|          0|
    |v125_7_load_reg_2593                 |  32|   0|   32|          0|
    |v125_8_addr_reg_2354                 |   8|   0|    8|          0|
    |v125_8_addr_reg_2354_pp0_iter1_reg   |   8|   0|    8|          0|
    |v125_8_load_reg_2598                 |  32|   0|   32|          0|
    |v125_9_addr_reg_2359                 |   8|   0|    8|          0|
    |v125_9_addr_reg_2359_pp0_iter1_reg   |   8|   0|    8|          0|
    |v125_9_load_reg_2603                 |  32|   0|   32|          0|
    |v125_addr_reg_2314                   |   8|   0|    8|          0|
    |v125_addr_reg_2314_pp0_iter1_reg     |   8|   0|    8|          0|
    |v125_load_reg_2558                   |  32|   0|   32|          0|
    |v126_fu_168                          |   5|   0|    5|          0|
    |v127_fu_160                          |   5|   0|    5|          0|
    |v128_fu_156                          |   5|   0|    5|          0|
    |v132_10_reg_2863                     |  32|   0|   32|          0|
    |v132_11_reg_2871                     |  32|   0|   32|          0|
    |v132_12_reg_2879                     |  32|   0|   32|          0|
    |v132_13_reg_2887                     |  32|   0|   32|          0|
    |v132_14_reg_2893                     |  32|   0|   32|          0|
    |v132_15_reg_2899                     |  32|   0|   32|          0|
    |v132_1_reg_2674                      |  32|   0|   32|          0|
    |v132_2_reg_2689                      |  32|   0|   32|          0|
    |v132_3_reg_2704                      |  32|   0|   32|          0|
    |v132_4_reg_2815                      |  32|   0|   32|          0|
    |v132_5_reg_2823                      |  32|   0|   32|          0|
    |v132_6_reg_2831                      |  32|   0|   32|          0|
    |v132_8_reg_2847                      |  32|   0|   32|          0|
    |v132_9_reg_2855                      |  32|   0|   32|          0|
    |v132_reg_2638                        |  32|   0|   32|          0|
    |v133_10_reg_2767                     |  32|   0|   32|          0|
    |v133_11_reg_2775                     |  32|   0|   32|          0|
    |v133_12_reg_2783                     |  32|   0|   32|          0|
    |v133_13_reg_2791                     |  32|   0|   32|          0|
    |v133_14_reg_2799                     |  32|   0|   32|          0|
    |v133_15_reg_2807                     |  32|   0|   32|          0|
    |v133_1_reg_2681                      |  32|   0|   32|          0|
    |v133_2_reg_2696                      |  32|   0|   32|          0|
    |v133_3_reg_2711                      |  32|   0|   32|          0|
    |v133_4_reg_2719                      |  32|   0|   32|          0|
    |v133_5_reg_2727                      |  32|   0|   32|          0|
    |v133_6_reg_2735                      |  32|   0|   32|          0|
    |v133_7_reg_2743                      |  32|   0|   32|          0|
    |v133_8_reg_2751                      |  32|   0|   32|          0|
    |v133_9_reg_2759                      |  32|   0|   32|          0|
    |v133_reg_2646                        |  32|   0|   32|          0|
    |v135_11_reg_2926                     |  32|   0|   32|          0|
    |v135_14_reg_3216                     |  32|   0|   32|          0|
    |v135_19_reg_3186                     |  32|   0|   32|          0|
    |v135_23_reg_3191                     |  32|   0|   32|          0|
    |v135_28_reg_3071                     |  32|   0|   32|          0|
    |v135_29_reg_3076                     |  32|   0|   32|          0|
    |v135_30_reg_2946                     |  32|   0|   32|          0|
    |v135_32_reg_3081                     |  32|   0|   32|          0|
    |v135_34_reg_2951                     |  32|   0|   32|          0|
    |v135_35_reg_3226                     |  32|   0|   32|          0|
    |v135_38_reg_2996                     |  32|   0|   32|          0|
    |v135_39_reg_3231                     |  32|   0|   32|          0|
    |v135_42_reg_3001                     |  32|   0|   32|          0|
    |v135_43_reg_3236                     |  32|   0|   32|          0|
    |v135_44_reg_3136                     |  32|   0|   32|          0|
    |v135_45_reg_3141                     |  32|   0|   32|          0|
    |v135_46_reg_3006                     |  32|   0|   32|          0|
    |v135_47_reg_3241                     |  32|   0|   32|          0|
    |v135_48_reg_3146                     |  32|   0|   32|          0|
    |v135_49_reg_3151                     |  32|   0|   32|          0|
    |v135_50_reg_3011                     |  32|   0|   32|          0|
    |v135_51_reg_3246                     |  32|   0|   32|          0|
    |v135_52_reg_3161                     |  32|   0|   32|          0|
    |v135_53_reg_3166                     |  32|   0|   32|          0|
    |v135_54_reg_3016                     |  32|   0|   32|          0|
    |v135_58_reg_3021                     |  32|   0|   32|          0|
    |v135_60_reg_3206                     |  32|   0|   32|          0|
    |v135_61_reg_3211                     |  32|   0|   32|          0|
    |v135_62_reg_3026                     |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |4034|   0| 4034|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v153_0_0_din             |  out|   32|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_num_data_valid  |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_fifo_cap        |   in|    9|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_full_n          |   in|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_0_0_write           |  out|    1|     ap_fifo|      v153_0_0|       pointer|
|v153_0_1_din             |  out|   32|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_num_data_valid  |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_fifo_cap        |   in|    9|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_full_n          |   in|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_0_1_write           |  out|    1|     ap_fifo|      v153_0_1|       pointer|
|v153_0_2_din             |  out|   32|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_num_data_valid  |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_fifo_cap        |   in|    9|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_full_n          |   in|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_0_2_write           |  out|    1|     ap_fifo|      v153_0_2|       pointer|
|v153_0_3_din             |  out|   32|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_num_data_valid  |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_fifo_cap        |   in|    9|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_full_n          |   in|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_0_3_write           |  out|    1|     ap_fifo|      v153_0_3|       pointer|
|v153_1_0_din             |  out|   32|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_num_data_valid  |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_fifo_cap        |   in|    9|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_full_n          |   in|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_1_0_write           |  out|    1|     ap_fifo|      v153_1_0|       pointer|
|v153_1_1_din             |  out|   32|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_num_data_valid  |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_fifo_cap        |   in|    9|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_full_n          |   in|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_1_1_write           |  out|    1|     ap_fifo|      v153_1_1|       pointer|
|v153_1_2_din             |  out|   32|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_num_data_valid  |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_fifo_cap        |   in|    9|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_full_n          |   in|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_1_2_write           |  out|    1|     ap_fifo|      v153_1_2|       pointer|
|v153_1_3_din             |  out|   32|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_num_data_valid  |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_fifo_cap        |   in|    9|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_full_n          |   in|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_1_3_write           |  out|    1|     ap_fifo|      v153_1_3|       pointer|
|v153_2_0_din             |  out|   32|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_num_data_valid  |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_fifo_cap        |   in|    9|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_full_n          |   in|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_2_0_write           |  out|    1|     ap_fifo|      v153_2_0|       pointer|
|v153_2_1_din             |  out|   32|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_num_data_valid  |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_fifo_cap        |   in|    9|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_full_n          |   in|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_2_1_write           |  out|    1|     ap_fifo|      v153_2_1|       pointer|
|v153_2_2_din             |  out|   32|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_num_data_valid  |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_fifo_cap        |   in|    9|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_full_n          |   in|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_2_2_write           |  out|    1|     ap_fifo|      v153_2_2|       pointer|
|v153_2_3_din             |  out|   32|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_num_data_valid  |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_fifo_cap        |   in|    9|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_full_n          |   in|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_2_3_write           |  out|    1|     ap_fifo|      v153_2_3|       pointer|
|v153_3_0_din             |  out|   32|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_num_data_valid  |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_fifo_cap        |   in|    9|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_full_n          |   in|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_3_0_write           |  out|    1|     ap_fifo|      v153_3_0|       pointer|
|v153_3_1_din             |  out|   32|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_num_data_valid  |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_fifo_cap        |   in|    9|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_full_n          |   in|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_3_1_write           |  out|    1|     ap_fifo|      v153_3_1|       pointer|
|v153_3_2_din             |  out|   32|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_num_data_valid  |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_fifo_cap        |   in|    9|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_full_n          |   in|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_3_2_write           |  out|    1|     ap_fifo|      v153_3_2|       pointer|
|v153_3_3_din             |  out|   32|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_num_data_valid  |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_fifo_cap        |   in|    9|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_full_n          |   in|    1|     ap_fifo|      v153_3_3|       pointer|
|v153_3_3_write           |  out|    1|     ap_fifo|      v153_3_3|       pointer|
|v138_0_0_address0        |  out|    8|   ap_memory|      v138_0_0|         array|
|v138_0_0_ce0             |  out|    1|   ap_memory|      v138_0_0|         array|
|v138_0_0_q0              |   in|   32|   ap_memory|      v138_0_0|         array|
|v138_0_1_address0        |  out|    8|   ap_memory|      v138_0_1|         array|
|v138_0_1_ce0             |  out|    1|   ap_memory|      v138_0_1|         array|
|v138_0_1_q0              |   in|   32|   ap_memory|      v138_0_1|         array|
|v138_0_2_address0        |  out|    8|   ap_memory|      v138_0_2|         array|
|v138_0_2_ce0             |  out|    1|   ap_memory|      v138_0_2|         array|
|v138_0_2_q0              |   in|   32|   ap_memory|      v138_0_2|         array|
|v138_0_3_address0        |  out|    8|   ap_memory|      v138_0_3|         array|
|v138_0_3_ce0             |  out|    1|   ap_memory|      v138_0_3|         array|
|v138_0_3_q0              |   in|   32|   ap_memory|      v138_0_3|         array|
|v138_1_0_address0        |  out|    8|   ap_memory|      v138_1_0|         array|
|v138_1_0_ce0             |  out|    1|   ap_memory|      v138_1_0|         array|
|v138_1_0_q0              |   in|   32|   ap_memory|      v138_1_0|         array|
|v138_1_1_address0        |  out|    8|   ap_memory|      v138_1_1|         array|
|v138_1_1_ce0             |  out|    1|   ap_memory|      v138_1_1|         array|
|v138_1_1_q0              |   in|   32|   ap_memory|      v138_1_1|         array|
|v138_1_2_address0        |  out|    8|   ap_memory|      v138_1_2|         array|
|v138_1_2_ce0             |  out|    1|   ap_memory|      v138_1_2|         array|
|v138_1_2_q0              |   in|   32|   ap_memory|      v138_1_2|         array|
|v138_1_3_address0        |  out|    8|   ap_memory|      v138_1_3|         array|
|v138_1_3_ce0             |  out|    1|   ap_memory|      v138_1_3|         array|
|v138_1_3_q0              |   in|   32|   ap_memory|      v138_1_3|         array|
|v138_2_0_address0        |  out|    8|   ap_memory|      v138_2_0|         array|
|v138_2_0_ce0             |  out|    1|   ap_memory|      v138_2_0|         array|
|v138_2_0_q0              |   in|   32|   ap_memory|      v138_2_0|         array|
|v138_2_1_address0        |  out|    8|   ap_memory|      v138_2_1|         array|
|v138_2_1_ce0             |  out|    1|   ap_memory|      v138_2_1|         array|
|v138_2_1_q0              |   in|   32|   ap_memory|      v138_2_1|         array|
|v138_2_2_address0        |  out|    8|   ap_memory|      v138_2_2|         array|
|v138_2_2_ce0             |  out|    1|   ap_memory|      v138_2_2|         array|
|v138_2_2_q0              |   in|   32|   ap_memory|      v138_2_2|         array|
|v138_2_3_address0        |  out|    8|   ap_memory|      v138_2_3|         array|
|v138_2_3_ce0             |  out|    1|   ap_memory|      v138_2_3|         array|
|v138_2_3_q0              |   in|   32|   ap_memory|      v138_2_3|         array|
|v138_3_0_address0        |  out|    8|   ap_memory|      v138_3_0|         array|
|v138_3_0_ce0             |  out|    1|   ap_memory|      v138_3_0|         array|
|v138_3_0_q0              |   in|   32|   ap_memory|      v138_3_0|         array|
|v138_3_1_address0        |  out|    8|   ap_memory|      v138_3_1|         array|
|v138_3_1_ce0             |  out|    1|   ap_memory|      v138_3_1|         array|
|v138_3_1_q0              |   in|   32|   ap_memory|      v138_3_1|         array|
|v138_3_2_address0        |  out|    8|   ap_memory|      v138_3_2|         array|
|v138_3_2_ce0             |  out|    1|   ap_memory|      v138_3_2|         array|
|v138_3_2_q0              |   in|   32|   ap_memory|      v138_3_2|         array|
|v138_3_3_address0        |  out|    8|   ap_memory|      v138_3_3|         array|
|v138_3_3_ce0             |  out|    1|   ap_memory|      v138_3_3|         array|
|v138_3_3_q0              |   in|   32|   ap_memory|      v138_3_3|         array|
|v139_0_0_address0        |  out|    8|   ap_memory|      v139_0_0|         array|
|v139_0_0_ce0             |  out|    1|   ap_memory|      v139_0_0|         array|
|v139_0_0_q0              |   in|   32|   ap_memory|      v139_0_0|         array|
|v139_0_1_address0        |  out|    8|   ap_memory|      v139_0_1|         array|
|v139_0_1_ce0             |  out|    1|   ap_memory|      v139_0_1|         array|
|v139_0_1_q0              |   in|   32|   ap_memory|      v139_0_1|         array|
|v139_0_2_address0        |  out|    8|   ap_memory|      v139_0_2|         array|
|v139_0_2_ce0             |  out|    1|   ap_memory|      v139_0_2|         array|
|v139_0_2_q0              |   in|   32|   ap_memory|      v139_0_2|         array|
|v139_0_3_address0        |  out|    8|   ap_memory|      v139_0_3|         array|
|v139_0_3_ce0             |  out|    1|   ap_memory|      v139_0_3|         array|
|v139_0_3_q0              |   in|   32|   ap_memory|      v139_0_3|         array|
|v139_1_0_address0        |  out|    8|   ap_memory|      v139_1_0|         array|
|v139_1_0_ce0             |  out|    1|   ap_memory|      v139_1_0|         array|
|v139_1_0_q0              |   in|   32|   ap_memory|      v139_1_0|         array|
|v139_1_1_address0        |  out|    8|   ap_memory|      v139_1_1|         array|
|v139_1_1_ce0             |  out|    1|   ap_memory|      v139_1_1|         array|
|v139_1_1_q0              |   in|   32|   ap_memory|      v139_1_1|         array|
|v139_1_2_address0        |  out|    8|   ap_memory|      v139_1_2|         array|
|v139_1_2_ce0             |  out|    1|   ap_memory|      v139_1_2|         array|
|v139_1_2_q0              |   in|   32|   ap_memory|      v139_1_2|         array|
|v139_1_3_address0        |  out|    8|   ap_memory|      v139_1_3|         array|
|v139_1_3_ce0             |  out|    1|   ap_memory|      v139_1_3|         array|
|v139_1_3_q0              |   in|   32|   ap_memory|      v139_1_3|         array|
|v139_2_0_address0        |  out|    8|   ap_memory|      v139_2_0|         array|
|v139_2_0_ce0             |  out|    1|   ap_memory|      v139_2_0|         array|
|v139_2_0_q0              |   in|   32|   ap_memory|      v139_2_0|         array|
|v139_2_1_address0        |  out|    8|   ap_memory|      v139_2_1|         array|
|v139_2_1_ce0             |  out|    1|   ap_memory|      v139_2_1|         array|
|v139_2_1_q0              |   in|   32|   ap_memory|      v139_2_1|         array|
|v139_2_2_address0        |  out|    8|   ap_memory|      v139_2_2|         array|
|v139_2_2_ce0             |  out|    1|   ap_memory|      v139_2_2|         array|
|v139_2_2_q0              |   in|   32|   ap_memory|      v139_2_2|         array|
|v139_2_3_address0        |  out|    8|   ap_memory|      v139_2_3|         array|
|v139_2_3_ce0             |  out|    1|   ap_memory|      v139_2_3|         array|
|v139_2_3_q0              |   in|   32|   ap_memory|      v139_2_3|         array|
|v139_3_0_address0        |  out|    8|   ap_memory|      v139_3_0|         array|
|v139_3_0_ce0             |  out|    1|   ap_memory|      v139_3_0|         array|
|v139_3_0_q0              |   in|   32|   ap_memory|      v139_3_0|         array|
|v139_3_1_address0        |  out|    8|   ap_memory|      v139_3_1|         array|
|v139_3_1_ce0             |  out|    1|   ap_memory|      v139_3_1|         array|
|v139_3_1_q0              |   in|   32|   ap_memory|      v139_3_1|         array|
|v139_3_2_address0        |  out|    8|   ap_memory|      v139_3_2|         array|
|v139_3_2_ce0             |  out|    1|   ap_memory|      v139_3_2|         array|
|v139_3_2_q0              |   in|   32|   ap_memory|      v139_3_2|         array|
|v139_3_3_address0        |  out|    8|   ap_memory|      v139_3_3|         array|
|v139_3_3_ce0             |  out|    1|   ap_memory|      v139_3_3|         array|
|v139_3_3_q0              |   in|   32|   ap_memory|      v139_3_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

