#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Apr 10 13:07:11 2023
# Process ID: 22564
# Current directory: H:/EECS645/HW08_MIPS_CU/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1848 H:\EECS645\HW08_MIPS_CU\vivado_project\vivado_project.xpr
# Log file: H:/EECS645/HW08_MIPS_CU/vivado_project/vivado.log
# Journal file: H:/EECS645/HW08_MIPS_CU/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.xprSScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Eopen_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 813.336 ; gain = 203.926
update_compile_order -fileset sources_1
launch_simulaexit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 13:44:06 2023...
ral simulation inexit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 13:43:36 2023...
sim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS645/HW08_MIPS_CU/design_sources/cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 813.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavior of entity xil_defaultlib.cu_tb
Built simulation snapshot cu_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim/xsim.dir/cu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim/xsim.dir/cu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 13:20:09 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 13:20:09 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 813.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cu_tb_behav -key {Behavioral:sim_1:Functional:cu_tb} -tclbatch {cu_tb.tcl} -view {H:/EECS645/HW08_MIPS_CU/simulation_sources/cu_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config H:/EECS645/HW08_MIPS_CU/simulation_sources/cu_wave.wcfg
source cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 837.047 ; gain = 16.902
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 837.047 ; gain = 23.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 841.559 ; gain = 4.512
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS645/HW08_MIPS_CU/design_sources/cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 841.559 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavior of entity xil_defaultlib.cu_tb
Built simulation snapshot cu_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim/xsim.dir/cu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim/xsim.dir/cu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr 10 13:44:02 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 13:44:02 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 841.559 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cu_tb_behav -key {Behavioral:sim_1:Functional:cu_tb} -tclbatch {cu_tb.tcl} -view {H:/EECS645/HW08_MIPS_CU/simulation_sources/cu_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config H:/EECS645/HW08_MIPS_CU/simulation_sources/cu_wave.wcfg
source cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
ERROR: Array sizes do not match, left array has 4 elements, right array has 16 elements
Time: 0 ps  Iteration: 0  Process: /cu_tb/uut/line__34
  File: H:/EECS645/HW08_MIPS_CU/design_sources/cu.vhd

HDL Line: H:/EECS645/HW08_MIPS_CU/design_sources/cu.vhd:34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 846.621 ; gain = 5.062
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 849.355 ; gain = 2.375
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cu_tb_behav -key {Behavioral:sim_1:Functional:cu_tb} -tclbatch {cu_tb.tcl} -view {H:/EECS645/HW08_MIPS_CU/simulation_sources/cu_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config H:/EECS645/HW08_MIPS_CU/simulation_sources/cu_wave.wcfg
source cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
ERROR: Array sizes do not match, left array has 4 elements, right array has 16 elements
Time: 0 ps  Iteration: 0  Process: /cu_tb/uut/line__34
  File: H:/EECS645/HW08_MIPS_CU/design_sources/cu.vhd

HDL Line: H:/EECS645/HW08_MIPS_CU/design_sources/cu.vhd:34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:01:06 . Memory (MB): peak = 851.297 ; gain = 1.941
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 855.980 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cu_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/EECS645/HW08_MIPS_CU/design_sources/cu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CU'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 285273d71af4409eb3d87a9f82c62c0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cu_tb_behav xil_defaultlib.cu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_package
Compiling package xil_defaultlib.math_real
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavior of entity xil_defaultlib.cu_tb
Built simulation snapshot cu_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim/xsim.dir/cu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 79.906 ; gain = 13.191
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 13:50:47 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 855.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/EECS645/HW08_MIPS_CU/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cu_tb_behav -key {Behavioral:sim_1:Functional:cu_tb} -tclbatch {cu_tb.tcl} -view {H:/EECS645/HW08_MIPS_CU/simulation_sources/cu_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config H:/EECS645/HW08_MIPS_CU/simulation_sources/cu_wave.wcfg
source cu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 861.363 ; gain = 5.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 861.363 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 13:52:35 2023...
