{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 06 23:17:44 2007 " "Info: Processing started: Tue Mar 06 23:17:44 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WrapTest -c WrapTest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } } { "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/quartus61/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register clock_count\[16\] register clock_count\[18\] 157.55 MHz 6.347 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 157.55 MHz between source register \"clock_count\[16\]\" and destination register \"clock_count\[18\]\" (period= 6.347 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.096 ns + Longest register register " "Info: + Longest register to register delay is 6.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clock_count\[16\] 1 REG LCFF_X14_Y11_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y11_N9; Fanout = 3; REG Node = 'clock_count\[16\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_count[16] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.651 ns) 2.163 ns Equal1~276 2 COMB LCCOMB_X15_Y12_N4 1 " "Info: 2: + IC(1.512 ns) + CELL(0.651 ns) = 2.163 ns; Loc. = LCCOMB_X15_Y12_N4; Fanout = 1; COMB Node = 'Equal1~276'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { clock_count[16] Equal1~276 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.624 ns) 3.159 ns Equal1~278 3 COMB LCCOMB_X15_Y12_N30 1 " "Info: 3: + IC(0.372 ns) + CELL(0.624 ns) = 3.159 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'Equal1~278'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { Equal1~276 Equal1~278 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.202 ns) 3.720 ns Equal1~281 4 COMB LCCOMB_X15_Y12_N14 14 " "Info: 4: + IC(0.359 ns) + CELL(0.202 ns) = 3.720 ns; Loc. = LCCOMB_X15_Y12_N14; Fanout = 14; COMB Node = 'Equal1~281'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { Equal1~278 Equal1~281 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.370 ns) 5.988 ns clock_count~421 5 COMB LCCOMB_X15_Y12_N0 1 " "Info: 5: + IC(1.898 ns) + CELL(0.370 ns) = 5.988 ns; Loc. = LCCOMB_X15_Y12_N0; Fanout = 1; COMB Node = 'clock_count~421'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { Equal1~281 clock_count~421 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.096 ns clock_count\[18\] 6 REG LCFF_X15_Y12_N1 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.096 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'clock_count\[18\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clock_count~421 clock_count[18] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 32.07 % ) " "Info: Total cell delay = 1.955 ns ( 32.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.141 ns ( 67.93 % ) " "Info: Total interconnect delay = 4.141 ns ( 67.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { clock_count[16] Equal1~276 Equal1~278 Equal1~281 clock_count~421 clock_count[18] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.096 ns" { clock_count[16] Equal1~276 Equal1~278 Equal1~281 clock_count~421 clock_count[18] } { 0.000ns 1.512ns 0.372ns 0.359ns 1.898ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.202ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.013 ns - Smallest " "Info: - Smallest clock skew is 0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.851 ns clock_count\[18\] 3 REG LCFF_X15_Y12_N1 3 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X15_Y12_N1; Fanout = 3; REG Node = 'clock_count\[18\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { FX2_CLK~clkctrl clock_count[18] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.35 % ) " "Info: Total cell delay = 1.806 ns ( 63.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.045 ns ( 36.65 % ) " "Info: Total interconnect delay = 1.045 ns ( 36.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { FX2_CLK FX2_CLK~clkctrl clock_count[18] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl clock_count[18] } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.838 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.666 ns) 2.838 ns clock_count\[16\] 3 REG LCFF_X14_Y11_N9 3 " "Info: 3: + IC(0.893 ns) + CELL(0.666 ns) = 2.838 ns; Loc. = LCFF_X14_Y11_N9; Fanout = 3; REG Node = 'clock_count\[16\]'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { FX2_CLK~clkctrl clock_count[16] } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.64 % ) " "Info: Total cell delay = 1.806 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns ( 36.36 % ) " "Info: Total interconnect delay = 1.032 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { FX2_CLK FX2_CLK~clkctrl clock_count[16] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl clock_count[16] } { 0.000ns 0.000ns 0.139ns 0.893ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { FX2_CLK FX2_CLK~clkctrl clock_count[18] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl clock_count[18] } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { FX2_CLK FX2_CLK~clkctrl clock_count[16] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl clock_count[16] } { 0.000ns 0.000ns 0.139ns 0.893ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { clock_count[16] Equal1~276 Equal1~278 Equal1~281 clock_count~421 clock_count[18] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.096 ns" { clock_count[16] Equal1~276 Equal1~278 Equal1~281 clock_count~421 clock_count[18] } { 0.000ns 1.512ns 0.372ns 0.359ns 1.898ns 0.000ns } { 0.000ns 0.651ns 0.624ns 0.202ns 0.370ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { FX2_CLK FX2_CLK~clkctrl clock_count[18] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl clock_count[18] } { 0.000ns 0.000ns 0.139ns 0.906ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { FX2_CLK FX2_CLK~clkctrl clock_count[16] } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl clock_count[16] } { 0.000ns 0.000ns 0.139ns 0.893ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "loopBackCheck:loopBackA10C10\|not_ok_o ATLAS_C10 FX2_CLK 6.284 ns register " "Info: tsu for register \"loopBackCheck:loopBackA10C10\|not_ok_o\" (data pin = \"ATLAS_C10\", clock pin = \"FX2_CLK\") is 6.284 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.171 ns + Longest pin register " "Info: + Longest pin to register delay is 9.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns ATLAS_C10 1 PIN PIN_164 1 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_164; Fanout = 1; PIN Node = 'ATLAS_C10'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATLAS_C10 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.877 ns) + CELL(0.623 ns) 8.494 ns loopBackCheck:loopBackA10C10\|always0~0 2 COMB LCCOMB_X14_Y12_N2 1 " "Info: 2: + IC(6.877 ns) + CELL(0.623 ns) = 8.494 ns; Loc. = LCCOMB_X14_Y12_N2; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA10C10\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { ATLAS_C10 loopBackCheck:loopBackA10C10|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.206 ns) 9.063 ns loopBackCheck:loopBackA10C10\|not_ok_o~33 3 COMB LCCOMB_X14_Y12_N4 1 " "Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 9.063 ns; Loc. = LCCOMB_X14_Y12_N4; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA10C10\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.171 ns loopBackCheck:loopBackA10C10\|not_ok_o 4 REG LCFF_X14_Y12_N5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.171 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'loopBackCheck:loopBackA10C10\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.931 ns ( 21.06 % ) " "Info: Total cell delay = 1.931 ns ( 21.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.240 ns ( 78.94 % ) " "Info: Total interconnect delay = 7.240 ns ( 78.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "9.171 ns" { ATLAS_C10 loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "9.171 ns" { ATLAS_C10 ATLAS_C10~combout loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 6.877ns 0.363ns 0.000ns } { 0.000ns 0.994ns 0.623ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.847 ns - Shortest register " "Info: - Shortest clock path from clock \"FX2_CLK\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 2.847 ns loopBackCheck:loopBackA10C10\|not_ok_o 3 REG LCFF_X14_Y12_N5 2 " "Info: 3: + IC(0.902 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'loopBackCheck:loopBackA10C10\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.44 % ) " "Info: Total cell delay = 1.806 ns ( 63.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.041 ns ( 36.56 % ) " "Info: Total interconnect delay = 1.041 ns ( 36.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "9.171 ns" { ATLAS_C10 loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "9.171 ns" { ATLAS_C10 ATLAS_C10~combout loopBackCheck:loopBackA10C10|always0~0 loopBackCheck:loopBackA10C10|not_ok_o~33 loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 6.877ns 0.363ns 0.000ns } { 0.000ns 0.994ns 0.623ns 0.206ns 0.108ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "FX2_CLK DEBUG_LED3 loopBackCheck:loopBackA10C10\|not_ok_o 9.987 ns register " "Info: tco from clock \"FX2_CLK\" to destination pin \"DEBUG_LED3\" through register \"loopBackCheck:loopBackA10C10\|not_ok_o\" is 9.987 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 2.847 ns loopBackCheck:loopBackA10C10\|not_ok_o 3 REG LCFF_X14_Y12_N5 2 " "Info: 3: + IC(0.902 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'loopBackCheck:loopBackA10C10\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.44 % ) " "Info: Total cell delay = 1.806 ns ( 63.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.041 ns ( 36.56 % ) " "Info: Total interconnect delay = 1.041 ns ( 36.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.836 ns + Longest register pin " "Info: + Longest register to pin delay is 6.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns loopBackCheck:loopBackA10C10\|not_ok_o 1 REG LCFF_X14_Y12_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'loopBackCheck:loopBackA10C10\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.720 ns) + CELL(3.116 ns) 6.836 ns DEBUG_LED3 2 PIN PIN_108 0 " "Info: 2: + IC(3.720 ns) + CELL(3.116 ns) = 6.836 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { loopBackCheck:loopBackA10C10|not_ok_o DEBUG_LED3 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.116 ns ( 45.58 % ) " "Info: Total cell delay = 3.116 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.720 ns ( 54.42 % ) " "Info: Total interconnect delay = 3.720 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { loopBackCheck:loopBackA10C10|not_ok_o DEBUG_LED3 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { loopBackCheck:loopBackA10C10|not_ok_o DEBUG_LED3 } { 0.000ns 3.720ns } { 0.000ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA10C10|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { loopBackCheck:loopBackA10C10|not_ok_o DEBUG_LED3 } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { loopBackCheck:loopBackA10C10|not_ok_o DEBUG_LED3 } { 0.000ns 3.720ns } { 0.000ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "loopBackCheck:loopBackA02C02\|not_ok_o ATLAS_C02 FX2_CLK -5.206 ns register " "Info: th for register \"loopBackCheck:loopBackA02C02\|not_ok_o\" (data pin = \"ATLAS_C02\", clock pin = \"FX2_CLK\") is -5.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"FX2_CLK\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 2.847 ns loopBackCheck:loopBackA02C02\|not_ok_o 3 REG LCFF_X14_Y12_N1 2 " "Info: 3: + IC(0.902 ns) + CELL(0.666 ns) = 2.847 ns; Loc. = LCFF_X14_Y12_N1; Fanout = 2; REG Node = 'loopBackCheck:loopBackA02C02\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.44 % ) " "Info: Total cell delay = 1.806 ns ( 63.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.041 ns ( 36.56 % ) " "Info: Total interconnect delay = 1.041 ns ( 36.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.359 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns ATLAS_C02 1 PIN PIN_149 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_149; Fanout = 1; PIN Node = 'ATLAS_C02'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ATLAS_C02 } "NODE_NAME" } } { "WrapTest.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/WrapTest.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.302 ns) + CELL(0.370 ns) 7.677 ns loopBackCheck:loopBackA02C02\|always0~0 2 COMB LCCOMB_X14_Y12_N6 1 " "Info: 2: + IC(6.302 ns) + CELL(0.370 ns) = 7.677 ns; Loc. = LCCOMB_X14_Y12_N6; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA02C02\|always0~0'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "6.672 ns" { ATLAS_C02 loopBackCheck:loopBackA02C02|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 8.251 ns loopBackCheck:loopBackA02C02\|not_ok_o~33 3 COMB LCCOMB_X14_Y12_N0 1 " "Info: 3: + IC(0.368 ns) + CELL(0.206 ns) = 8.251 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 1; COMB Node = 'loopBackCheck:loopBackA02C02\|not_ok_o~33'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.359 ns loopBackCheck:loopBackA02C02\|not_ok_o 4 REG LCFF_X14_Y12_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.359 ns; Loc. = LCFF_X14_Y12_N1; Fanout = 2; REG Node = 'loopBackCheck:loopBackA02C02\|not_ok_o'" {  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "loopBackChecker.v" "" { Text "E:/wjt/radio/projects/Ozy/FPGA/WrapTest/loopBackChecker.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 20.21 % ) " "Info: Total cell delay = 1.689 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.670 ns ( 79.79 % ) " "Info: Total interconnect delay = 6.670 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.359 ns" { ATLAS_C02 loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.359 ns" { ATLAS_C02 ATLAS_C02~combout loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 6.302ns 0.368ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { FX2_CLK FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 0.139ns 0.902ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/quartus61/quartus/bin/TimingClosureFloorplan.fld" "" "8.359 ns" { ATLAS_C02 loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } "NODE_NAME" } } { "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "g:/altera/quartus61/quartus/bin/Technology_Viewer.qrui" "8.359 ns" { ATLAS_C02 ATLAS_C02~combout loopBackCheck:loopBackA02C02|always0~0 loopBackCheck:loopBackA02C02|not_ok_o~33 loopBackCheck:loopBackA02C02|not_ok_o } { 0.000ns 0.000ns 6.302ns 0.368ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "99 " "Info: Allocated 99 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 06 23:17:46 2007 " "Info: Processing ended: Tue Mar 06 23:17:46 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
