<dec f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.h' l='338' type='bool llvm::PPCInstrInfo::isUnpredicatedTerminator(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='505' u='c' c='_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='517' u='c' c='_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='526' u='c' c='_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='588' u='c' c='_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1432' ll='1441' type='bool llvm::PPCInstrInfo::isUnpredicatedTerminator(const llvm::MachineInstr &amp; MI) const'/>
