Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\hk\X100\OUT\X100_out_20200115_5g10g\src\transceiver\5GbaseR\kr_atx_5g.ip --block-symbol-file --output-directory=F:\hk\X100\OUT\X100_out_20200115_5g10g\src\transceiver\5GbaseR\kr_atx_5g --family="Arria 10" --part=10AX027H4F34E3SG
Info: kr_atx_5g.xcvr_atx_pll_a10_0: For the selected device(10AX027H4F34E3SG), PLL speed grade is 4.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\hk\X100\OUT\X100_out_20200115_5g10g\src\transceiver\5GbaseR\kr_atx_5g.ip --synthesis=VERILOG --output-directory=F:\hk\X100\OUT\X100_out_20200115_5g10g\src\transceiver\5GbaseR\kr_atx_5g --family="Arria 10" --part=10AX027H4F34E3SG
Info: kr_atx_5g.xcvr_atx_pll_a10_0: For the selected device(10AX027H4F34E3SG), PLL speed grade is 4.
Info: kr_atx_5g: "Transforming system: kr_atx_5g"
Info: kr_atx_5g: "Naming system components in system: kr_atx_5g"
Info: kr_atx_5g: "Processing generation queue"
Info: kr_atx_5g: "Generating: kr_atx_5g"
Info: kr_atx_5g: "Generating: kr_atx_5g_altera_xcvr_atx_pll_a10_181_kk73b6q"
Info: xcvr_atx_pll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_atx_pll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: kr_atx_5g: Done "kr_atx_5g" with 2 modules, 13 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in kr_atx_5g. No files generated.
Info: Finished: Generate IP Core Documentation
