Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date              : Sun Dec 13 07:01:54 2020
| Host              : DESKTOP-APERTURE running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/FracNet_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1128 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 748 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.376      -15.568                     44               209098        0.064        0.000                      0               209098        1.427        0.000                       0                 92824  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.376      -15.568                     44               209098        0.064        0.000                      0               209098        1.427        0.000                       0                 92824  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           44  Failing Endpoints,  Worst Slack       -0.376ns,  Total Violation      -15.568ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_OUTPUT_INST/ALU_OUT[33]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 1.713ns (39.370%)  route 2.638ns (60.630%))
  Logic Levels:           14  (CARRY8=1 DSP_ALU=1 DSP_C_DATA=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=94004, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[218]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.093 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[218]/Q
                         net (fo=15, unplaced)        0.150     0.243    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/Q[28]
                         LUT4 (Prop_LUT4_I0_O)        0.116     0.359 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_68/O
                         net (fo=1, unplaced)         0.210     0.569    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_68_n_1
                         LUT6 (Prop_LUT6_I5_O)        0.040     0.609 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_39/O
                         net (fo=3, unplaced)         0.216     0.825    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_39_n_1
                         LUT5 (Prop_LUT5_I4_O)        0.040     0.865 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_38/O
                         net (fo=3, unplaced)         0.216     1.081    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_38_n_1
                         LUT5 (Prop_LUT5_I4_O)        0.040     1.121 f  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_37/O
                         net (fo=2, unplaced)         0.210     1.331    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_37_n_1
                         LUT5 (Prop_LUT5_I4_O)        0.040     1.371 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_10/O
                         net (fo=9, unplaced)         0.241     1.612    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/grp_pg_conv1x1_tile_fu_5305_H_fmap_out[3]
                         LUT6 (Prop_LUT6_I5_O)        0.040     1.652 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580[6]_i_14/O
                         net (fo=1, unplaced)         0.210     1.862    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580[6]_i_14_n_1
                         LUT5 (Prop_LUT5_I0_O)        0.039     1.901 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580[6]_i_10/O
                         net (fo=1, unplaced)         0.025     1.926    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580[6]_i_10_n_1
                         CARRY8 (Prop_CARRY8_S[1]_CO[3])
                                                      0.230     2.156 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580_reg[6]_i_3/CO[3]
                         net (fo=20, unplaced)        0.154     2.310    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/select_ln184_reg_2580_reg[6]_i_3_n_5
                         LUT6 (Prop_LUT6_I0_O)        0.040     2.350 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_78/O
                         net (fo=1, unplaced)         0.210     2.560    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_78_n_1
                         LUT6 (Prop_LUT6_I2_O)        0.040     2.600 f  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_46/O
                         net (fo=4, unplaced)         0.222     2.822    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_46_n_1
                         LUT6 (Prop_LUT6_I5_O)        0.040     2.862 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_43/O
                         net (fo=4, unplaced)         0.222     3.084    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_43_n_1
                         LUT6 (Prop_LUT6_I3_O)        0.040     3.124 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg_i_12/O
                         net (fo=41, unplaced)        0.352     3.476    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/C[33]
                         DSP_C_DATA (Prop_DSP_C_DATA_C[33]_C_DATA[33])
                                                      0.131     3.607 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_C_DATA_INST/C_DATA[33]
                         net (fo=2, unplaced)         0.000     3.607    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_C_DATA.C_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_C_DATA[33]_ALU_OUT[33])
                                                      0.744     4.351 r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, unplaced)         0.000     4.351    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_ALU.ALU_OUT<33>
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_OUTPUT_INST/ALU_OUT[33]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=94004, unset)        0.000     4.000    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/CLK
                         DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         DSP_OUTPUT (Setup_DSP_OUTPUT_CLK_ALU_OUT[33])
                                                      0.010     3.975    bd_0_i/hls_inst/inst/grp_pg_conv1x1_tile_fu_5305/add_ln184_1_reg_2591_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.975    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                 -0.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/mul_ln203_reg_15339_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.056ns (50.909%)  route 0.054ns (49.091%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=94004, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/mul_ln203_reg_15339_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/mul_ln203_reg_15339_reg[9]/Q
                         net (fo=1, unplaced)         0.047     0.085    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/mul_ln203_reg_15339[9]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.103 r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.110    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_fu_9038_p2[9]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=94004, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_avgpool_fu_5765/add_ln203_reg_16636_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         4.000       2.261                bd_0_i/hls_inst/inst/out_buf_all_V_1_U/FracNet_out_buf_aDeQ_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         2.000       1.427                bd_0_i/hls_inst/inst/FracNet_BUS32_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         2.000       1.427                bd_0_i/hls_inst/inst/FracNet_BUS32_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK



