SCHM0103

HEADER
{
 FREEID 8278
 VARIABLES
 {
  #ARCHITECTURE="DSP_test"
  #BLOCKTABLE_FILE="#TABLE.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="DSP_test"
  #LANGUAGE="VERILOG"
  #MODULE="DSP_test"
  AUTHOR="Aldec"
  COMPANY="fg"
  CREATIONDATE="10/03/2005"
  PAGECOUNT="2"
  SOURCE="C:\\My_Designs\\projects\\Matlab\\matlab_verilog\\src\\dsp_test.v"
  TITLE="No Title"
 }
 SYMBOL "matlab_demodulator" "DSP" "DSP"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1123668434"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,340,340)
    FREEID 23
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,65,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,129,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,67,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,92,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (203,110,315,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (206,150,315,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (153,30,315,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (156,70,315,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 20
    }
    PIN  2, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DATA(15:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RDY"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (340,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ACK_Bessel"
      #NUMBER="0"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (340,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ACK_simple"
      #NUMBER="0"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="OUT_Bessel(15:0)"
      #NUMBER="0"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (340,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="OUT_simple(15:0)"
      #NUMBER="0"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4400,3400)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="1"
   PAGENAME=""
  }
 }
 
 BODY
 {
  INSTANCE  3, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="DSP"
    #LIBRARY="matlab_demodulator"
    #REFERENCE="UUT"
    #SYMBOL="DSP"
   }
   COORD (1940,1100)
   VERTEXES ( (6,4224), (10,4226), (12,4228), (2,4222), (18,6540), (20,6542), (14,6552), (16,6556) )
  }
  INITIAL  4, 0, 0
  {
   LABEL "clk_gen"
   TEXT 
"initial\n"+
"begin : clk_gen\n"+
"\t\tforever\n"+
"\t\t\tbegin : looping\n"+
"\t\t\t\tCLK = 1;\n"+
"\t\t\t\t#(0.5)\n"+
"\t\t\t\tCLK = 0;\n"+
"\t\t\t\t#(0.5)\n"+
"\t\t\t\tif (ENDSIM)\n"+
"\t\t\t\t\tdisable clk_gen;\n"+
"\t\t\tend\n"+
"\tend"
   RECT (1360,1700,1780,2140)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  4221 )
  }
  INITIAL  5, 0, 0
  {
   LABEL "stim"
   TEXT 
"initial\n"+
"begin : stim\n"+
"\t\tRESET = 1;\n"+
"\t\tRDY = 0;\n"+
"\t\tDATA = 16'b0;\n"+
"\t\tsample_no = 0;\n"+
"\t\t#(20);\n"+
"\t\tRESET = 0;\n"+
"\t\tRDY = 1;\n"+
"\tend"
   RECT (1380,1220,1680,1600)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  4225, 4227 )
  }
  INITIAL  6, 0, 0
  {
   LABEL "prepare_wave"
   TEXT 
"initial\n"+
"begin : prepare_wave\n"+
"\t\t//$ml_setup(1,,,);   //uncomment this line to run MATLAB Desktop instead of MATLAB Command Window\n"+
"\t\t$put_variable(\"AMPL\",amplitude);\n"+
"\t\t$put_variable(\"CFRQ\",carrier_frq);\n"+
"\t\t$put_variable(\"SFRQ\",signal_frq,12);\n"+
"\t\t$put_variable(\"DPTH\",mod_depth);\n"+
"\t\t$eval_string(\"do_mod\");\n"+
"\t\tinp_arr_id = $ml2hdl(\"sw\");\n"+
"\t\tDATA_SIZE = $get_dim( inp_arr_id, 2 );\n"+
"\t\tndim[1] = 1; ndim[2] = 512;\n"+
"\t\tout_bessel_arr_id = $create_array(\"out_bessel\",2,ndim);\n"+
"\t\tout_simple_arr_id = $create_array(\"out_simple\",2,ndim);\n"+
"\t\tif (ENDSIM)\n"+
"\t\t\t$destroy_array(inp_arr_id);\n"+
"\t\tend"
   RECT (1640,260,3140,800)
   FILL (0,(255,226,198),0)
   MARGINS (20,20)
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  TEXT  8, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1962,1047,2023,1080)
   ALIGN 8
   PARENT 3
  }
  TEXT  9, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1962,1440,2021,1473)
   PARENT 3
  }
  NET WIRE  813, 0, 0
  {
   VARIABLES
   {
    #NAME="CLK"
    #VERILOG_TYPE="reg"
   }
  }
  NET BUS  821, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="DATA(15:0)"
    #VERILOG_TYPE="reg"
   }
  }
  NET WIRE  829, 0, 0
  {
   VARIABLES
   {
    #NAME="RDY"
    #VERILOG_TYPE="reg"
   }
  }
  NET WIRE  833, 0, 0
  {
   VARIABLES
   {
    #NAME="RESET"
    #VERILOG_TYPE="reg"
   }
  }
  TEXT  835, 0, 0
  {
   TEXT "$#NAME"
   RECT (1910,1258,1958,1287)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4246
  }
  TEXT  843, 0, 0
  {
   TEXT "$#NAME"
   RECT (1523,1111,1648,1140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4248
  }
  TEXT  851, 0, 0
  {
   TEXT "$#NAME"
   RECT (1811,1151,1863,1180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4250
  }
  TEXT  855, 0, 0
  {
   TEXT "$#NAME"
   RECT (1850,1191,1931,1220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4255
  }
  ALWAYS  859, 0, 0
  {
   LABEL "feed_wave"
   TEXT 
"always @ (posedge CLK)\n"+
"// Section above this comment may be overwritten according to\n"+
"// \"Update sensitivity list automatically\" option status\n"+
"begin : feed_wave\n"+
"\tif (RDY)\n"+
"\tbegin\n"+
"\t\tsample_no = sample_no + 1;\n"+
"\t\tndim [1] = 1;\n"+
"\t\tndim [2] = sample_no;\n"+
"\t\t$get_item(DATA,0,`mxSIGNED,inp_arr_id,ndim);\n"+
"\tend\n"+
"end\n"+
""
   RECT (400,1040,1280,1560)
   FILL (0,(255,226,198),0)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  4223, 4236 )
   VARIABLES
   {
    #COMMENT=
"Block \"feed_wave\" gets subsequent samples from \n"+
"temporary array identfied by inp_arr_id:\n"+
"\t$get_item(DATA,0,`mxSIGNED,inp_arr_id,ndim);"
    #DIRECTION_LIST="4236 "
    #UPDATE_SENS_LIST="1"
   }
   LIST (  (4236,0) )
  }
  TEXT  887, 0, 0
  {
   TEXT "$#NAME"
   RECT (304,1350,352,1379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 4262
  }
  MODULEDECLARATION  1031, 0, 0
  {
   LABEL "Module Declarations"
   TEXT 
"integer inp_arr_id;\n"+
"integer out_bessel_arr_id;\n"+
"integer out_simple_arr_id;\n"+
"\n"+
"integer sample_no;\n"+
"integer DATA_SIZE;\n"+
"integer ndim [1:2];\n"+
"\n"+
"integer amplitude   = 16'd16383;\n"+
"integer carrier_frq = 16'd40;\t\n"+
"integer signal_frq  = 16'b0100000000000000;\t// = 4, binary point = 12\n"+
"real    mod_depth   = 0.8;\t\n"+
"real    SC_s;\n"+
"real    SC_b;\n"+
"real    Amax_s;\n"+
"real    Amax_b;\n"+
"real    THD_s;\n"+
"real    THD_b;"
   RECT (600,260,1560,940)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  ALWAYS  1527, 0, 0
  {
   LABEL "collect_output"
   TEXT 
"always @ (negedge CLK)\n"+
"// Section above this comment may be overwritten according to\n"+
"// \"Update sensitivity list automatically\" option status\n"+
"begin : collect_output\n"+
"\tif ( sample_no > (DATA_SIZE - 512) )\n"+
"\tbegin\t\t \n"+
"\t\tndim[1] = 1;\n"+
"\t\tndim[2] = sample_no - (DATA_SIZE - 512); \n"+
"\t\t$put_item(OUT_Bessel,0,`mxSIGNED,out_bessel_arr_id,ndim);\n"+
"\t\t$put_item(OUT_simple,0,`mxSIGNED,out_simple_arr_id,ndim);\n"+
"\tend\n"+
"\tif ( sample_no < DATA_SIZE )\n"+
"\t\tENDSIM = 0;\n"+
"\telse\n"+
"\t\tENDSIM = 1;\n"+
"end\n"+
""
   RECT (2600,1040,3760,1560)
   FILL (0,(255,226,198),0)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  6541, 6543, 6549, 6878 )
   VARIABLES
   {
    #COMMENT=
"Block \"analyze_output\" stores subsequent output samples in temporary arrays:\n"+
"\t$put_item(OUT_Bessel,0,`mxSIGNED,out_bessel_arr_id,ndim);\n"+
"\t$put_item(OUT_simple,0,`mxSIGNED,out_simple_arr_id,ndim);\n"+
""
    #DIRECTION_LIST="6541 6543 6549 "
    #UPDATE_SENS_LIST="1"
   }
   LIST (  (6549,2) )
  }
  TEXT  1528, 0, 0
  {
   TEXT "$#NAME"
   RECT (2505,1250,2553,1279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6551
  }
  NET BUS  2614, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="OUT_Bessel(15:0)"
    #VERILOG_TYPE="wire"
   }
  }
  NET BUS  2618, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="OUT_simple(15:0)"
    #VERILOG_TYPE="wire"
   }
  }
  TEXT  3181, 0, 0
  {
   TEXT 
"Block \"prepare_wave\":\n"+
"1. Sends to MATLAB parameters of modulated signal:\n"+
"\t$put_variable(\"AMPL\",amplitude);\n"+
"\t$put_variable(\"CFRQ\",carrier_frq);\n"+
"\t$put_variable(\"SFRQ\",signal_frq);\n"+
"\t$put_variable(\"DPTH\",mod_depth);\n"+
"2. Executes \"d_mod.m\" M-File to generate 1025 samples of modulated \n"+
"signal based on passed parameters:\n"+
"\t$eval_string(\"do_mod\");\n"+
"3. Transfers variable sw with modulated signal to temporary array identfied \n"+
"by inp_arr_id:\n"+
"\tinp_arr_id = $ml2hdl(\"sw\");\n"+
"4. Gets number of elements of inp_arr_id array:\n"+
"\tDATA_SIZE = $get_dim( inp_arr_id, 2 );\n"+
"5. Prepares  temporary arrays for output samples storage:\n"+
"\tout_bessel_arr_id = $create_array(\"out_bessel\",2,ndim);\n"+
"\tout_simple_arr_id = $create_array(\"out_simple\",2,ndim);\n"+
"6. Destroys array after simulation is finished:\n"+
"\t$destroy_array(inp_arr_id);"
   RECT (3200,260,4170,889)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,400,0,238,0,"Arial")
   VAR
   MULTILINE
   FILL (0,(255,255,255),0)
  }
  TEXT  3323, 0, 0
  {
   TEXT "@COMMENT()"
   RECT (400,1560,1058,1659)
   PARENT 859
   FILL (0,(255,255,255),0)
  }
  TEXT  3327, 0, 0
  {
   TEXT "@COMMENT()"
   RECT (2600,1560,3610,1692)
   PARENT 1527
   FILL (0,(255,255,255),0)
  }
  ALWAYS  3980, 0, 0
  {
   LABEL "analyze_output"
   TEXT 
"always @ (posedge ENDSIM)\n"+
"// Section above this comment may be overwritten according to\n"+
"// \"Update sensitivity list automatically\" option status\n"+
"begin : analyze_output\n"+
"if (ENDSIM)\t   \n"+
"\tbegin\n"+
"\t\t$hdl2ml(out_bessel_arr_id);\n"+
"\t\t$hdl2ml(out_simple_arr_id);\n"+
"\t\t$eval_string(\"do_fft\");\n"+
"\t\t$get_variable(\"SC_simple\",SC_s);\n"+
"\t\t$get_variable(\"SC_bessel\",SC_b);\n"+
"\t\t$get_variable(\"MP_simple\",Amax_s);\n"+
"\t\t$get_variable(\"MP_bessel\",Amax_b);\n"+
"\t\t$get_variable(\"THD_simple\",THD_s);\n"+
"\t\t$get_variable(\"THD_bessel\",THD_b);\n"+
"\t\t$destroy_array(out_bessel_arr_id);\n"+
"\t\t$destroy_array(out_simple_arr_id);\n"+
"\t\t$display(\"Parameters of signal demodulated using simple filter:\");\n"+
"\t\t$display(\"1. Amplitude: %f (relative to the modulating signal)\",Amax_s);\n"+
"\t\t$display(\"2. Carrier Power to Signal Power ratio: %f dB.\",SC_s);\n"+
"\t\t$display(\"3. THD: %f %%.\",THD_s);\n"+
"\t\t$display(\"Parameters of signal demodulated using Bessel filter:\");\n"+
"\t\t$display(\"1. Amplitude: %f (relative to the modulating signal)\",Amax_b);\n"+
"\t\t$display(\"2. Carrier Power to Signal Power ratio: %f dB.\",SC_b);\n"+
"\t\t$display(\"3. THD: %f %%.\",THD_b);\n"+
"\tend\n"+
"end\n"+
""
   RECT (2300,1740,3300,2620)
   FILL (0,(255,226,198),0)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
   VTX (  6834 )
   VARIABLES
   {
    #COMMENT=
"Process \"analyse_output\":\n"+
"1. Transfers temporary arrays holding output samples to MATLAB:\n"+
"\t$hdl2ml(out_bessel_arr_id);\n"+
"\t$hdl2ml(out_simple_arr_id);\n"+
"2. Executes \"do_fft.m\" M-File analysing outputs:\n"+
"\t$eval_string(\"do_fft\");\n"+
"3. Gets values of result variables from MATLAB:\n"+
"\t$get_variable(\"MF_simple\",fmax_s);\n"+
"\t$get_variable(\"MF_bessel\",fmax_b);\n"+
"\t$get_variable(\"MP_simple\",Amax_s);\n"+
"\t$get_variable(\"MP_bessel\",Amax_b);\n"+
"\t$get_variable(\"THD_simple\",THD_s);\n"+
"\t$get_variable(\"THD_bessel\",THD_b);\n"+
"4. Destroys arrays after simulation is finished:\n"+
"\t$destroy_array(out_bessel_arr_id);\n"+
"\t$destroy_array(out_simple_arr_id);\n"+
"5. Prints report on console."
    #DIRECTION_LIST="6834 "
    #UPDATE_SENS_LIST="1"
   }
   LIST (  (6834,1) )
  }
  NET WIRE  4097, 0, 0
  {
   VARIABLES
   {
    #NAME="ENDSIM"
    #VERILOG_TYPE="reg"
   }
  }
  TEXT  4098, 0, 0
  {
   TEXT "$#NAME"
   RECT (2173,2470,2266,2499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6835
  }
  TEXT  4217, 0, 0
  {
   TEXT "@COMMENT()"
   RECT (2300,2620,3154,3181)
   PARENT 3980
   FILL (0,(255,255,255),0)
  }
  VTX  4221, 0, 0
  {
   COORD (1780,1900)
  }
  VTX  4222, 0, 0
  {
   COORD (1940,1260)
  }
  VTX  4223, 0, 0
  {
   COORD (1280,1140)
  }
  VTX  4224, 0, 0
  {
   COORD (1940,1140)
  }
  VTX  4225, 0, 0
  {
   COORD (1680,1400)
  }
  VTX  4226, 0, 0
  {
   COORD (1940,1180)
  }
  VTX  4227, 0, 0
  {
   COORD (1680,1460)
  }
  VTX  4228, 0, 0
  {
   COORD (1940,1220)
  }
  VTX  4235, 0, 0
  {
   COORD (300,1380)
  }
  VTX  4236, 0, 0
  {
   COORD (400,1380)
  }
  VTX  4243, 0, 0
  {
   COORD (1880,1900)
  }
  WIRE  4244, 0, 0
  {
   NET 813
   VTX 4221, 4243
  }
  VTX  4245, 0, 0
  {
   COORD (1880,1260)
  }
  WIRE  4246, 0, 0
  {
   NET 813
   VTX 4243, 4245
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  4247, 0, 0
  {
   NET 813
   VTX 4245, 4222
  }
  BUS  4248, 0, 0
  {
   NET 821
   VTX 4223, 4224
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  4249, 0, 0
  {
   COORD (1800,1400)
  }
  WIRE  4250, 0, 0
  {
   NET 829
   VTX 4225, 4249
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  4251, 0, 0
  {
   COORD (1800,1180)
  }
  WIRE  4252, 0, 0
  {
   NET 829
   VTX 4249, 4251
  }
  WIRE  4253, 0, 0
  {
   NET 829
   VTX 4251, 4226
  }
  VTX  4254, 0, 0
  {
   COORD (1840,1460)
  }
  WIRE  4255, 0, 0
  {
   NET 833
   VTX 4227, 4254
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  4256, 0, 0
  {
   COORD (1840,1220)
  }
  WIRE  4257, 0, 0
  {
   NET 833
   VTX 4254, 4256
  }
  WIRE  4258, 0, 0
  {
   NET 833
   VTX 4256, 4228
  }
  WIRE  4262, 0, 0
  {
   NET 813
   VTX 4235, 4236
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6540, 0, 0
  {
   COORD (2280,1140)
  }
  VTX  6541, 0, 0
  {
   COORD (2600,1140)
  }
  VTX  6542, 0, 0
  {
   COORD (2280,1180)
  }
  VTX  6543, 0, 0
  {
   COORD (2600,1180)
  }
  BUS  6546, 0, 0
  {
   NET 2614
   VTX 6540, 6541
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  6547, 0, 0
  {
   NET 2618
   VTX 6542, 6543
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6549, 0, 0
  {
   COORD (2600,1280)
  }
  VTX  6550, 0, 0
  {
   COORD (2480,1280)
  }
  WIRE  6551, 0, 0
  {
   NET 813
   VTX 6549, 6550
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6552, 0, 0
  {
   COORD (2280,1220)
  }
  VTX  6553, 0, 0
  {
   COORD (2420,1220)
  }
  NET WIRE  6554, 0, 0
  {
   VARIABLES
   {
    #NAME="ACK_Bessel"
   }
  }
  WIRE  6555, 0, 0
  {
   NET 6554
   VTX 6552, 6553
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  6556, 0, 0
  {
   COORD (2280,1260)
  }
  VTX  6557, 0, 0
  {
   COORD (2420,1260)
  }
  NET WIRE  6558, 0, 0
  {
   VARIABLES
   {
    #NAME="ACK_simple"
   }
  }
  WIRE  6559, 0, 0
  {
   NET 6558
   VTX 6556, 6557
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  6560, 0, 0
  {
   TEXT "$#NAME"
   RECT (2283,1190,2418,1219)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6555
  }
  TEXT  6564, 0, 0
  {
   TEXT "$#NAME"
   RECT (2284,1230,2417,1259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6559
  }
  VTX  6833, 0, 0
  {
   COORD (2140,2500)
  }
  VTX  6834, 0, 0
  {
   COORD (2300,2500)
  }
  WIRE  6835, 0, 0
  {
   NET 4097
   VTX 6833, 6834
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  6874, 0, 0
  {
   TEXT "$#NAME"
   RECT (3774,1371,3867,1400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 6880
  }
  VTX  6878, 0, 0
  {
   COORD (3760,1400)
  }
  VTX  6879, 0, 0
  {
   COORD (3880,1400)
  }
  WIRE  6880, 0, 0
  {
   NET 4097
   VTX 6878, 6879
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VERILOGDESIGNUNITHDR  7993, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"`timescale 1ns / 1ps\n"+
"`include \"ml_def.v\""
   RECT (240,260,560,440)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4400,3400)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1273165278"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  8261, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (3340,2966,3457,3019)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  8262, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (3514,2962,4184,3022)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  8263, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (3338,3026,3409,3079)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  8264, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (3511,3022,4181,3082)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  8265, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (3540,2840,3835,2941)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  TEXT  8266, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (3338,3144,3417,3197)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  8267, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (3510,3140,4180,3200)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,128,0,"Arial")
   UPDATE 0
  }
  TEXT  8268, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (3336,3084,3464,3137)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  8269, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (3510,3094,4170,3129)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  BMPPICT  8270, 0, 0
  {
   PAGEALIGN 10
   RECT (3340,2840,3460,2940)
   TEXT
   "KAAAADAAAAAsAAAAAQAYAAAAAADCGAAAEgsAABILAAAAAAAAAAAAAP////////////////////////////////////////////////////////////////////////38+fXt1e3gtufWoN/Hfta2WNKxSdGvP9KwQdS0S9i6Wt7GderapfXu1v79+/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////379+3guuHIi97BgeHFjeTLmuXNnuXMnOLIkt/ChNm5bdKtTcujLMWaEMKVAMedFNW3TuXTkvjy4P/////////////////////////////////////////////////////////////////////////////////////////////////////////////+/fHlxufSouzaufPo1ffu4vnz6fv27vv27/v27vr17Pnw5fXr2vDgx+jUrN/Ch9OvU8ieIMKWAcKVAMmhGd/Iefr26P////////////////////////////////////////////////////////////////////////////////////////////////z58u3eufXq2Pz38f78+v/////////////////////////////////////+/vz59fjw5PDgxubOoda0YsieH8KWAMKWAMymJevdrP////////////////////////////////////////////////////////////////////////////////////////z58/fu3/36+f/////////////////////////////////////////////+/fz48v////////n06fXq2PLkzOLJltGrScSZC8KVAMOXAd7GdP79+/////////////////////////////////////////////////////////////////////////////379/z48f///v////////////////////////////////79+vnz6Pjy5f38+P///vfv4fjv4v////7+/fjx4/z69fjw4+vXtNi3a8acGMKVAMOXANi7Wfz68/////////////////////////////////////////////////////////////////////79+/78+f///////////////////////////vv37/jv4f379/379vTo0/fu3vbs2v////37+Pjx5f///v////////////////v28PDhx97AgcmgI8KVAMOXANe5U/389////////////////////////////////////////////////////////////////v/+/v///////////////////vv48P/+/f78+vPo0ffx4/Tp1f////v37/fu3vv38P///////////////////////////////v////789/Pm0uDEjMuhJ8KVAMOXANq/Y//+/f///////////////////////////////////////////////////////////v/////////////////+/vfw4fXr2Pfu3v////fw4fTp1fjw4v////////////////////////////////78+v79/P////z69Pfv4v////78+fPn0d7ChcedG8KVAMOXAOXTkv/////////////////////////////////////////////////////////////////+/vnz6Pv37////vTp1Pnx5vTo1P/+/v////379/////////////////////////////////z59PTo0vXr2P78+f/+/vbt3fz38P////379/Hiytm6csWZDMKWAMeeEPTs0P////////////////////////////////////////////////////////////r06vbt3PXq1f79+/v38PXq2Pz48v////////////////////////////////n06Pv38P////v48vXq1vr16ffu3v////r17PXq2P////////z48+3bvdOvU8OWAcOXANS1Sv/+/f////////////////////////////////////////////7+/f369f////ny5/Xr2PXr2f38+f////////////////////////////v38Pz58/////////r16/To1P////////bv3/Tq1PTq1v////79+/z69f////////////ry5+XMnsqhKMKVAMOYAu3gs/////////////////////////////////////////////79+/bt3P79+//9/Pbu3vv48f////////////////////////////r16/Ln0PPmzvv48f////////Po0vn06v/////+/vnz5/z59P/////////////////////////+/PPm0Nq6b8SYB8OWANS0R//+/f////////////////////////////////79+/v38P////bt3Pz58v////////////////////////79+/fv3/v37/////jw4vbu3vv37/Tq1f////////bs2/nz5/////////////////////////////////////////////z28OnUrs2lMsKVAMSZBPLoxv////////////////////////////////z48vbs2v38+fv27v78+f////////////////////////Xs2/Tq1/Pmzv38+f78+vPmz/Xr1/Tp1P///v////////////////////////////////////////38+vr17P/////////+/fTn1Nm4asOWA8OXAN/Hdf////////////////////////////////z58/jx4/////////////////////////fw4f359P////bu3vz48/ny5vrz6f////77+Pbu3v379/////////////////////////////////79/P79+v////r16/Tp1P359P////////r17OXMnMeeHMKVAM+rMv379v////r37vr37v/////////////////+/fXu3fj06Pj06fj06fj06fj06fLmzvDixu/hxP38+vbu3u7fwO/gxPTq1/j06fj16v////////jz6Pf05/j06Pj06Pj06Pj06Pfz5v37+Pjx4/Pmz/fw4vTs2fPo0/Po0vjz5/v58//+/u7dwM+rQ8KVAMacDfTs0P///9S3b72SJN7Jm////////////+zhxbiKJbaGF7iKHbeIGrWFFLWFFLSCDraFFLSDFNe+gb6TNrSDEbOBCrWFFLWEErWEGM+vavHo0LuNI7aHGbWFErWEErWFErWFFLF+D8+vZ+vcusCVN7aFFLWFE7WDELWEEbOBEL6TM/jz5/bs3dm3aMOVAsOWAOjXnf///+7jx7OBArWFFvv48v79/P///8OcQat1AMSfRa99ALKBCLqMJLuOJrqOJ7mMIrmMJb6UL7KABrJ/BLqOJrqNJ7uOJ7F9Bqx3ANe9fbWFD7F/BryQLLyRLLyQLLqNJLqNKL+WOL6ULax2ALJ/BrqOJ7qOJrqNJbqNJbWGId7Jl/z38+DEicWZDsKWAOHLf////////9a7d7KBAMWfS9i/g9Gya6t1AMWfRODKmat1AMmmUvfu3vr27fr37/n16/r37uzgw7F9B72RKPj06fr38Pr38Ni+gKp0AM2tXrWFD7+VLvbw4vfy5ffy5PLmzvjw4vn27cGYNq14AOLOn/r37/r37/r27vr27vn16/r27fz38+bOocieHcKVANvAZP////////r27byRIrF/AL+VMLF+Bq57Au3fwufVr6lyAMuoVfr06v////////////////Lq1rB9CL2RKv///v///////+PSpat1AM2sXbiJFbKABbuQK7yRMLyQLreIJuLNn////8OcP698AvXu3v////////////////////////779+rWr8uhKcKVANe6V////////////+PRorJ/ALqNHK97A8yrXv///+DJl6lyAMqoVv////////////////////Ho0rB9CL2SKv////z48vnv4t3Eiqt1AM6uX7iJFbSEDr+WM8GYOcGYO76UO+bVrf///8ObPK98AvXv4P////////////////////////78+ezauM2lM8KVANe6Vv////////////7+/MikSa98ALSEE/Ps2f///+HMnqlxAMqoVv////////////////////Hn0LB9CLuPI/Tt2ezcu/Ln0dCwZKt0AM6uYbaGEb2TKO3cvPPr2fTs2vPr1vv58////8OdP613AN/Jl/Xv3/Xv3/Pr1+7fwP369f/////9+u3bvM2mOMKVANi8Wv///////////////+/lzK97C9i/hf///////+LQpqVrAMekTv///////////////////+rZta56AK15ALB9BLB8ArB8A614AK14ANi+gLSDCq54ALF9BLF/CbF+CKx3BeHNnv///9CybahvAK13ALF+B7B+B6x2AcKZPP379v////79+u3aus2lNcKVANzDbP///////////////////9zGk/n27f///////+nbu7uQPNa8ff////78+fr16v///////+ratsKcQ8CWNcCXN8KaPL+WNL6TM9e9gfPr1sSfRMGaPcGaO8GZOsGZOr2TOOfXsv////bx5c6uZsGYOsCWNMCWNL2TOMypWvz48f////77+OvWscuiK8KVAOHLgP////////////////////r37//////////////+/fz58fv27/////79+/To0/37+P////fw4ffv3vTp1Pr27f79+/379v369P////////79+v79+v79+v79+v79+v79+P/+/f369v359P////z48ffw4Pny5vz58fr16v369f////z48ufPosmeHsKVAOnZof////////////////////////////////////////ny5vTp1Pv48f////jw4/jx5P////7+/Pbt3Pbt3P///v////////////////////////////////////////////////z58/To0v////////bs2fTq1/37+P////////////rz6eHFjMWaEcadEfXu1v////////////////////////////////////////nz6fjy5Pfv4P////r06fPo1P////////////////////////////////////////////////////v27/r06v////////////Xr1/z48P////v38Pnz5/////////////////br3Nq6cMOWA8+tN/38+P////////////////////////////////////////37+PTp1fXs2v////79+/38+f////////////////////////////////////379/78+f////////v38PPn0P/+/v////////Xr2Pfv4f////////////////////38+P79+u/gxdKsSsKVAODKff////////////////////////////////////////////////369v38+P////////////////////////////////////////////v48fLmzfPmz/369v////////Pp1fr17f////////v37/37+P////////////////////v27fnz6OfPo8qfIsSZCfTrz/////////////////////////////////////////////////////////////////////////////////////z69PXs2vr27v////jw4/fu3vnz5/Xr2f////////Tq1ffw4f////////////////////////////nz5/38+Pz58vLl0Ny9d8OXBta3T/7+/P/////////////////////////////////////////////////////////////////////+/fz58v////////Xr2Pbt3fTo0v369f379vPmz/jy5fPn0f///v////369v7+/P////////////////////////v38PTp1fn06fz38OnVsc+oPsOVA+/kvf////////////////////////////////////////////////////////////n06fjz6P/////+/vXr1vz48f////nz5/fu3vjw4/ft3P////r17PPo0vv27f////////////////////////////79+vfv4P78+fr27ffu3vrz6Pbs292+fcWZDNi7Wv/////////////////////////////////////////////////////////////+/vXr2PXs2fr16/////v37/Xr2P7+/v/+/vbt3fPm0Pn06f////////////////////////////////////////////fv4PXr2Pfv3v79/Pbs2vny5erUr86nOcefFffy3v////////////////////////////////////////////////////////////////r27ffv4PXp1P/9/P79+/Tp1P379v////////38+f////////////////////////////////379/Xr2Pjx4/////bt3Pjw4vfu3f////79+vLjzNi2Z8OYCOnZov////////////////////////////////////////////////////////////////////////n16vfw4f/+/f////7+/f///v/////////////////////////////+/vr16/z59P////bu3ffv3/Xq1vz69fz69fXq2P369f7+/vbr2uDDisidGd/HeP/////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/fv37v379v////jw4/Xq1/Tq1f379/v37/Xp1fbs2vz69v////////////jv4uXNn8ykL9q/Zv79+//////////////////////////////////////////////////////////////////////////////////////+/v37+P/+/v////z58/z69f////r06fTp0/Xs2fz69Pv27vXt3PXr2Pr17P////v48f369f/////////+/vjw5OfRp9CpQdzCbP79+/////////////////////////////////////////////////////////////////////////////////////////z69vTq1fjw4v379/369vXr2Pz69v78+fjw4fXs2/jz5/////v48Pv37//+/v////////////////38+PXr2ubMn9GsR+PQjP///////////////////////////////////////////////////////////////////////////////////////////////////vv48ffw4vr06v////v48fz58//////+/f379////////////////////////////////vv27vHiyeDEiti5YPHmxP///////////////////////////////////////////////////////////////////////////////////////////////////////////////v////////////////////////////////////////////////////z58vXr1+jTq93BfefVnf379f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7+/f769vnz6fPn0ezbuOjUqe7fuvv37f/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/v/+/v79+/38+Pz58vv17Pnx5ffv4Pfv3/ny5vv38P///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////wAA"
  }
  GROUP  8271, 0, 0
  {
   PAGEALIGN 10
   RECT (3320,2820,4201,3201)
   FREEID 1
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  8272, 0, 0
  {
   PAGEALIGN 10
   RECT (3320,3020,4201,3021)
   FREEID 1
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  8273, 0, 0
  {
   PAGEALIGN 10
   RECT (3320,2960,4201,2961)
   FREEID 1
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  8274, 0, 0
  {
   PAGEALIGN 10
   RECT (3320,3080,4201,3081)
   FREEID 1
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  8275, 0, 0
  {
   PAGEALIGN 10
   RECT (3320,3140,4201,3141)
   FREEID 1
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  8276, 0, 0
  {
   PAGEALIGN 10
   RECT (3500,2820,3501,2961)
   FREEID 1
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  8277, 0, 0
  {
   PAGEALIGN 10
   RECT (3500,2960,3501,3201)
   FREEID 1
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
 }
 
}

