// Seed: 3313144975
module module_0 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    input supply1 id_4
);
  logic id_6;
  ;
  logic id_7;
  logic id_8;
  assign id_6[1] = -1;
  assign id_7 = id_6[""+1 :-1'b0] !== id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd29
) (
    output tri1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input wand _id_4,
    output supply1 id_5,
    output tri id_6,
    output wire id_7,
    output tri id_8,
    input tri id_9,
    output wire id_10,
    input wire id_11,
    input wand id_12,
    output wand id_13,
    output wand id_14,
    output supply0 id_15,
    output supply1 id_16,
    input wand id_17
);
  wire [-1 : id_4] id_19;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_6,
      id_3,
      id_11
  );
  assign modCall_1.id_4 = 0;
endmodule
