Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 21:24:40 2025
| Host         : MACMINI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SH2CPU_timing_summary_routed.rpt -pb SH2CPU_timing_summary_routed.pb -rpx SH2CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : SH2CPU
| Device       : 7s25-csga225
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    11          
TIMING-20  Warning           Non-clocked latch               165         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3489)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3220)
5. checking no_input_delay (33)
6. checking no_output_delay (73)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3489)
---------------------------
 There are 1103 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[11]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[12]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[13]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[14]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[4]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[7]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_en_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][A1Sel][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][A1Sel][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][A1Sel][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][A1Sel][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][A2Sel][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][A2Sel][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][A2Sel][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][A2Sel][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][BaseSel][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][BaseSel][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][IncDecSel][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][IncDecSel][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][IndexSel][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][IndexSel][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][Off4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][Off8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][OffScalarSel][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][DMAUCtrl][OffScalarSel][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][AddrSel]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Mode][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][ReadWrite]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dmau/GBR_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pmau/PCReg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[9][0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3220)
---------------------------------------------------
 There are 3220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (73)
--------------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3293          inf        0.000                      0                 3293           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3293 Endpoints
Min Delay          3293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.748ns  (logic 7.365ns (17.642%)  route 34.383ns (82.358%))
  Logic Levels:           42  (CARRY4=1 FDCE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=19 LUT6=15 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 f  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.442    25.061    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.105    25.166 r  control_unit/PCReg[31]_i_12/O
                         net (fo=30, routed)          0.765    25.931    control_unit/PCReg[31]_i_12_n_1
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.105    26.036 r  control_unit/PCReg[4]_i_15/O
                         net (fo=1, routed)           0.000    26.036    control_unit/PMAUCtrl[Off12][0]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    26.243 r  control_unit/PCReg_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.555    26.798    control_unit/pmau/PMAUAddrOff[2]0[1]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.249    27.047 r  control_unit/PCReg[2]_i_9/O
                         net (fo=4, routed)           0.623    27.670    control_unit/PCReg[2]_i_9_n_1
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.105    27.775 r  control_unit/PCReg[4]_i_10/O
                         net (fo=1, routed)           0.689    28.465    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.119    28.584 r  control_unit/PCReg[4]_i_6/O
                         net (fo=2, routed)           0.361    28.945    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.267    29.212 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.341    29.552    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.108    29.660 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           0.492    30.152    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.267    30.419 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.533    30.952    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.105    31.057 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           0.788    31.845    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.128    31.973 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.910    32.883    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.282    33.165 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.544    33.709    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.295    34.004 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.772    34.776    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.284    35.060 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.661    35.721    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.285    36.006 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.823    36.829    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.277    37.106 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.821    37.927    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.288    38.215 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.660    38.875    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.286    39.161 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.707    39.868    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.282    40.150 r  control_unit/PCReg[31]_i_10/O
                         net (fo=2, routed)           0.487    40.637    control_unit/pmau/SH2Pmau_Instance/acarry_30
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.275    40.912 r  control_unit/PCReg[31]_i_4/O
                         net (fo=1, routed)           0.731    41.643    control_unit/PCReg[31]_i_4_n_1
    SLICE_X6Y49          LUT6 (Prop_lut6_I3_O)        0.105    41.748 r  control_unit/PCReg[31]_i_1/O
                         net (fo=1, routed)           0.000    41.748    pmau/PCMux[31]
    SLICE_X6Y49          FDCE                                         r  pmau/PCReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.494ns  (logic 7.365ns (17.750%)  route 34.129ns (82.250%))
  Logic Levels:           42  (CARRY4=1 FDCE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=19 LUT6=15 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 f  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.442    25.061    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.105    25.166 r  control_unit/PCReg[31]_i_12/O
                         net (fo=30, routed)          0.765    25.931    control_unit/PCReg[31]_i_12_n_1
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.105    26.036 r  control_unit/PCReg[4]_i_15/O
                         net (fo=1, routed)           0.000    26.036    control_unit/PMAUCtrl[Off12][0]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    26.243 r  control_unit/PCReg_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.555    26.798    control_unit/pmau/PMAUAddrOff[2]0[1]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.249    27.047 r  control_unit/PCReg[2]_i_9/O
                         net (fo=4, routed)           0.623    27.670    control_unit/PCReg[2]_i_9_n_1
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.105    27.775 r  control_unit/PCReg[4]_i_10/O
                         net (fo=1, routed)           0.689    28.465    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.119    28.584 r  control_unit/PCReg[4]_i_6/O
                         net (fo=2, routed)           0.361    28.945    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.267    29.212 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.341    29.552    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.108    29.660 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           0.492    30.152    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.267    30.419 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.533    30.952    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.105    31.057 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           0.788    31.845    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.128    31.973 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.910    32.883    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.282    33.165 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.544    33.709    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.295    34.004 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.772    34.776    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.284    35.060 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.661    35.721    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.285    36.006 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.823    36.829    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.277    37.106 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.821    37.927    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.288    38.215 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.660    38.875    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.286    39.161 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.707    39.868    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.282    40.150 r  control_unit/PCReg[31]_i_10/O
                         net (fo=2, routed)           0.417    40.567    control_unit/pmau/SH2Pmau_Instance/acarry_30
    SLICE_X5Y49          LUT6 (Prop_lut6_I4_O)        0.275    40.842 r  control_unit/PCReg[30]_i_5/O
                         net (fo=1, routed)           0.546    41.389    control_unit/PCReg[30]_i_5_n_1
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.105    41.494 r  control_unit/PCReg[30]_i_1/O
                         net (fo=1, routed)           0.000    41.494    pmau/PCMux[30]
    SLICE_X5Y49          FDCE                                         r  pmau/PCReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.027ns  (logic 7.181ns (17.503%)  route 33.846ns (82.497%))
  Logic Levels:           42  (CARRY4=1 FDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=18 LUT6=15 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 f  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.442    25.061    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.105    25.166 r  control_unit/PCReg[31]_i_12/O
                         net (fo=30, routed)          0.765    25.931    control_unit/PCReg[31]_i_12_n_1
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.105    26.036 r  control_unit/PCReg[4]_i_15/O
                         net (fo=1, routed)           0.000    26.036    control_unit/PMAUCtrl[Off12][0]
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    26.243 r  control_unit/PCReg_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.555    26.798    control_unit/pmau/PMAUAddrOff[2]0[1]
    SLICE_X8Y25          LUT6 (Prop_lut6_I1_O)        0.249    27.047 r  control_unit/PCReg[2]_i_9/O
                         net (fo=4, routed)           0.623    27.670    control_unit/PCReg[2]_i_9_n_1
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.105    27.775 r  control_unit/PCReg[4]_i_10/O
                         net (fo=1, routed)           0.689    28.465    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.119    28.584 r  control_unit/PCReg[4]_i_6/O
                         net (fo=2, routed)           0.361    28.945    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X5Y29          LUT5 (Prop_lut5_I4_O)        0.267    29.212 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.341    29.552    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X3Y30          LUT5 (Prop_lut5_I4_O)        0.108    29.660 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           0.492    30.152    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.267    30.419 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.533    30.952    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.105    31.057 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           0.788    31.845    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.128    31.973 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.910    32.883    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X1Y43          LUT5 (Prop_lut5_I4_O)        0.282    33.165 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.544    33.709    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.295    34.004 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.772    34.776    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X3Y46          LUT5 (Prop_lut5_I4_O)        0.284    35.060 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.661    35.721    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X3Y47          LUT5 (Prop_lut5_I4_O)        0.285    36.006 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.823    36.829    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.277    37.106 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.821    37.927    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.288    38.215 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.660    38.875    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.286    39.161 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.707    39.868    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X4Y49          LUT3 (Prop_lut3_I2_O)        0.268    40.136 r  control_unit/PCReg[29]_i_6/O
                         net (fo=1, routed)           0.119    40.256    control_unit/pmau/SH2Pmau_Instance/acarry_29
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.105    40.361 r  control_unit/PCReg[29]_i_4/O
                         net (fo=1, routed)           0.561    40.922    control_unit/PCReg[29]_i_4_n_1
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.105    41.027 r  control_unit/PCReg[29]_i_1/O
                         net (fo=1, routed)           0.000    41.027    pmau/PCMux[29]
    SLICE_X5Y49          FDCE                                         r  pmau/PCReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.805ns  (logic 5.725ns (14.030%)  route 35.080ns (85.970%))
  Logic Levels:           39  (FDCE=1 LUT2=12 LUT3=3 LUT4=2 LUT5=5 LUT6=15 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 r  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.702    25.321    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.105    25.426 f  control_unit/PCReg[30]_i_6/O
                         net (fo=16, routed)          1.327    26.753    control_unit/PMAUCtrl[PCAddrMode][2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.105    26.858 r  control_unit/PCReg[30]_i_9/O
                         net (fo=32, routed)          0.485    27.343    control_unit/PCReg[30]_i_9_n_1
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.105    27.448 r  control_unit/PCReg[3]_i_5/O
                         net (fo=5, routed)           0.852    28.300    control_unit/PCReg[3]_i_5_n_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.119    28.419 f  control_unit/PCReg[3]_i_3/O
                         net (fo=2, routed)           0.685    29.104    control_unit/PCReg[3]_i_3_n_1
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.268    29.372 r  control_unit/PCReg[4]_i_2/O
                         net (fo=2, routed)           0.948    30.321    control_unit/pmau/SH2Pmau_Instance/idcarry_4
    SLICE_X5Y31          LUT2 (Prop_lut2_I0_O)        0.105    30.426 f  control_unit/PCReg[5]_i_2/O
                         net (fo=2, routed)           0.214    30.639    control_unit/PCReg[5]_i_2_n_1
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.107    30.746 r  control_unit/PCReg[6]_i_2/O
                         net (fo=2, routed)           0.690    31.436    control_unit/pmau/SH2Pmau_Instance/idcarry_6
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.274    31.710 f  control_unit/PCReg[7]_i_2/O
                         net (fo=2, routed)           0.212    31.923    control_unit/PCReg[7]_i_2_n_1
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.107    32.030 r  control_unit/PCReg[8]_i_2/O
                         net (fo=2, routed)           0.787    32.816    control_unit/pmau/SH2Pmau_Instance/idcarry_8
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.274    33.090 f  control_unit/PCReg[9]_i_2/O
                         net (fo=2, routed)           0.728    33.818    control_unit/PCReg[9]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    33.923 r  control_unit/PCReg[10]_i_2/O
                         net (fo=2, routed)           0.535    34.458    control_unit/pmau/SH2Pmau_Instance/idcarry_10
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.105    34.563 f  control_unit/PCReg[11]_i_2/O
                         net (fo=2, routed)           0.687    35.250    control_unit/PCReg[11]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    35.355 r  control_unit/PCReg[12]_i_2/O
                         net (fo=3, routed)           1.026    36.381    control_unit/pmau/SH2Pmau_Instance/idcarry_12
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.126    36.507 r  control_unit/PCReg[14]_i_2/O
                         net (fo=6, routed)           1.220    37.727    control_unit/pmau/SH2Pmau_Instance/idcarry_14
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.275    38.002 f  control_unit/PCReg[19]_i_2/O
                         net (fo=6, routed)           0.796    38.798    control_unit/PCReg[19]_i_2_n_1
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.105    38.903 r  control_unit/PCReg[24]_i_2/O
                         net (fo=6, routed)           0.836    39.738    control_unit/pmau/SH2Pmau_Instance/idcarry_24
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.119    39.857 r  control_unit/PCReg[26]_i_2/O
                         net (fo=1, routed)           0.673    40.530    control_unit/pmau/SH2Pmau_Instance/idcarry_26
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.275    40.805 r  control_unit/PCReg[26]_i_1/O
                         net (fo=1, routed)           0.000    40.805    pmau/PCMux[26]
    SLICE_X4Y51          FDCE                                         r  pmau/PCReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.706ns  (logic 5.732ns (14.082%)  route 34.974ns (85.918%))
  Logic Levels:           39  (FDCE=1 LUT2=12 LUT3=2 LUT4=2 LUT5=6 LUT6=15 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 r  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.702    25.321    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.105    25.426 f  control_unit/PCReg[30]_i_6/O
                         net (fo=16, routed)          1.327    26.753    control_unit/PMAUCtrl[PCAddrMode][2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.105    26.858 r  control_unit/PCReg[30]_i_9/O
                         net (fo=32, routed)          0.485    27.343    control_unit/PCReg[30]_i_9_n_1
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.105    27.448 r  control_unit/PCReg[3]_i_5/O
                         net (fo=5, routed)           0.852    28.300    control_unit/PCReg[3]_i_5_n_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.119    28.419 f  control_unit/PCReg[3]_i_3/O
                         net (fo=2, routed)           0.685    29.104    control_unit/PCReg[3]_i_3_n_1
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.268    29.372 r  control_unit/PCReg[4]_i_2/O
                         net (fo=2, routed)           0.948    30.321    control_unit/pmau/SH2Pmau_Instance/idcarry_4
    SLICE_X5Y31          LUT2 (Prop_lut2_I0_O)        0.105    30.426 f  control_unit/PCReg[5]_i_2/O
                         net (fo=2, routed)           0.214    30.639    control_unit/PCReg[5]_i_2_n_1
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.107    30.746 r  control_unit/PCReg[6]_i_2/O
                         net (fo=2, routed)           0.690    31.436    control_unit/pmau/SH2Pmau_Instance/idcarry_6
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.274    31.710 f  control_unit/PCReg[7]_i_2/O
                         net (fo=2, routed)           0.212    31.923    control_unit/PCReg[7]_i_2_n_1
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.107    32.030 r  control_unit/PCReg[8]_i_2/O
                         net (fo=2, routed)           0.787    32.816    control_unit/pmau/SH2Pmau_Instance/idcarry_8
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.274    33.090 f  control_unit/PCReg[9]_i_2/O
                         net (fo=2, routed)           0.728    33.818    control_unit/PCReg[9]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    33.923 r  control_unit/PCReg[10]_i_2/O
                         net (fo=2, routed)           0.535    34.458    control_unit/pmau/SH2Pmau_Instance/idcarry_10
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.105    34.563 f  control_unit/PCReg[11]_i_2/O
                         net (fo=2, routed)           0.687    35.250    control_unit/PCReg[11]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    35.355 r  control_unit/PCReg[12]_i_2/O
                         net (fo=3, routed)           1.026    36.381    control_unit/pmau/SH2Pmau_Instance/idcarry_12
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.126    36.507 r  control_unit/PCReg[14]_i_2/O
                         net (fo=6, routed)           1.220    37.727    control_unit/pmau/SH2Pmau_Instance/idcarry_14
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.275    38.002 f  control_unit/PCReg[19]_i_2/O
                         net (fo=6, routed)           0.796    38.798    control_unit/PCReg[19]_i_2_n_1
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.105    38.903 r  control_unit/PCReg[24]_i_2/O
                         net (fo=6, routed)           0.872    39.774    control_unit/pmau/SH2Pmau_Instance/idcarry_24
    SLICE_X3Y50          LUT5 (Prop_lut5_I4_O)        0.126    39.900 r  control_unit/PCReg[28]_i_2/O
                         net (fo=1, routed)           0.530    40.431    control_unit/pmau/SH2Pmau_Instance/idcarry_28
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.275    40.706 r  control_unit/PCReg[28]_i_1/O
                         net (fo=1, routed)           0.000    40.706    pmau/PCMux[28]
    SLICE_X4Y51          FDCE                                         r  pmau/PCReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.327ns  (logic 5.541ns (13.740%)  route 34.786ns (86.260%))
  Logic Levels:           39  (FDCE=1 LUT2=12 LUT3=2 LUT4=3 LUT5=5 LUT6=15 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 f  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.702    25.321    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.105    25.426 r  control_unit/PCReg[30]_i_6/O
                         net (fo=16, routed)          1.327    26.753    control_unit/PMAUCtrl[PCAddrMode][2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.105    26.858 f  control_unit/PCReg[30]_i_9/O
                         net (fo=32, routed)          0.485    27.343    control_unit/PCReg[30]_i_9_n_1
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.105    27.448 f  control_unit/PCReg[3]_i_5/O
                         net (fo=5, routed)           0.852    28.300    control_unit/PCReg[3]_i_5_n_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.119    28.419 r  control_unit/PCReg[3]_i_3/O
                         net (fo=2, routed)           0.685    29.104    control_unit/PCReg[3]_i_3_n_1
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.268    29.372 f  control_unit/PCReg[4]_i_2/O
                         net (fo=2, routed)           0.948    30.321    control_unit/pmau/SH2Pmau_Instance/idcarry_4
    SLICE_X5Y31          LUT2 (Prop_lut2_I0_O)        0.105    30.426 r  control_unit/PCReg[5]_i_2/O
                         net (fo=2, routed)           0.214    30.639    control_unit/PCReg[5]_i_2_n_1
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.107    30.746 f  control_unit/PCReg[6]_i_2/O
                         net (fo=2, routed)           0.690    31.436    control_unit/pmau/SH2Pmau_Instance/idcarry_6
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.274    31.710 r  control_unit/PCReg[7]_i_2/O
                         net (fo=2, routed)           0.212    31.923    control_unit/PCReg[7]_i_2_n_1
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.107    32.030 f  control_unit/PCReg[8]_i_2/O
                         net (fo=2, routed)           0.787    32.816    control_unit/pmau/SH2Pmau_Instance/idcarry_8
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.274    33.090 r  control_unit/PCReg[9]_i_2/O
                         net (fo=2, routed)           0.728    33.818    control_unit/PCReg[9]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    33.923 f  control_unit/PCReg[10]_i_2/O
                         net (fo=2, routed)           0.535    34.458    control_unit/pmau/SH2Pmau_Instance/idcarry_10
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.105    34.563 r  control_unit/PCReg[11]_i_2/O
                         net (fo=2, routed)           0.687    35.250    control_unit/PCReg[11]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    35.355 f  control_unit/PCReg[12]_i_2/O
                         net (fo=3, routed)           1.026    36.381    control_unit/pmau/SH2Pmau_Instance/idcarry_12
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.126    36.507 f  control_unit/PCReg[14]_i_2/O
                         net (fo=6, routed)           1.220    37.727    control_unit/pmau/SH2Pmau_Instance/idcarry_14
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.275    38.002 r  control_unit/PCReg[19]_i_2/O
                         net (fo=6, routed)           0.796    38.798    control_unit/PCReg[19]_i_2_n_1
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.105    38.903 f  control_unit/PCReg[24]_i_2/O
                         net (fo=6, routed)           0.872    39.774    control_unit/pmau/SH2Pmau_Instance/idcarry_24
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.105    39.879 r  control_unit/PCReg[27]_i_2/O
                         net (fo=1, routed)           0.343    40.222    control_unit/PCReg[27]_i_2_n_1
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.105    40.327 r  control_unit/PCReg[27]_i_1/O
                         net (fo=1, routed)           0.000    40.327    pmau/PCMux[27]
    SLICE_X3Y50          FDCE                                         r  pmau/PCReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.302ns  (logic 5.541ns (13.749%)  route 34.761ns (86.251%))
  Logic Levels:           39  (FDCE=1 LUT2=13 LUT3=2 LUT4=2 LUT5=5 LUT6=15 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 f  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.702    25.321    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.105    25.426 r  control_unit/PCReg[30]_i_6/O
                         net (fo=16, routed)          1.327    26.753    control_unit/PMAUCtrl[PCAddrMode][2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.105    26.858 f  control_unit/PCReg[30]_i_9/O
                         net (fo=32, routed)          0.485    27.343    control_unit/PCReg[30]_i_9_n_1
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.105    27.448 f  control_unit/PCReg[3]_i_5/O
                         net (fo=5, routed)           0.852    28.300    control_unit/PCReg[3]_i_5_n_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.119    28.419 r  control_unit/PCReg[3]_i_3/O
                         net (fo=2, routed)           0.685    29.104    control_unit/PCReg[3]_i_3_n_1
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.268    29.372 f  control_unit/PCReg[4]_i_2/O
                         net (fo=2, routed)           0.948    30.321    control_unit/pmau/SH2Pmau_Instance/idcarry_4
    SLICE_X5Y31          LUT2 (Prop_lut2_I0_O)        0.105    30.426 r  control_unit/PCReg[5]_i_2/O
                         net (fo=2, routed)           0.214    30.639    control_unit/PCReg[5]_i_2_n_1
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.107    30.746 f  control_unit/PCReg[6]_i_2/O
                         net (fo=2, routed)           0.690    31.436    control_unit/pmau/SH2Pmau_Instance/idcarry_6
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.274    31.710 r  control_unit/PCReg[7]_i_2/O
                         net (fo=2, routed)           0.212    31.923    control_unit/PCReg[7]_i_2_n_1
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.107    32.030 f  control_unit/PCReg[8]_i_2/O
                         net (fo=2, routed)           0.787    32.816    control_unit/pmau/SH2Pmau_Instance/idcarry_8
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.274    33.090 r  control_unit/PCReg[9]_i_2/O
                         net (fo=2, routed)           0.728    33.818    control_unit/PCReg[9]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    33.923 f  control_unit/PCReg[10]_i_2/O
                         net (fo=2, routed)           0.535    34.458    control_unit/pmau/SH2Pmau_Instance/idcarry_10
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.105    34.563 r  control_unit/PCReg[11]_i_2/O
                         net (fo=2, routed)           0.687    35.250    control_unit/PCReg[11]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    35.355 f  control_unit/PCReg[12]_i_2/O
                         net (fo=3, routed)           1.026    36.381    control_unit/pmau/SH2Pmau_Instance/idcarry_12
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.126    36.507 f  control_unit/PCReg[14]_i_2/O
                         net (fo=6, routed)           1.220    37.727    control_unit/pmau/SH2Pmau_Instance/idcarry_14
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.275    38.002 r  control_unit/PCReg[19]_i_2/O
                         net (fo=6, routed)           0.796    38.798    control_unit/PCReg[19]_i_2_n_1
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.105    38.903 f  control_unit/PCReg[24]_i_2/O
                         net (fo=6, routed)           0.836    39.738    control_unit/pmau/SH2Pmau_Instance/idcarry_24
    SLICE_X4Y50          LUT2 (Prop_lut2_I0_O)        0.105    39.843 r  control_unit/PCReg[25]_i_2/O
                         net (fo=1, routed)           0.353    40.197    control_unit/PCReg[25]_i_2_n_1
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.105    40.302 r  control_unit/PCReg[25]_i_1/O
                         net (fo=1, routed)           0.000    40.302    pmau/PCMux[25]
    SLICE_X4Y50          FDCE                                         r  pmau/PCReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.847ns  (logic 5.436ns (13.642%)  route 34.411ns (86.358%))
  Logic Levels:           38  (FDCE=1 LUT2=12 LUT3=2 LUT4=2 LUT5=5 LUT6=15 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 r  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.702    25.321    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.105    25.426 f  control_unit/PCReg[30]_i_6/O
                         net (fo=16, routed)          1.327    26.753    control_unit/PMAUCtrl[PCAddrMode][2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.105    26.858 r  control_unit/PCReg[30]_i_9/O
                         net (fo=32, routed)          0.485    27.343    control_unit/PCReg[30]_i_9_n_1
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.105    27.448 r  control_unit/PCReg[3]_i_5/O
                         net (fo=5, routed)           0.852    28.300    control_unit/PCReg[3]_i_5_n_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.119    28.419 f  control_unit/PCReg[3]_i_3/O
                         net (fo=2, routed)           0.685    29.104    control_unit/PCReg[3]_i_3_n_1
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.268    29.372 r  control_unit/PCReg[4]_i_2/O
                         net (fo=2, routed)           0.948    30.321    control_unit/pmau/SH2Pmau_Instance/idcarry_4
    SLICE_X5Y31          LUT2 (Prop_lut2_I0_O)        0.105    30.426 f  control_unit/PCReg[5]_i_2/O
                         net (fo=2, routed)           0.214    30.639    control_unit/PCReg[5]_i_2_n_1
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.107    30.746 r  control_unit/PCReg[6]_i_2/O
                         net (fo=2, routed)           0.690    31.436    control_unit/pmau/SH2Pmau_Instance/idcarry_6
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.274    31.710 f  control_unit/PCReg[7]_i_2/O
                         net (fo=2, routed)           0.212    31.923    control_unit/PCReg[7]_i_2_n_1
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.107    32.030 r  control_unit/PCReg[8]_i_2/O
                         net (fo=2, routed)           0.787    32.816    control_unit/pmau/SH2Pmau_Instance/idcarry_8
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.274    33.090 f  control_unit/PCReg[9]_i_2/O
                         net (fo=2, routed)           0.728    33.818    control_unit/PCReg[9]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    33.923 r  control_unit/PCReg[10]_i_2/O
                         net (fo=2, routed)           0.535    34.458    control_unit/pmau/SH2Pmau_Instance/idcarry_10
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.105    34.563 f  control_unit/PCReg[11]_i_2/O
                         net (fo=2, routed)           0.687    35.250    control_unit/PCReg[11]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    35.355 r  control_unit/PCReg[12]_i_2/O
                         net (fo=3, routed)           1.026    36.381    control_unit/pmau/SH2Pmau_Instance/idcarry_12
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.126    36.507 r  control_unit/PCReg[14]_i_2/O
                         net (fo=6, routed)           1.220    37.727    control_unit/pmau/SH2Pmau_Instance/idcarry_14
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.275    38.002 f  control_unit/PCReg[19]_i_2/O
                         net (fo=6, routed)           0.796    38.798    control_unit/PCReg[19]_i_2_n_1
    SLICE_X3Y47          LUT6 (Prop_lut6_I5_O)        0.105    38.903 r  control_unit/PCReg[24]_i_2/O
                         net (fo=6, routed)           0.839    39.742    control_unit/pmau/SH2Pmau_Instance/idcarry_24
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.105    39.847 r  control_unit/PCReg[24]_i_1/O
                         net (fo=1, routed)           0.000    39.847    pmau/PCMux[24]
    SLICE_X4Y48          FDCE                                         r  pmau/PCReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.588ns  (logic 5.436ns (13.731%)  route 34.152ns (86.269%))
  Logic Levels:           38  (FDCE=1 LUT2=12 LUT3=2 LUT4=3 LUT5=5 LUT6=14 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 r  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.702    25.321    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.105    25.426 f  control_unit/PCReg[30]_i_6/O
                         net (fo=16, routed)          1.327    26.753    control_unit/PMAUCtrl[PCAddrMode][2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.105    26.858 r  control_unit/PCReg[30]_i_9/O
                         net (fo=32, routed)          0.485    27.343    control_unit/PCReg[30]_i_9_n_1
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.105    27.448 r  control_unit/PCReg[3]_i_5/O
                         net (fo=5, routed)           0.852    28.300    control_unit/PCReg[3]_i_5_n_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.119    28.419 f  control_unit/PCReg[3]_i_3/O
                         net (fo=2, routed)           0.685    29.104    control_unit/PCReg[3]_i_3_n_1
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.268    29.372 r  control_unit/PCReg[4]_i_2/O
                         net (fo=2, routed)           0.948    30.321    control_unit/pmau/SH2Pmau_Instance/idcarry_4
    SLICE_X5Y31          LUT2 (Prop_lut2_I0_O)        0.105    30.426 f  control_unit/PCReg[5]_i_2/O
                         net (fo=2, routed)           0.214    30.639    control_unit/PCReg[5]_i_2_n_1
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.107    30.746 r  control_unit/PCReg[6]_i_2/O
                         net (fo=2, routed)           0.690    31.436    control_unit/pmau/SH2Pmau_Instance/idcarry_6
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.274    31.710 f  control_unit/PCReg[7]_i_2/O
                         net (fo=2, routed)           0.212    31.923    control_unit/PCReg[7]_i_2_n_1
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.107    32.030 r  control_unit/PCReg[8]_i_2/O
                         net (fo=2, routed)           0.787    32.816    control_unit/pmau/SH2Pmau_Instance/idcarry_8
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.274    33.090 f  control_unit/PCReg[9]_i_2/O
                         net (fo=2, routed)           0.728    33.818    control_unit/PCReg[9]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    33.923 r  control_unit/PCReg[10]_i_2/O
                         net (fo=2, routed)           0.535    34.458    control_unit/pmau/SH2Pmau_Instance/idcarry_10
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.105    34.563 f  control_unit/PCReg[11]_i_2/O
                         net (fo=2, routed)           0.687    35.250    control_unit/PCReg[11]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    35.355 r  control_unit/PCReg[12]_i_2/O
                         net (fo=3, routed)           1.026    36.381    control_unit/pmau/SH2Pmau_Instance/idcarry_12
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.126    36.507 r  control_unit/PCReg[14]_i_2/O
                         net (fo=6, routed)           1.220    37.727    control_unit/pmau/SH2Pmau_Instance/idcarry_14
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.275    38.002 f  control_unit/PCReg[19]_i_2/O
                         net (fo=6, routed)           0.895    38.897    control_unit/PCReg[19]_i_2_n_1
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.105    39.002 r  control_unit/PCReg[22]_i_2/O
                         net (fo=1, routed)           0.482    39.483    control_unit/pmau/SH2Pmau_Instance/idcarry_22
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.105    39.588 r  control_unit/PCReg[22]_i_1/O
                         net (fo=1, routed)           0.000    39.588    pmau/PCMux[22]
    SLICE_X4Y48          FDCE                                         r  pmau/PCReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pmau/PCReg_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.535ns  (logic 5.608ns (14.185%)  route 33.927ns (85.815%))
  Logic Levels:           38  (FDCE=1 LUT2=12 LUT3=2 LUT4=2 LUT5=6 LUT6=14 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/C
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.379     0.379 f  control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]/Q
                         net (fo=1, routed)           0.691     1.070    control_unit/pipeline_stages[2].pipeline_reg[2][MemCtrl][Enable]__0
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.105     1.175 r  control_unit/IR[15]_i_1/O
                         net (fo=553, routed)         4.135     5.310    control_unit/p_6_in
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.105     5.415 r  control_unit/DB_reg[31]_i_9/O
                         net (fo=40, routed)          3.997     9.412    registers/Registers/RegCtrl[ASel][3]
    SLICE_X21Y32         MUXF8 (Prop_muxf8_S_O)       0.224     9.636 r  registers/Registers/DB_reg[29]_i_4/O
                         net (fo=7, routed)           1.108    10.744    control_unit/OperandA[5]
    SLICE_X21Y39         LUT2 (Prop_lut2_I1_O)        0.278    11.022 r  control_unit/Registers[15][7]_i_17/O
                         net (fo=8, routed)           0.688    11.710    control_unit/Registers[15][7]_i_17_n_1
    SLICE_X25Y39         LUT4 (Prop_lut4_I3_O)        0.275    11.985 f  control_unit/Registers[15][12]_i_30/O
                         net (fo=1, routed)           0.655    12.640    control_unit/Registers[15][12]_i_30_n_1
    SLICE_X25Y38         LUT6 (Prop_lut6_I0_O)        0.105    12.745 f  control_unit/Registers[15][12]_i_29/O
                         net (fo=1, routed)           0.510    13.255    control_unit/Registers[15][12]_i_29_n_1
    SLICE_X24Y39         LUT6 (Prop_lut6_I1_O)        0.105    13.360 r  control_unit/Registers[15][12]_i_26/O
                         net (fo=2, routed)           0.741    14.101    control_unit/Registers[15][12]_i_26_n_1
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.105    14.206 f  control_unit/Registers[15][17]_i_23/O
                         net (fo=1, routed)           0.674    14.880    control_unit/Registers[15][17]_i_23_n_1
    SLICE_X22Y41         LUT6 (Prop_lut6_I1_O)        0.105    14.985 r  control_unit/Registers[15][17]_i_19/O
                         net (fo=2, routed)           0.630    15.615    control_unit/Registers[15][17]_i_19_n_1
    SLICE_X21Y43         LUT6 (Prop_lut6_I5_O)        0.105    15.720 f  control_unit/Registers[15][22]_i_26/O
                         net (fo=1, routed)           0.573    16.293    control_unit/Registers[15][22]_i_26_n_1
    SLICE_X20Y43         LUT6 (Prop_lut6_I1_O)        0.105    16.398 r  control_unit/Registers[15][22]_i_22/O
                         net (fo=2, routed)           0.671    17.070    control_unit/Registers[15][22]_i_22_n_1
    SLICE_X21Y45         LUT5 (Prop_lut5_I0_O)        0.105    17.175 r  control_unit/Registers[15][22]_i_18/O
                         net (fo=2, routed)           0.827    18.001    control_unit/Registers[15][22]_i_18_n_1
    SLICE_X23Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.106 r  control_unit/Registers[15][22]_i_16/O
                         net (fo=3, routed)           0.764    18.871    control_unit/Registers[15][22]_i_16_n_1
    SLICE_X24Y45         LUT5 (Prop_lut5_I0_O)        0.105    18.976 r  control_unit/Registers[15][24]_i_21/O
                         net (fo=2, routed)           0.787    19.762    control_unit/Registers[15][24]_i_21_n_1
    SLICE_X24Y44         LUT6 (Prop_lut6_I2_O)        0.105    19.867 r  control_unit/Registers[15][24]_i_13/O
                         net (fo=2, routed)           0.448    20.315    control_unit/Registers[15][24]_i_13_n_1
    SLICE_X22Y43         LUT5 (Prop_lut5_I0_O)        0.105    20.420 r  control_unit/pipeline_in_en_i_35/O
                         net (fo=1, routed)           0.540    20.960    control_unit/pipeline_in_en_i_35_n_1
    SLICE_X23Y43         LUT5 (Prop_lut5_I3_O)        0.105    21.065 r  control_unit/pipeline_in_en_i_16/O
                         net (fo=1, routed)           0.448    21.513    control_unit/pipeline_in_en_i_16_n_1
    SLICE_X24Y41         LUT6 (Prop_lut6_I1_O)        0.105    21.618 f  control_unit/pipeline_in_en_i_7/O
                         net (fo=5, routed)           0.976    22.594    control_unit/Zero
    SLICE_X24Y33         LUT6 (Prop_lut6_I2_O)        0.105    22.699 r  control_unit/pipeline_in_en_i_4/O
                         net (fo=1, routed)           0.814    23.514    control_unit/pipeline_in_en_i_4_n_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I3_O)        0.105    23.619 f  control_unit/pipeline_in_en_i_1/O
                         net (fo=10, routed)          1.702    25.321    control_unit/pipeline_in_en_i_1_n_1
    SLICE_X8Y26          LUT6 (Prop_lut6_I3_O)        0.105    25.426 r  control_unit/PCReg[30]_i_6/O
                         net (fo=16, routed)          1.327    26.753    control_unit/PMAUCtrl[PCAddrMode][2]
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.105    26.858 f  control_unit/PCReg[30]_i_9/O
                         net (fo=32, routed)          0.485    27.343    control_unit/PCReg[30]_i_9_n_1
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.105    27.448 f  control_unit/PCReg[3]_i_5/O
                         net (fo=5, routed)           0.852    28.300    control_unit/PCReg[3]_i_5_n_1
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.119    28.419 r  control_unit/PCReg[3]_i_3/O
                         net (fo=2, routed)           0.685    29.104    control_unit/PCReg[3]_i_3_n_1
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.268    29.372 f  control_unit/PCReg[4]_i_2/O
                         net (fo=2, routed)           0.948    30.321    control_unit/pmau/SH2Pmau_Instance/idcarry_4
    SLICE_X5Y31          LUT2 (Prop_lut2_I0_O)        0.105    30.426 r  control_unit/PCReg[5]_i_2/O
                         net (fo=2, routed)           0.214    30.639    control_unit/PCReg[5]_i_2_n_1
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.107    30.746 f  control_unit/PCReg[6]_i_2/O
                         net (fo=2, routed)           0.690    31.436    control_unit/pmau/SH2Pmau_Instance/idcarry_6
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.274    31.710 r  control_unit/PCReg[7]_i_2/O
                         net (fo=2, routed)           0.212    31.923    control_unit/PCReg[7]_i_2_n_1
    SLICE_X3Y31          LUT2 (Prop_lut2_I1_O)        0.107    32.030 f  control_unit/PCReg[8]_i_2/O
                         net (fo=2, routed)           0.787    32.816    control_unit/pmau/SH2Pmau_Instance/idcarry_8
    SLICE_X3Y32          LUT2 (Prop_lut2_I0_O)        0.274    33.090 r  control_unit/PCReg[9]_i_2/O
                         net (fo=2, routed)           0.728    33.818    control_unit/PCReg[9]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    33.923 f  control_unit/PCReg[10]_i_2/O
                         net (fo=2, routed)           0.535    34.458    control_unit/pmau/SH2Pmau_Instance/idcarry_10
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.105    34.563 r  control_unit/PCReg[11]_i_2/O
                         net (fo=2, routed)           0.687    35.250    control_unit/PCReg[11]_i_2_n_1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.105    35.355 f  control_unit/PCReg[12]_i_2/O
                         net (fo=3, routed)           1.026    36.381    control_unit/pmau/SH2Pmau_Instance/idcarry_12
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.126    36.507 f  control_unit/PCReg[14]_i_2/O
                         net (fo=6, routed)           1.220    37.727    control_unit/pmau/SH2Pmau_Instance/idcarry_14
    SLICE_X2Y45          LUT6 (Prop_lut6_I0_O)        0.275    38.002 r  control_unit/PCReg[19]_i_2/O
                         net (fo=6, routed)           0.895    38.897    control_unit/PCReg[19]_i_2_n_1
    SLICE_X3Y48          LUT5 (Prop_lut5_I0_O)        0.115    39.012 r  control_unit/PCReg[23]_i_2/O
                         net (fo=1, routed)           0.256    39.268    control_unit/PCReg[23]_i_2_n_1
    SLICE_X5Y47          LUT6 (Prop_lut6_I2_O)        0.267    39.535 r  control_unit/PCReg[23]_i_1/O
                         net (fo=1, routed)           0.000    39.535    pmau/PCMux[23]
    SLICE_X5Y47          FDCE                                         r  pmau/PCReg_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][FCmd][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][ALUCtrl][FCmd][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDRE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][FCmd][3]/C
    SLICE_X25Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][FCmd][3]/Q
                         net (fo=1, routed)           0.055     0.196    control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][FCmd][3]
    SLICE_X25Y35         FDRE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][ALUCtrl][FCmd][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][OpBSel]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][ALUCtrl][OpBSel]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDCE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][OpBSel]/C
    SLICE_X23Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][OpBSel]/Q
                         net (fo=1, routed)           0.055     0.196    control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][OpBSel]__0
    SLICE_X23Y32         FDCE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][ALUCtrl][OpBSel]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][IndexSel][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][DMAUCtrl][IndexSel][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][IndexSel][1]/C
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][IndexSel][1]/Q
                         net (fo=1, routed)           0.055     0.196    control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][IndexSel][1]
    SLICE_X17Y30         FDCE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][DMAUCtrl][IndexSel][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][BSel][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][REGCtrl][BSel][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][BSel][0]/C
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][BSel][0]/Q
                         net (fo=1, routed)           0.055     0.196    control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][BSel][0]
    SLICE_X17Y30         FDCE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][REGCtrl][BSel][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][EnableIn]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][REGCtrl][EnableIn]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDCE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][EnableIn]/C
    SLICE_X19Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][EnableIn]/Q
                         net (fo=1, routed)           0.055     0.196    control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][EnableIn]__0
    SLICE_X19Y23         FDCE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][REGCtrl][EnableIn]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][PMAUCtrl][Off12][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][PMAUCtrl][Off12][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (71.013%)  route 0.067ns (28.987%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][PMAUCtrl][Off12][6]/C
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  control_unit/pipeline_stages[0].pipeline_reg[0][PMAUCtrl][Off12][6]/Q
                         net (fo=2, routed)           0.067     0.231    control_unit/pipeline_stages[0].pipeline_reg[0][PMAUCtrl][Off12][6]
    SLICE_X10Y26         FDCE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][PMAUCtrl][Off12][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][A2Sel][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][DMAUCtrl][A2Sel][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDCE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][A2Sel][2]/C
    SLICE_X17Y26         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][A2Sel][2]/Q
                         net (fo=1, routed)           0.116     0.244    control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][A2Sel][2]
    SLICE_X17Y26         FDCE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][DMAUCtrl][A2Sel][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][SCmd][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][ALUCtrl][SCmd][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][SCmd][1]/C
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][SCmd][1]/Q
                         net (fo=1, routed)           0.108     0.249    control_unit/pipeline_stages[0].pipeline_reg[0][ALUCtrl][SCmd][1]
    SLICE_X21Y37         FDRE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][ALUCtrl][SCmd][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][Off8][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][DMAUCtrl][Off8][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][Off8][5]/C
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][Off8][5]/Q
                         net (fo=1, routed)           0.108     0.249    control_unit/pipeline_stages[0].pipeline_reg[0][DMAUCtrl][Off8][5]
    SLICE_X9Y29          FDCE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][DMAUCtrl][Off8][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][InSel][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/pipeline_stages[1].pipeline_reg[1][REGCtrl][InSel][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDCE                         0.000     0.000 r  control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][InSel][3]/C
    SLICE_X7Y33          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][InSel][3]/Q
                         net (fo=1, routed)           0.108     0.249    control_unit/pipeline_stages[0].pipeline_reg[0][REGCtrl][InSel][3]
    SLICE_X7Y33          FDCE                                         r  control_unit/pipeline_stages[1].pipeline_reg[1][REGCtrl][InSel][3]/D
  -------------------------------------------------------------------    -------------------






