Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr  6 18:06:22 2023
| Host         : DVANOFFICE-071 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BlockDesignArtyS7_wrapper_timing_summary_routed.rpt -pb BlockDesignArtyS7_wrapper_timing_summary_routed.pb -rpx BlockDesignArtyS7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BlockDesignArtyS7_wrapper
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1770 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.126        0.000                      0                 5498        0.047        0.000                      0                 5498        3.000        0.000                       0                  2050  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                ------------       ----------      --------------
BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
CLK100MHZ                                                            {0.000 5.000}      10.000          100.000         
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
sys_clk_pin                                                          {0.000 5.000}      10.000          100.000         
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.160        0.000                      0                  222        0.105        0.000                      0                  222       15.812        0.000                       0                   233  
BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.568        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  
CLK100MHZ                                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0                                   3.126        0.000                      0                 5229        0.135        0.000                      0                 5229        3.870        0.000                       0                  1772  
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0                                                                                                                                                                               8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1                                 3.146        0.000                      0                 5229        0.135        0.000                      0                 5229        3.870        0.000                       0                  1772  
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1                                                                                                                                                                             8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  clk_out1_BlockDesignArtyS7_clk_wiz_1_0          3.126        0.000                      0                 5229        0.047        0.000                      0                 5229  
clk_out1_BlockDesignArtyS7_clk_wiz_1_0    clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1        3.126        0.000                      0                 5229        0.047        0.000                      0                 5229  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.160ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.241ns  (logic 0.608ns (18.757%)  route 2.633ns (81.243%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 36.002 - 33.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 19.672 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.361    19.672    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.384    20.056 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.544    20.600    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.105    20.705 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.436    22.140    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y30         LUT3 (Prop_lut3_I0_O)        0.119    22.259 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.654    22.914    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X49Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.254    36.002    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.296    36.298    
                         clock uncertainty           -0.035    36.262    
    SLICE_X49Y30         FDCE (Setup_fdce_C_D)       -0.189    36.073    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                         -22.914    
  -------------------------------------------------------------------
                         slack                                 13.160    

Slack (MET) :             14.082ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.540ns  (logic 0.594ns (23.383%)  route 1.946ns (76.617%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 36.002 - 33.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 19.672 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.361    19.672    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.384    20.056 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.544    20.600    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.105    20.705 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.403    22.107    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y30         LUT4 (Prop_lut4_I0_O)        0.105    22.212 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.212    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X49Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.254    36.002    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.296    36.298    
                         clock uncertainty           -0.035    36.262    
    SLICE_X49Y30         FDCE (Setup_fdce_C_D)        0.032    36.294    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.294    
                         arrival time                         -22.212    
  -------------------------------------------------------------------
                         slack                                 14.082    

Slack (MET) :             14.099ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.560ns  (logic 0.614ns (23.981%)  route 1.946ns (76.019%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 36.002 - 33.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 19.672 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.361    19.672    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.384    20.056 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.544    20.600    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.105    20.705 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.403    22.107    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y30         LUT5 (Prop_lut5_I0_O)        0.125    22.232 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.232    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X49Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.254    36.002    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.296    36.298    
                         clock uncertainty           -0.035    36.262    
    SLICE_X49Y30         FDCE (Setup_fdce_C_D)        0.069    36.331    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.331    
                         arrival time                         -22.232    
  -------------------------------------------------------------------
                         slack                                 14.099    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.589ns (27.517%)  route 1.552ns (72.483%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 19.334 - 16.667 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.362     3.007    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X41Y35         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.379     3.386 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.918     4.303    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.105     4.408 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.112     4.520    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I0_O)        0.105     4.625 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.522     5.147    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    18.004    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.081 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.253    19.334    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.312    19.646    
                         clock uncertainty           -0.035    19.611    
    SLICE_X41Y34         FDRE (Setup_fdre_C_CE)      -0.164    19.447    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.447    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.344ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.278ns  (logic 0.594ns (26.073%)  route 1.684ns (73.927%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 36.002 - 33.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 19.672 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.361    19.672    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.384    20.056 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.544    20.600    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.105    20.705 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.141    21.845    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.105    21.950 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.950    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X49Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.254    36.002    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.296    36.298    
                         clock uncertainty           -0.035    36.262    
    SLICE_X49Y30         FDCE (Setup_fdce_C_D)        0.032    36.294    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.294    
                         arrival time                         -21.950    
  -------------------------------------------------------------------
                         slack                                 14.344    

Slack (MET) :             14.546ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.115ns  (logic 0.594ns (28.087%)  route 1.521ns (71.913%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 35.999 - 33.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 19.672 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.361    19.672    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.384    20.056 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.544    20.600    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.105    20.705 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.977    21.682    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y30         LUT3 (Prop_lut3_I0_O)        0.105    21.787 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.787    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X46Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.251    35.999    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.296    36.295    
                         clock uncertainty           -0.035    36.259    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)        0.074    36.333    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.333    
                         arrival time                         -21.787    
  -------------------------------------------------------------------
                         slack                                 14.546    

Slack (MET) :             14.555ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.138ns  (logic 0.617ns (28.861%)  route 1.521ns (71.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 35.999 - 33.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 19.672 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.361    19.672    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.384    20.056 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.544    20.600    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.105    20.705 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.977    21.682    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y30         LUT4 (Prop_lut4_I0_O)        0.128    21.810 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.810    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X46Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.251    35.999    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.296    36.295    
                         clock uncertainty           -0.035    36.259    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)        0.106    36.365    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.365    
                         arrival time                         -21.810    
  -------------------------------------------------------------------
                         slack                                 14.555    

Slack (MET) :             14.748ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.915ns  (logic 0.594ns (31.018%)  route 1.321ns (68.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 35.999 - 33.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 19.672 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.361    19.672    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.384    20.056 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.544    20.600    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.105    20.705 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.777    21.482    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y30         LUT2 (Prop_lut2_I0_O)        0.105    21.587 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.587    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X46Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.251    35.999    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.296    36.295    
                         clock uncertainty           -0.035    36.259    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)        0.076    36.335    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.335    
                         arrival time                         -21.587    
  -------------------------------------------------------------------
                         slack                                 14.748    

Slack (MET) :             14.757ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.936ns  (logic 0.615ns (31.766%)  route 1.321ns (68.234%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 35.999 - 33.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 19.672 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.361    19.672    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.384    20.056 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.544    20.600    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.105    20.705 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.777    21.482    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y30         LUT3 (Prop_lut3_I0_O)        0.126    21.608 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.608    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X46Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.251    35.999    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.296    36.295    
                         clock uncertainty           -0.035    36.259    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)        0.106    36.365    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.365    
                         arrival time                         -21.608    
  -------------------------------------------------------------------
                         slack                                 14.757    

Slack (MET) :             15.127ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.534ns  (logic 0.594ns (38.732%)  route 0.940ns (61.267%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 36.000 - 33.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 19.672 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.361    19.672    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X41Y34         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.384    20.056 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.371    20.427    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X38Y33         LUT6 (Prop_lut6_I4_O)        0.105    20.532 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.569    21.101    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X38Y33         LUT6 (Prop_lut6_I1_O)        0.105    21.206 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.206    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X38Y33         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.252    36.000    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X38Y33         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.296    36.296    
                         clock uncertainty           -0.035    36.260    
    SLICE_X38Y33         FDCE (Setup_fdce_C_D)        0.072    36.332    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                         -21.206    
  -------------------------------------------------------------------
                         slack                                 15.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
                            (rising edge-triggered cell SRL16E clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.003%)  route 0.115ns (44.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.328    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X45Y35         FDPE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.469 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.115     1.585    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X42Y35         SRL16E                                       r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.719    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X42Y35         SRL16E                                       r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
                         clock pessimism             -0.357     1.362    
    SLICE_X42Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.479    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.325    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X51Y29         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.141     1.466 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.055     1.522    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X50Y29         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.717    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y29         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.379     1.338    
    SLICE_X50Y29         FDCE (Hold_fdce_C_D)         0.075     1.413    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/D
                            (rising edge-triggered cell SRL16E clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.327    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X43Y36         FDPE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.468 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.111     1.580    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X42Y35         SRL16E                                       r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.719    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X42Y35         SRL16E                                       r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
                         clock pessimism             -0.377     1.342    
    SLICE_X42Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.451    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.391%)  route 0.236ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.323    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.236     1.701    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.713    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.128     1.585    
    SLICE_X30Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.569    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.391%)  route 0.236ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.323    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.236     1.701    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.713    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.128     1.585    
    SLICE_X30Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.569    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.391%)  route 0.236ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.323    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.236     1.701    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.713    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.128     1.585    
    SLICE_X30Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.569    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.391%)  route 0.236ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.323    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.236     1.701    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.713    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.128     1.585    
    SLICE_X30Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.569    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.391%)  route 0.236ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.323    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.236     1.701    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.713    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.128     1.585    
    SLICE_X30Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.569    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.391%)  route 0.236ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.323    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.236     1.701    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.713    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                         clock pessimism             -0.128     1.585    
    SLICE_X30Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.569    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.391%)  route 0.236ns (62.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     1.323    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDCE (Prop_fdce_C_Q)         0.141     1.464 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.236     1.701    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.713    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.128     1.585    
    SLICE_X30Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.569    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X51Y28   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X51Y29   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X39Y31   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X41Y34   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X39Y35   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X40Y37   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X37Y35   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X37Y35   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X37Y35   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y17   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y17   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y18   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y21   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y22   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y23   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y24   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X34Y26   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y32   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y32   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.812     SLICE_X34Y17   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X34Y17   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X34Y22   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X34Y23   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X34Y23   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X34Y24   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X34Y24   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X34Y26   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X34Y26   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.812     SLICE_X42Y32   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.568ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.790ns  (logic 0.882ns (23.273%)  route 2.908ns (76.727%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 36.019 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.540    22.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.709 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.773    23.482    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.250    36.019    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.235    36.254    
                         clock uncertainty           -0.035    36.218    
    SLICE_X29Y30         FDCE (Setup_fdce_C_CE)      -0.168    36.050    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.050    
                         arrival time                         -23.482    
  -------------------------------------------------------------------
                         slack                                 12.568    

Slack (MET) :             12.689ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.668ns  (logic 0.882ns (24.047%)  route 2.786ns (75.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 36.018 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.540    22.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.709 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.651    23.360    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.249    36.018    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.235    36.253    
                         clock uncertainty           -0.035    36.217    
    SLICE_X32Y30         FDCE (Setup_fdce_C_CE)      -0.168    36.049    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.049    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 12.689    

Slack (MET) :             12.689ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.668ns  (logic 0.882ns (24.047%)  route 2.786ns (75.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 36.018 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.540    22.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.709 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.651    23.360    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.249    36.018    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.235    36.253    
                         clock uncertainty           -0.035    36.217    
    SLICE_X33Y30         FDCE (Setup_fdce_C_CE)      -0.168    36.049    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.049    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 12.689    

Slack (MET) :             12.689ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.668ns  (logic 0.882ns (24.047%)  route 2.786ns (75.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 36.018 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.540    22.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.709 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.651    23.360    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.249    36.018    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.235    36.253    
                         clock uncertainty           -0.035    36.217    
    SLICE_X33Y30         FDCE (Setup_fdce_C_CE)      -0.168    36.049    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.049    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 12.689    

Slack (MET) :             12.689ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.668ns  (logic 0.882ns (24.047%)  route 2.786ns (75.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 36.018 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.540    22.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.709 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.651    23.360    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.249    36.018    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.235    36.253    
                         clock uncertainty           -0.035    36.217    
    SLICE_X33Y30         FDCE (Setup_fdce_C_CE)      -0.168    36.049    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.049    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 12.689    

Slack (MET) :             12.689ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.668ns  (logic 0.882ns (24.047%)  route 2.786ns (75.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 36.018 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.540    22.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.709 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.651    23.360    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.249    36.018    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.235    36.253    
                         clock uncertainty           -0.035    36.217    
    SLICE_X33Y30         FDCE (Setup_fdce_C_CE)      -0.168    36.049    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.049    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 12.689    

Slack (MET) :             12.706ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.648ns  (logic 0.882ns (24.181%)  route 2.766ns (75.819%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 36.014 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.540    22.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.709 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.631    23.340    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y29         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.245    36.014    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y29         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.235    36.249    
                         clock uncertainty           -0.035    36.213    
    SLICE_X35Y29         FDCE (Setup_fdce_C_CE)      -0.168    36.045    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                         -23.340    
  -------------------------------------------------------------------
                         slack                                 12.706    

Slack (MET) :             12.905ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.547ns  (logic 0.882ns (24.864%)  route 2.665ns (75.136%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 36.021 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.540    22.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.709 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.530    23.239    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X46Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.252    36.021    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X46Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.295    36.316    
                         clock uncertainty           -0.035    36.280    
    SLICE_X46Y31         FDCE (Setup_fdce_C_CE)      -0.136    36.144    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.144    
                         arrival time                         -23.239    
  -------------------------------------------------------------------
                         slack                                 12.905    

Slack (MET) :             12.910ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.508ns  (logic 0.882ns (25.143%)  route 2.626ns (74.857%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 36.019 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.540    22.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.105    22.709 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.491    23.200    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.250    36.019    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.295    36.314    
                         clock uncertainty           -0.035    36.278    
    SLICE_X36Y31         FDCE (Setup_fdce_C_CE)      -0.168    36.110    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.110    
                         arrival time                         -23.200    
  -------------------------------------------------------------------
                         slack                                 12.910    

Slack (MET) :             12.996ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.363ns  (logic 0.882ns (26.226%)  route 2.481ns (73.774%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 36.020 - 33.333 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 19.692 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.584    18.250    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.331 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.361    19.692    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.384    20.076 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.886    20.962    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.126    21.088 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.709    21.797    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.267    22.064 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.230    22.294    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X38Y32         LUT5 (Prop_lut5_I0_O)        0.105    22.399 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.656    23.055    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X33Y32         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.359    34.692    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.769 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.251    36.020    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y32         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.235    36.255    
                         clock uncertainty           -0.035    36.219    
    SLICE_X33Y32         FDCE (Setup_fdce_C_CE)      -0.168    36.051    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.051    
                         arrival time                         -23.055    
  -------------------------------------------------------------------
                         slack                                 12.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752     0.752    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.778 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.336    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.141     1.477 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.644    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.689 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.689    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X39Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870     0.870    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.899 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.724    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.388     1.336    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.091     1.427    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.561%)  route 0.231ns (55.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752     0.752    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.778 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.336    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.141     1.477 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.231     1.709    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.754 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.754    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X39Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870     0.870    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.899 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.724    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.388     1.336    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.092     1.428    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.226ns (48.988%)  route 0.235ns (51.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752     0.752    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.778 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.559     1.336    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.128     1.464 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.235     1.700    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.098     1.798 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X39Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870     0.870    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.899 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826     1.724    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.388     1.336    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.107     1.443    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.460ns  (logic 0.191ns (41.525%)  route 0.269ns (58.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.337ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752    17.418    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.444 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.004    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X44Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.299    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.045    18.344 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.119    18.464    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870    17.536    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.565 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.392    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.037    
    SLICE_X40Y34         FDCE (Hold_fdce_C_CE)       -0.032    18.005    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.005    
                         arrival time                          18.464    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.460ns  (logic 0.191ns (41.525%)  route 0.269ns (58.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.337ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752    17.418    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.444 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.004    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X44Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.299    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.045    18.344 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.119    18.464    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870    17.536    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.565 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.392    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.037    
    SLICE_X40Y34         FDCE (Hold_fdce_C_CE)       -0.032    18.005    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.005    
                         arrival time                          18.464    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.460ns  (logic 0.191ns (41.525%)  route 0.269ns (58.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.337ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752    17.418    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.444 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.004    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X44Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.299    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.045    18.344 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.119    18.464    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870    17.536    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.565 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.392    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.037    
    SLICE_X40Y34         FDCE (Hold_fdce_C_CE)       -0.032    18.005    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.005    
                         arrival time                          18.464    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.460ns  (logic 0.191ns (41.525%)  route 0.269ns (58.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 18.392 - 16.667 ) 
    Source Clock Delay      (SCD):    1.337ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752    17.418    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.444 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.004    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X44Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.299    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.045    18.344 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.119    18.464    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870    17.536    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.565 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.827    18.392    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.037    
    SLICE_X40Y34         FDCE (Hold_fdce_C_CE)       -0.032    18.005    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.005    
                         arrival time                          18.464    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.472%)  route 0.397ns (67.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 18.390 - 16.667 ) 
    Source Clock Delay      (SCD):    1.334ns = ( 18.001 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752    17.418    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.444 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.557    18.001    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y32         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDCE (Prop_fdce_C_Q)         0.146    18.147 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.274    18.421    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X41Y34         LUT1 (Prop_lut1_I0_O)        0.045    18.466 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.123    18.589    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X41Y32         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870    17.536    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.565 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.825    18.390    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y32         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.389    18.001    
    SLICE_X41Y32         FDCE (Hold_fdce_C_D)         0.077    18.078    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.078    
                         arrival time                          18.589    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.518ns  (logic 0.191ns (36.885%)  route 0.327ns (63.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 18.391 - 16.667 ) 
    Source Clock Delay      (SCD):    1.337ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752    17.418    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.444 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.004    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X44Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.299    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.045    18.344 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.177    18.522    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y33         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870    17.536    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.565 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.391    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y33         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.036    
    SLICE_X40Y33         FDCE (Hold_fdce_C_CE)       -0.032    18.004    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.004    
                         arrival time                          18.522    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.518ns  (logic 0.191ns (36.885%)  route 0.327ns (63.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 18.391 - 16.667 ) 
    Source Clock Delay      (SCD):    1.337ns = ( 18.004 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.752    17.418    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.444 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    18.004    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X44Y34         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.146    18.150 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.150    18.299    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X43Y34         LUT5 (Prop_lut5_I4_O)        0.045    18.344 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.177    18.522    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y33         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.870    17.536    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.565 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.826    18.391    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y33         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.036    
    SLICE_X40Y33         FDCE (Hold_fdce_C_CE)       -0.032    18.004    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.004    
                         arrival time                          18.522    
  -------------------------------------------------------------------
                         slack                                  0.518    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y34   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y34   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X41Y32   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y34   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y34   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y34   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y32   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y33   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.690ns (25.054%)  route 5.055ns (74.946%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.718     5.119    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_S_O)       0.419     5.538 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.538    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/of_instr_ii_24
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.691    
                         clock uncertainty           -0.088     8.603    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.060     8.663    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.709ns (25.365%)  route 5.029ns (74.635%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 8.371 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.691     5.092    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_S_O)       0.438     5.530 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.530    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/of_instr_ii_17
    SLICE_X32Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.246     8.371    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Clk
    SLICE_X32Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.743    
                         clock uncertainty           -0.088     8.655    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.060     8.715    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 1.690ns (25.125%)  route 5.036ns (74.875%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.699     5.100    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_S_O)       0.419     5.519 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.519    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X33Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.255     8.380    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X33Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.752    
                         clock uncertainty           -0.088     8.664    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.060     8.724    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.690ns (25.112%)  route 5.040ns (74.888%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.702     5.103    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_S_O)       0.419     5.522 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.522    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/of_instr_ii_37
    SLICE_X35Y11         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Clk
    SLICE_X35Y11         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.389     8.766    
                         clock uncertainty           -0.088     8.678    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)        0.060     8.738    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.690ns (25.499%)  route 4.938ns (74.501%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.600     5.001    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y12         MUXF7 (Prop_muxf7_S_O)       0.419     5.420 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.420    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X36Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.255     8.380    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X36Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.692    
                         clock uncertainty           -0.088     8.604    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.060     8.664    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.709ns (25.829%)  route 4.908ns (74.171%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.570     4.971    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_S_O)       0.438     5.409 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.409    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.691    
                         clock uncertainty           -0.088     8.603    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.060     8.663    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.709ns (25.638%)  route 4.957ns (74.362%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.619     5.020    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_S_O)       0.438     5.458 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.458    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_instr_ii_21
    SLICE_X33Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X33Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.751    
                         clock uncertainty           -0.088     8.663    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.060     8.723    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.709ns (25.625%)  route 4.960ns (74.375%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.623     5.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X35Y15         MUXF7 (Prop_muxf7_S_O)       0.438     5.462 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.462    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X35Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.249     8.374    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X35Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.389     8.763    
                         clock uncertainty           -0.088     8.675    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.060     8.735    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.690ns (25.644%)  route 4.900ns (74.356%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.562     4.964    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y15         MUXF7 (Prop_muxf7_S_O)       0.419     5.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.383    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_pc_ii_1
    SLICE_X36Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X36Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.689    
                         clock uncertainty           -0.088     8.601    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.060     8.661    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.690ns (25.421%)  route 4.958ns (74.579%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.620     5.022    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X32Y16         MUXF7 (Prop_muxf7_S_O)       0.419     5.441 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.441    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/of_pc_ii_2
    SLICE_X32Y16         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Clk
    SLICE_X32Y16         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.749    
                         clock uncertainty           -0.088     8.661    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.060     8.721    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  3.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.762%)  route 0.053ns (22.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.053    -0.332    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[26]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X49Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.830    -0.924    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.411    -0.513    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091    -0.422    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.563    -0.525    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.057    -0.328    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.045    -0.283 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X48Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.410    -0.512    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.092    -0.420    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.329    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.045    -0.284 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X44Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.409    -0.513    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.091    -0.422    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.208%)  route 0.113ns (37.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.272    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0[13]
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X50Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.432    -0.490    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.121    -0.369    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.555    -0.533    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.279    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[23]
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.821    -0.933    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/C
                         clock pessimism              0.432    -0.501    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.071    -0.430    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.889%)  route 0.126ns (47.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.549    -0.539    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y25         FDSE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/Q
                         net (fo=4, routed)           0.126    -0.273    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S152_in
    SLICE_X34Y25         SRL16E                                       r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.815    -0.939    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y25         SRL16E                                       r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/CLK
                         clock pessimism              0.413    -0.526    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.424    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.556    -0.532    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X51Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/Q
                         net (fo=2, routed)           0.101    -0.290    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Hibernate
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.245 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_i_1/O
                         net (fo=1, routed)           0.000    -0.245    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup0
    SLICE_X50Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/C
                         clock pessimism              0.411    -0.519    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.121    -0.398    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.565    -0.523    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y9          FDSE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.102    -0.280    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state_reg[3][1]
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.235 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_5
    SLICE_X52Y9          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.836    -0.918    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y9          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.408    -0.510    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.121    -0.389    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.555    -0.533    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/Q
                         net (fo=1, routed)           0.117    -0.275    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[21]
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.821    -0.933    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/C
                         clock pessimism              0.432    -0.501    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.072    -0.429    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.328%)  route 0.128ns (40.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.565    -0.523    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X49Y7          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/Q
                         net (fo=2, routed)           0.128    -0.255    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg[1]
    SLICE_X50Y8          LUT5 (Prop_lut5_I0_O)        0.045    -0.210 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[1]
    SLICE_X50Y8          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.836    -0.918    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y8          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.432    -0.486    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.121    -0.365    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BlockDesignArtyS7_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y1      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y1      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y3      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y3      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y20     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y20     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y23     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y23     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y23     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y23     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BlockDesignArtyS7_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    BlockDesignArtyS7_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.690ns (25.054%)  route 5.055ns (74.946%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.718     5.119    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_S_O)       0.419     5.538 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.538    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/of_instr_ii_24
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.691    
                         clock uncertainty           -0.067     8.624    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.060     8.684    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.709ns (25.365%)  route 5.029ns (74.635%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 8.371 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.691     5.092    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_S_O)       0.438     5.530 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.530    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/of_instr_ii_17
    SLICE_X32Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.246     8.371    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Clk
    SLICE_X32Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.743    
                         clock uncertainty           -0.067     8.676    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.060     8.736    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 1.690ns (25.125%)  route 5.036ns (74.875%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.699     5.100    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_S_O)       0.419     5.519 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.519    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X33Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.255     8.380    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X33Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.752    
                         clock uncertainty           -0.067     8.685    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.060     8.745    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.690ns (25.112%)  route 5.040ns (74.888%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.702     5.103    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_S_O)       0.419     5.522 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.522    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/of_instr_ii_37
    SLICE_X35Y11         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Clk
    SLICE_X35Y11         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.389     8.766    
                         clock uncertainty           -0.067     8.699    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)        0.060     8.759    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.690ns (25.499%)  route 4.938ns (74.501%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.600     5.001    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y12         MUXF7 (Prop_muxf7_S_O)       0.419     5.420 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.420    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X36Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.255     8.380    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X36Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.692    
                         clock uncertainty           -0.067     8.625    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.060     8.685    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.709ns (25.829%)  route 4.908ns (74.171%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.570     4.971    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_S_O)       0.438     5.409 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.409    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.691    
                         clock uncertainty           -0.067     8.624    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.060     8.684    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.286ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.709ns (25.638%)  route 4.957ns (74.362%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.619     5.020    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_S_O)       0.438     5.458 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.458    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_instr_ii_21
    SLICE_X33Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X33Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.751    
                         clock uncertainty           -0.067     8.684    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.060     8.744    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  3.286    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.709ns (25.625%)  route 4.960ns (74.375%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.623     5.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X35Y15         MUXF7 (Prop_muxf7_S_O)       0.438     5.462 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.462    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X35Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.249     8.374    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X35Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.389     8.763    
                         clock uncertainty           -0.067     8.696    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.060     8.756    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.756    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.690ns (25.644%)  route 4.900ns (74.356%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.562     4.964    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y15         MUXF7 (Prop_muxf7_S_O)       0.419     5.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.383    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_pc_ii_1
    SLICE_X36Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X36Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.689    
                         clock uncertainty           -0.067     8.622    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.060     8.682    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.690ns (25.421%)  route 4.958ns (74.579%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.620     5.022    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X32Y16         MUXF7 (Prop_muxf7_S_O)       0.419     5.441 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.441    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/of_pc_ii_2
    SLICE_X32Y16         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Clk
    SLICE_X32Y16         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.749    
                         clock uncertainty           -0.067     8.682    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.060     8.742    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  3.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.762%)  route 0.053ns (22.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.053    -0.332    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[26]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X49Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.830    -0.924    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.411    -0.513    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091    -0.422    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.563    -0.525    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.057    -0.328    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.045    -0.283 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X48Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.410    -0.512    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.092    -0.420    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.329    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.045    -0.284 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X44Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.409    -0.513    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.091    -0.422    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.208%)  route 0.113ns (37.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.272    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0[13]
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X50Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.432    -0.490    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.121    -0.369    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.555    -0.533    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.279    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[23]
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.821    -0.933    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/C
                         clock pessimism              0.432    -0.501    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.071    -0.430    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.889%)  route 0.126ns (47.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.549    -0.539    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y25         FDSE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/Q
                         net (fo=4, routed)           0.126    -0.273    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S152_in
    SLICE_X34Y25         SRL16E                                       r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.815    -0.939    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y25         SRL16E                                       r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/CLK
                         clock pessimism              0.413    -0.526    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.424    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.556    -0.532    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X51Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/Q
                         net (fo=2, routed)           0.101    -0.290    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Hibernate
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.245 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_i_1/O
                         net (fo=1, routed)           0.000    -0.245    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup0
    SLICE_X50Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/C
                         clock pessimism              0.411    -0.519    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.121    -0.398    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.565    -0.523    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y9          FDSE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.102    -0.280    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state_reg[3][1]
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.235 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_5
    SLICE_X52Y9          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.836    -0.918    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y9          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.408    -0.510    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.121    -0.389    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.555    -0.533    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/Q
                         net (fo=1, routed)           0.117    -0.275    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[21]
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.821    -0.933    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/C
                         clock pessimism              0.432    -0.501    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.072    -0.429    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.328%)  route 0.128ns (40.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.565    -0.523    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X49Y7          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/Q
                         net (fo=2, routed)           0.128    -0.255    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg[1]
    SLICE_X50Y8          LUT5 (Prop_lut5_I0_O)        0.045    -0.210 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[1]
    SLICE_X50Y8          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.836    -0.918    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y8          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.432    -0.486    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.121    -0.365    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y1      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y1      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y3      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y3      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y2      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y21     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y20     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y20     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X52Y17     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y23     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y23     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y23     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y23     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    BlockDesignArtyS7_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.690ns (25.054%)  route 5.055ns (74.946%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.718     5.119    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_S_O)       0.419     5.538 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.538    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/of_instr_ii_24
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.691    
                         clock uncertainty           -0.088     8.603    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.060     8.663    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.709ns (25.365%)  route 5.029ns (74.635%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 8.371 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.691     5.092    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_S_O)       0.438     5.530 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.530    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/of_instr_ii_17
    SLICE_X32Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.246     8.371    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Clk
    SLICE_X32Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.743    
                         clock uncertainty           -0.088     8.655    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.060     8.715    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 1.690ns (25.125%)  route 5.036ns (74.875%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.699     5.100    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_S_O)       0.419     5.519 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.519    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X33Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.255     8.380    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X33Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.752    
                         clock uncertainty           -0.088     8.664    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.060     8.724    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.690ns (25.112%)  route 5.040ns (74.888%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.702     5.103    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_S_O)       0.419     5.522 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.522    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/of_instr_ii_37
    SLICE_X35Y11         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Clk
    SLICE_X35Y11         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.389     8.766    
                         clock uncertainty           -0.088     8.678    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)        0.060     8.738    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.690ns (25.499%)  route 4.938ns (74.501%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.600     5.001    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y12         MUXF7 (Prop_muxf7_S_O)       0.419     5.420 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.420    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X36Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.255     8.380    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X36Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.692    
                         clock uncertainty           -0.088     8.604    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.060     8.664    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.709ns (25.829%)  route 4.908ns (74.171%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.570     4.971    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_S_O)       0.438     5.409 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.409    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.691    
                         clock uncertainty           -0.088     8.603    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.060     8.663    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.709ns (25.638%)  route 4.957ns (74.362%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.619     5.020    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_S_O)       0.438     5.458 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.458    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_instr_ii_21
    SLICE_X33Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X33Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.751    
                         clock uncertainty           -0.088     8.663    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.060     8.723    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.709ns (25.625%)  route 4.960ns (74.375%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.623     5.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X35Y15         MUXF7 (Prop_muxf7_S_O)       0.438     5.462 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.462    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X35Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.249     8.374    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X35Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.389     8.763    
                         clock uncertainty           -0.088     8.675    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.060     8.735    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.690ns (25.644%)  route 4.900ns (74.356%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.562     4.964    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y15         MUXF7 (Prop_muxf7_S_O)       0.419     5.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.383    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_pc_ii_1
    SLICE_X36Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X36Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.689    
                         clock uncertainty           -0.088     8.601    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.060     8.661    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.690ns (25.421%)  route 4.958ns (74.579%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.620     5.022    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X32Y16         MUXF7 (Prop_muxf7_S_O)       0.419     5.441 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.441    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/of_pc_ii_2
    SLICE_X32Y16         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Clk
    SLICE_X32Y16         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.749    
                         clock uncertainty           -0.088     8.661    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.060     8.721    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  3.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.762%)  route 0.053ns (22.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.053    -0.332    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[26]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X49Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.830    -0.924    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.411    -0.513    
                         clock uncertainty            0.088    -0.425    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091    -0.334    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.563    -0.525    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.057    -0.328    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.045    -0.283 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X48Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.410    -0.512    
                         clock uncertainty            0.088    -0.424    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.092    -0.332    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.329    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.045    -0.284 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X44Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.409    -0.513    
                         clock uncertainty            0.088    -0.425    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.091    -0.334    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.208%)  route 0.113ns (37.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.272    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0[13]
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X50Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.432    -0.490    
                         clock uncertainty            0.088    -0.402    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.121    -0.281    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.555    -0.533    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.279    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[23]
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.821    -0.933    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/C
                         clock pessimism              0.432    -0.501    
                         clock uncertainty            0.088    -0.413    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.071    -0.342    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.889%)  route 0.126ns (47.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.549    -0.539    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y25         FDSE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/Q
                         net (fo=4, routed)           0.126    -0.273    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S152_in
    SLICE_X34Y25         SRL16E                                       r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.815    -0.939    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y25         SRL16E                                       r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/CLK
                         clock pessimism              0.413    -0.526    
                         clock uncertainty            0.088    -0.438    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.336    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.556    -0.532    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X51Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/Q
                         net (fo=2, routed)           0.101    -0.290    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Hibernate
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.245 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_i_1/O
                         net (fo=1, routed)           0.000    -0.245    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup0
    SLICE_X50Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/C
                         clock pessimism              0.411    -0.519    
                         clock uncertainty            0.088    -0.431    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.121    -0.310    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.565    -0.523    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y9          FDSE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.102    -0.280    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state_reg[3][1]
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.235 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_5
    SLICE_X52Y9          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.836    -0.918    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y9          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.408    -0.510    
                         clock uncertainty            0.088    -0.422    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.121    -0.301    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.555    -0.533    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/Q
                         net (fo=1, routed)           0.117    -0.275    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[21]
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.821    -0.933    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/C
                         clock pessimism              0.432    -0.501    
                         clock uncertainty            0.088    -0.413    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.072    -0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.328%)  route 0.128ns (40.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.565    -0.523    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X49Y7          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/Q
                         net (fo=2, routed)           0.128    -0.255    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg[1]
    SLICE_X50Y8          LUT5 (Prop_lut5_I0_O)        0.045    -0.210 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[1]
    SLICE_X50Y8          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.836    -0.918    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y8          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.432    -0.486    
                         clock uncertainty            0.088    -0.398    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.121    -0.277    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.690ns (25.054%)  route 5.055ns (74.946%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.718     5.119    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_S_O)       0.419     5.538 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.538    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/of_instr_ii_24
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.691    
                         clock uncertainty           -0.088     8.603    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.060     8.663    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.709ns (25.365%)  route 5.029ns (74.635%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 8.371 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.691     5.092    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_S_O)       0.438     5.530 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.530    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/of_instr_ii_17
    SLICE_X32Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.246     8.371    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Clk
    SLICE_X32Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.743    
                         clock uncertainty           -0.088     8.655    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)        0.060     8.715    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.530    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 1.690ns (25.125%)  route 5.036ns (74.875%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.699     5.100    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X33Y12         MUXF7 (Prop_muxf7_S_O)       0.419     5.519 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.519    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X33Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.255     8.380    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X33Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.752    
                         clock uncertainty           -0.088     8.664    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.060     8.724    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.690ns (25.112%)  route 5.040ns (74.888%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.702     5.103    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X35Y11         MUXF7 (Prop_muxf7_S_O)       0.419     5.522 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.522    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/of_instr_ii_37
    SLICE_X35Y11         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Clk
    SLICE_X35Y11         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.389     8.766    
                         clock uncertainty           -0.088     8.678    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)        0.060     8.738    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.690ns (25.499%)  route 4.938ns (74.501%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.600     5.001    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y12         MUXF7 (Prop_muxf7_S_O)       0.419     5.420 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.420    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X36Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.255     8.380    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X36Y12         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.692    
                         clock uncertainty           -0.088     8.604    
    SLICE_X36Y12         FDRE (Setup_fdre_C_D)        0.060     8.664    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.709ns (25.829%)  route 4.908ns (74.171%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.570     4.971    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y13         MUXF7 (Prop_muxf7_S_O)       0.438     5.409 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.409    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/of_instr_ii_19
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.691    
                         clock uncertainty           -0.088     8.603    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.060     8.663    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[23].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 1.709ns (25.638%)  route 4.957ns (74.362%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.619     5.020    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X33Y13         MUXF7 (Prop_muxf7_S_O)       0.438     5.458 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.458    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/of_instr_ii_21
    SLICE_X33Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.254     8.379    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Clk
    SLICE_X33Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.751    
                         clock uncertainty           -0.088     8.663    
    SLICE_X33Y13         FDRE (Setup_fdre_C_D)        0.060     8.723    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[21].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.709ns (25.625%)  route 4.960ns (74.375%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.623     5.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X35Y15         MUXF7 (Prop_muxf7_S_O)       0.438     5.462 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.462    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/of_instr_ii_39
    SLICE_X35Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.249     8.374    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X35Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.389     8.763    
                         clock uncertainty           -0.088     8.675    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.060     8.735    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[3].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.690ns (25.644%)  route 4.900ns (74.356%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.562     4.964    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X36Y15         MUXF7 (Prop_muxf7_S_O)       0.419     5.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.383    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/of_pc_ii_1
    SLICE_X36Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X36Y15         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.312     8.689    
                         clock uncertainty           -0.088     8.601    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.060     8.661    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.661    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.690ns (25.421%)  route 4.958ns (74.579%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.208ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.361    -1.208    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.379    -0.829 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=32, routed)          2.160     1.332    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.105     1.437 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_2__27/O
                         net (fo=36, routed)          1.169     2.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/of_op2_sel_imm
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.105     2.711 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_i_1__10/O
                         net (fo=1, routed)           0.000     2.711    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_3
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.155 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.008     3.163    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     3.401 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.620     5.022    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].PC_Mux_MUXF7/Using_FPGA.Native_0
    SLICE_X32Y16         MUXF7 (Prop_muxf7_S_O)       0.419     5.441 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.441    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/of_pc_ii_2
    SLICE_X32Y16         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Clk
    SLICE_X32Y16         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.372     8.749    
                         clock uncertainty           -0.088     8.661    
    SLICE_X32Y16         FDRE (Setup_fdre_C_D)        0.060     8.721    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  3.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.762%)  route 0.053ns (22.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.053    -0.332    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[26]
    SLICE_X49Y15         LUT5 (Prop_lut5_I4_O)        0.045    -0.287 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X49Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.830    -0.924    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y15         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.411    -0.513    
                         clock uncertainty            0.088    -0.425    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091    -0.334    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.649%)  route 0.057ns (23.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.563    -0.525    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.057    -0.328    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.045    -0.283 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X48Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y12         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.410    -0.512    
                         clock uncertainty            0.088    -0.424    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.092    -0.332    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.707%)  route 0.056ns (23.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.329    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X44Y11         LUT5 (Prop_lut5_I4_O)        0.045    -0.284 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X44Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y11         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.409    -0.513    
                         clock uncertainty            0.088    -0.425    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.091    -0.334    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.208%)  route 0.113ns (37.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.562    -0.526    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.272    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg0[13]
    SLICE_X50Y13         LUT5 (Prop_lut5_I0_O)        0.045    -0.227 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X50Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.832    -0.922    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y13         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.432    -0.490    
                         clock uncertainty            0.088    -0.402    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.121    -0.281    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.555    -0.533    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[23]/Q
                         net (fo=1, routed)           0.113    -0.279    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[23]
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.821    -0.933    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]/C
                         clock pessimism              0.432    -0.501    
                         clock uncertainty            0.088    -0.413    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.071    -0.342    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.889%)  route 0.126ns (47.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.549    -0.539    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y25         FDSE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/Q
                         net (fo=4, routed)           0.126    -0.273    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S152_in
    SLICE_X34Y25         SRL16E                                       r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.815    -0.939    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y25         SRL16E                                       r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4/CLK
                         clock pessimism              0.413    -0.526    
                         clock uncertainty            0.088    -0.438    
    SLICE_X34Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.336    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.556    -0.532    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X51Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_reg/Q
                         net (fo=2, routed)           0.101    -0.290    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Hibernate
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.045    -0.245 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_i_1/O
                         net (fo=1, routed)           0.000    -0.245    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup0
    SLICE_X50Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X50Y27         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg/C
                         clock pessimism              0.411    -0.519    
                         clock uncertainty            0.088    -0.431    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.121    -0.310    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/active_wakeup_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.565    -0.523    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y9          FDSE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDSE (Prop_fdse_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.102    -0.280    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state_reg[3][1]
    SLICE_X52Y9          LUT6 (Prop_lut6_I2_O)        0.045    -0.235 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_5
    SLICE_X52Y9          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.836    -0.918    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y9          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.408    -0.510    
                         clock uncertainty            0.088    -0.422    
    SLICE_X52Y9          FDRE (Hold_fdre_C_D)         0.121    -0.301    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.555    -0.533    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X33Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[21]/Q
                         net (fo=1, routed)           0.117    -0.275    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[21]
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.821    -0.933    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y19         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]/C
                         clock pessimism              0.432    -0.501    
                         clock uncertainty            0.088    -0.413    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.072    -0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[21]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.328%)  route 0.128ns (40.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.565    -0.523    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X49Y7          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[1]/Q
                         net (fo=2, routed)           0.128    -0.255    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg[1]
    SLICE_X50Y8          LUT5 (Prop_lut5_I0_O)        0.045    -0.210 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[1]
    SLICE_X50Y8          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.836    -0.918    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y8          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.432    -0.486    
                         clock uncertainty            0.088    -0.398    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.121    -0.277    BlockDesignArtyS7_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.067    





