// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Thu Dec 14 14:44:12 2023
// Host        : LAPTOP-0C06RSO7 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ila_0_stub.v
// Design      : ila_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z035ffg676-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2021.2" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, 
  probe29, probe30, probe31, probe32)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[3:0],probe1[3:0],probe2[3:0],probe3[3:0],probe4[3:0],probe5[3:0],probe6[3:0],probe7[3:0],probe8[3:0],probe9[3:0],probe10[3:0],probe11[3:0],probe12[3:0],probe13[3:0],probe14[3:0],probe15[3:0],probe16[7:0],probe17[3:0],probe18[1:0],probe19[1:0],probe20[1:0],probe21[7:0],probe22[3:0],probe23[3:0],probe24[3:0],probe25[3:0],probe26[0:0],probe27[0:0],probe28[4:0],probe29[3:0],probe30[4:0],probe31[4:0],probe32[4:0]" */;
  input clk;
  input [3:0]probe0;
  input [3:0]probe1;
  input [3:0]probe2;
  input [3:0]probe3;
  input [3:0]probe4;
  input [3:0]probe5;
  input [3:0]probe6;
  input [3:0]probe7;
  input [3:0]probe8;
  input [3:0]probe9;
  input [3:0]probe10;
  input [3:0]probe11;
  input [3:0]probe12;
  input [3:0]probe13;
  input [3:0]probe14;
  input [3:0]probe15;
  input [7:0]probe16;
  input [3:0]probe17;
  input [1:0]probe18;
  input [1:0]probe19;
  input [1:0]probe20;
  input [7:0]probe21;
  input [3:0]probe22;
  input [3:0]probe23;
  input [3:0]probe24;
  input [3:0]probe25;
  input [0:0]probe26;
  input [0:0]probe27;
  input [4:0]probe28;
  input [3:0]probe29;
  input [4:0]probe30;
  input [4:0]probe31;
  input [4:0]probe32;
endmodule
