<profile>

<section name = "Vivado HLS Report for 'DigitRec'" level="0">
<item name = "Date">Mon May  7 01:22:44 2018
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Jul 14 12:21:14 MDT 2017)</item>
<item name = "Project">DigitRec</item>
<item name = "Solution">solution_OCL_REGION_0</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 2.92, 1.08</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">12985921, 12985921, 12985922, 12985922, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_knn_vote_fu_272">knn_vote, 76, 76, 76, 76, none</column>
<column name="grp_update_knn_fu_277">update_knn, 3, 3, 4, 4, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L180">12985920, 12985920, 72144, -, -, 180, no</column>
<column name=" + L180.1">30, 30, 1, 1, 1, 30, yes</column>
<column name=" + L1800_L10">72010, 72010, 15, 4, 1, 18000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 326, 1003, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 1337, 3297, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 443, -</column>
<column name="Register">0, -, 969, 64, -</column>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DigitRec_control_s_axi_U">DigitRec_control_s_axi, 0, 0, 246, 424</column>
<column name="DigitRec_gmem_m_axi_U">DigitRec_gmem_m_axi, 4, 0, 566, 766</column>
<column name="grp_knn_vote_fu_272">knn_vote, 0, 0, 298, 1459</column>
<column name="grp_update_knn_fu_277">update_knn, 0, 0, 227, 648</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="DigitRec_mac_muladd_4ns_12ns_11ns_15_1_U7">DigitRec_mac_muladd_4ns_12ns_11ns_15_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="knn_set_V_U">DigitRec_knn_set_V, 1, 0, 0, 30, 6, 1, 180</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_fu_364_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_s_fu_401_p2">+, 0, 0, 18, 11, 1</column>
<column name="indvar_flatten_next_fu_381_p2">+, 0, 0, 22, 15, 1</column>
<column name="j_1_fu_439_p2">+, 0, 0, 12, 4, 1</column>
<column name="k_2_fu_333_p2">+, 0, 0, 15, 8, 1</column>
<column name="results_V6_sum_fu_486_p2">+, 0, 0, 69, 62, 62</column>
<column name="testing_data_V4_sum_fu_343_p2">+, 0, 0, 69, 62, 62</column>
<column name="training_data_V2_sum_fu_424_p2">+, 0, 0, 69, 62, 62</column>
<column name="tmp_6_fu_458_p2">-, 0, 0, 15, 7, 7</column>
<column name="ap_block_pp1_stage2_11001">and, 0, 0, 9, 1, 1</column>
<column name="ap_block_pp1_stage3_11001">and, 0, 0, 9, 1, 1</column>
<column name="ap_block_state16_io">and, 0, 0, 9, 1, 1</column>
<column name="ap_block_state23_pp1_stage2_iter2">and, 0, 0, 9, 1, 1</column>
<column name="ap_condition_615">and, 0, 0, 9, 1, 1</column>
<column name="tmp_62_fu_528_p2">and, 0, 0, 71, 64, 64</column>
<column name="exitcond6_fu_327_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="exitcond7_fu_358_p2">icmp, 0, 0, 11, 5, 3</column>
<column name="exitcond_flatten_fu_375_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="exitcond_fu_387_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="tmp_65_fu_543_p2">or, 0, 0, 71, 64, 64</column>
<column name="i1_cast4_mid2_v_fu_407_p3">select, 0, 0, 11, 1, 11</column>
<column name="j_mid2_fu_393_p3">select, 0, 0, 4, 1, 1</column>
<column name="tmp_60_fu_516_p2">shl, 0, 163, 182, 4, 64</column>
<column name="tmp_64_fu_537_p2">shl, 0, 163, 182, 64, 64</column>
<column name="ap_enable_pp1">xor, 0, 0, 9, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 9, 1, 2</column>
<column name="tmp_61_fu_522_p2">xor, 0, 0, 71, 64, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">149, 33, 1, 33</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter3">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">9, 2, 1, 2</column>
<column name="gmem_ARADDR">21, 4, 64, 256</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i1_phi_fu_254_p4">9, 2, 11, 22</column>
<column name="i1_reg_250">9, 2, 11, 22</column>
<column name="i_reg_228">9, 2, 5, 10</column>
<column name="indvar_flatten_phi_fu_243_p4">9, 2, 15, 30</column>
<column name="indvar_flatten_reg_239">9, 2, 15, 30</column>
<column name="j_phi_fu_265_p4">9, 2, 4, 8</column>
<column name="j_reg_261">9, 2, 4, 8</column>
<column name="k_reg_216">9, 2, 8, 16</column>
<column name="knn_set_V_address0">21, 4, 5, 20</column>
<column name="knn_set_V_address1">15, 3, 5, 15</column>
<column name="knn_set_V_ce0">21, 4, 1, 4</column>
<column name="knn_set_V_ce1">15, 3, 1, 3</column>
<column name="knn_set_V_d0">15, 3, 6, 18</column>
<column name="knn_set_V_we0">15, 3, 1, 3</column>
<column name="knn_set_V_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">32, 0, 32, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_reg_grp_knn_vote_fu_272_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_update_knn_fu_277_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_604">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_675">64, 0, 64, 0</column>
<column name="gmem_addr_1_reg_668">62, 0, 64, 2</column>
<column name="i1_cast4_mid2_v_reg_621">11, 0, 11, 0</column>
<column name="i1_reg_250">11, 0, 11, 0</column>
<column name="i_reg_228">5, 0, 5, 0</column>
<column name="indvar_flatten_next_reg_608">15, 0, 15, 0</column>
<column name="indvar_flatten_reg_239">15, 0, 15, 0</column>
<column name="j_1_reg_643">4, 0, 4, 0</column>
<column name="j_mid2_reg_613">4, 0, 4, 0</column>
<column name="j_reg_261">4, 0, 4, 0</column>
<column name="k_2_reg_575">8, 0, 8, 0</column>
<column name="k_reg_216">8, 0, 8, 0</column>
<column name="results_V6_sum_reg_658">62, 0, 62, 0</column>
<column name="testing_data_V4_sum_reg_580">62, 0, 62, 0</column>
<column name="testing_instance_V_reg_591">64, 0, 64, 0</column>
<column name="tmp_47_cast_reg_557">61, 0, 62, 1</column>
<column name="tmp_48_cast_reg_562">61, 0, 62, 1</column>
<column name="tmp_49_cast_reg_567">61, 0, 62, 1</column>
<column name="tmp_4_reg_627">15, 0, 15, 0</column>
<column name="tmp_57_reg_663">4, 0, 4, 0</column>
<column name="tmp_65_reg_680">64, 0, 64, 0</column>
<column name="tmp_6_reg_653">7, 0, 7, 0</column>
<column name="training_data_V2_sum_reg_632">62, 0, 62, 0</column>
<column name="training_instance_V_reg_648">64, 0, 64, 0</column>
<column name="exitcond_flatten_reg_604">64, 32, 1, 0</column>
<column name="j_mid2_reg_613">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, DigitRec, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, DigitRec, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, DigitRec, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
