
AVRASM ver. 2.1.30  D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm Fri Apr 13 17:47:18 2018

D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm(1086): warning: Register r5 already defined by the .DEF directive
D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm(1087): warning: Register r4 already defined by the .DEF directive
D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm(1088): warning: Register r7 already defined by the .DEF directive
D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm(1089): warning: Register r6 already defined by the .DEF directive
D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm(1090): warning: Register r9 already defined by the .DEF directive
D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm(1091): warning: Register r8 already defined by the .DEF directive
D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm(1092): warning: Register r11 already defined by the .DEF directive
D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm(1093): warning: Register r10 already defined by the .DEF directive
D:\Electronic\gyrostabilized-platform\UART + LCD\Debug\List\UART_LCD.asm(1094): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index=R5
                 	.DEF _rx_rd_index=R4
                 	.DEF _rx_counter=R7
                 	.DEF _tx_wr_index=R6
                 	.DEF _tx_rd_index=R9
                 	.DEF _tx_counter=R8
                 	.DEF __lcd_x=R11
                 	.DEF __lcd_y=R10
                 	.DEF __lcd_maxx=R13
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c02e      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b c04f      	RJMP _usart_rx_isr
00000c cff3      	RJMP 0x00
00000d c068      	RJMP _usart_tx_isr
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G101:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G101:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00001c 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00001d 0000
00001e 0000      	.DB  0x0,0x0,0x0,0x0
00001f 0000      	.DB  0x0,0x0
                 
                 _0x0:
000020 6320
000021 6c65
000022 656f
000023 003d      	.DB  0x20,0x63,0x65,0x6C,0x6F,0x65,0x3D,0x0
                 _0x2000003:
000024 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000025 0001      	.DW  0x01
000026 0002      	.DW  0x02
000027 0038      	.DW  __REG_BIT_VARS*2
                 
000028 0006      	.DW  0x06
000029 0004      	.DW  0x04
00002a 003a      	.DW  __REG_VARS*2
                 
00002b 0002      	.DW  0x02
00002c 0198      	.DW  __base_y_G100
00002d 0048      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00002e 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00002f 94f8      	CLI
000030 27ee      	CLR  R30
000031 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000032 e0f1      	LDI  R31,1
000033 bffb      	OUT  GICR,R31
000034 bfeb      	OUT  GICR,R30
000035 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000036 e08d      	LDI  R24,(14-2)+1
000037 e0a2      	LDI  R26,2
000038 27bb      	CLR  R27
                 __CLEAR_REG:
000039 93ed      	ST   X+,R30
00003a 958a      	DEC  R24
00003b f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003c e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00003d e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00003e e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00003f 93ed      	ST   X+,R30
000040 9701      	SBIW R24,1
000041 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000042 e4ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000043 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000044 9185      	LPM  R24,Z+
000045 9195      	LPM  R25,Z+
000046 9700      	SBIW R24,0
000047 f061      	BREQ __GLOBAL_INI_END
000048 91a5      	LPM  R26,Z+
000049 91b5      	LPM  R27,Z+
00004a 9005      	LPM  R0,Z+
00004b 9015      	LPM  R1,Z+
00004c 01bf      	MOVW R22,R30
00004d 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00004e 9005      	LPM  R0,Z+
00004f 920d      	ST   X+,R0
000050 9701      	SBIW R24,1
000051 f7e1      	BRNE __GLOBAL_INI_LOOP
000052 01fb      	MOVW R30,R22
000053 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000054 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000055 bfed      	OUT  SPL,R30
000056 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000057 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000058 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000059 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005a c02f      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 13.04.2018
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 28
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 003B {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
00005b d0fb      	RCALL SUBOPT_0x0
                 ; 0000 003C char status,data;
                 ; 0000 003D status=UCSRA;
00005c d118      	RCALL __SAVELOCR2
                 ;	status -> R17
                 ;	data -> R16
00005d b11b      	IN   R17,11
                 ; 0000 003E data=UDR;
00005e b10c      	IN   R16,12
                 ; 0000 003F if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
00005f 2fe1      	MOV  R30,R17
000060 71ec      	ANDI R30,LOW(0x1C)
000061 f489      	BRNE _0x3
                 ; 0000 0040    {
                 ; 0000 0041    rx_buffer[rx_wr_index++]=data;
000062 2de5      	MOV  R30,R5
000063 9453      	INC  R5
000064 e0f0      	LDI  R31,0
000065 5ae0      	SUBI R30,LOW(-_rx_buffer)
000066 4ffe      	SBCI R31,HIGH(-_rx_buffer)
000067 8300      	ST   Z,R16
                 ; 0000 0042 #if RX_BUFFER_SIZE == 256
                 ; 0000 0043    // special case for receiver buffer size=256
                 ; 0000 0044    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0045 #else
                 ; 0000 0046    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
000068 e1ec      	LDI  R30,LOW(28)
000069 15e5      	CP   R30,R5
00006a f409      	BRNE _0x4
00006b 2455      	CLR  R5
                 ; 0000 0047    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
00006c 9473      	INC  R7
00006d e1ec      	LDI  R30,LOW(28)
00006e 15e7      	CP   R30,R7
00006f f419      	BRNE _0x5
                 ; 0000 0048       {
                 ; 0000 0049       rx_counter=0;
000070 2477      	CLR  R7
                 ; 0000 004A       rx_buffer_overflow=1;
000071 9468      	SET
000072 f820      	BLD  R2,0
                 ; 0000 004B       }
                 ; 0000 004C #endif
                 ; 0000 004D    }
                 _0x5:
                 ; 0000 004E }
                 _0x3:
000073 9109      	LD   R16,Y+
000074 9119      	LD   R17,Y+
000075 c00f      	RJMP _0x18
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0055 {
                 ; 0000 0056 char data;
                 ; 0000 0057 while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 0058 data=rx_buffer[rx_rd_index++];
                 ; 0000 0059 #if RX_BUFFER_SIZE != 256
                 ; 0000 005A if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 005B #endif
                 ; 0000 005C #asm("cli")
                 ; 0000 005D --rx_counter;
                 ; 0000 005E #asm("sei")
                 ; 0000 005F return data;
                 ; 0000 0060 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 28
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index=0,tx_rd_index=0;
                 ;#else
                 ;unsigned int tx_wr_index=0,tx_rd_index=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE < 256
                 ;unsigned char tx_counter=0;
                 ;#else
                 ;unsigned int tx_counter=0;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 0076 {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
000076 d0e0      	RCALL SUBOPT_0x0
                 ; 0000 0077 if (tx_counter)
000077 2088      	TST  R8
000078 f061      	BREQ _0xA
                 ; 0000 0078    {
                 ; 0000 0079    --tx_counter;
000079 948a      	DEC  R8
                 ; 0000 007A    UDR=tx_buffer[tx_rd_index++];
00007a 2de9      	MOV  R30,R9
00007b 9493      	INC  R9
00007c e0f0      	LDI  R31,0
00007d 58e4      	SUBI R30,LOW(-_tx_buffer)
00007e 4ffe      	SBCI R31,HIGH(-_tx_buffer)
00007f 81e0      	LD   R30,Z
000080 b9ec      	OUT  0xC,R30
                 ; 0000 007B #if TX_BUFFER_SIZE != 256
                 ; 0000 007C    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
000081 e1ec      	LDI  R30,LOW(28)
000082 15e9      	CP   R30,R9
000083 f409      	BRNE _0xB
000084 2499      	CLR  R9
                 ; 0000 007D #endif
                 ; 0000 007E    }
                 _0xB:
                 ; 0000 007F }
                 _0xA:
                 _0x18:
000085 91e9      	LD   R30,Y+
000086 bfef      	OUT  SREG,R30
000087 91f9      	LD   R31,Y+
000088 91e9      	LD   R30,Y+
000089 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0086 {
                 ; 0000 0087 while (tx_counter == TX_BUFFER_SIZE);
                 ;	c -> Y+0
                 ; 0000 0088 #asm("cli")
                 ; 0000 0089 if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
                 ; 0000 008A    {
                 ; 0000 008B    tx_buffer[tx_wr_index++]=c;
                 ; 0000 008C #if TX_BUFFER_SIZE != 256
                 ; 0000 008D    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
                 ; 0000 008E #endif
                 ; 0000 008F    ++tx_counter;
                 ; 0000 0090    }
                 ; 0000 0091 else
                 ; 0000 0092    UDR=c;
                 ; 0000 0093 #asm("sei")
                 ; 0000 0094 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;void main(void)
                 ; 0000 009C {
                 _main:
                 ; .FSTART _main
                 ; 0000 009D // Declare your local variables here
                 ; 0000 009E 
                 ; 0000 009F // Input/Output Ports initialization
                 ; 0000 00A0 // Port B initialization
                 ; 0000 00A1 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00A2 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00008a e0e0      	LDI  R30,LOW(0)
00008b bbe7      	OUT  0x17,R30
                 ; 0000 00A3 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00A4 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00008c bbe8      	OUT  0x18,R30
                 ; 0000 00A5 
                 ; 0000 00A6 // Port C initialization
                 ; 0000 00A7 // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00A8 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00008d bbe4      	OUT  0x14,R30
                 ; 0000 00A9 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00AA PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00008e bbe5      	OUT  0x15,R30
                 ; 0000 00AB 
                 ; 0000 00AC // Port D initialization
                 ; 0000 00AD // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00AE DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00008f bbe1      	OUT  0x11,R30
                 ; 0000 00AF // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00B0 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000090 bbe2      	OUT  0x12,R30
                 ; 0000 00B1 
                 ; 0000 00B2 // Timer/Counter 0 initialization
                 ; 0000 00B3 // Clock source: System Clock
                 ; 0000 00B4 // Clock value: Timer 0 Stopped
                 ; 0000 00B5 TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
000091 bfe3      	OUT  0x33,R30
                 ; 0000 00B6 TCNT0=0x00;
000092 bfe2      	OUT  0x32,R30
                 ; 0000 00B7 
                 ; 0000 00B8 // Timer/Counter 1 initialization
                 ; 0000 00B9 // Clock source: System Clock
                 ; 0000 00BA // Clock value: Timer1 Stopped
                 ; 0000 00BB // Mode: Normal top=0xFFFF
                 ; 0000 00BC // OC1A output: Disconnected
                 ; 0000 00BD // OC1B output: Disconnected
                 ; 0000 00BE // Noise Canceler: Off
                 ; 0000 00BF // Input Capture on Falling Edge
                 ; 0000 00C0 // Timer1 Overflow Interrupt: Off
                 ; 0000 00C1 // Input Capture Interrupt: Off
                 ; 0000 00C2 // Compare A Match Interrupt: Off
                 ; 0000 00C3 // Compare B Match Interrupt: Off
                 ; 0000 00C4 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000093 bdef      	OUT  0x2F,R30
                 ; 0000 00C5 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000094 bdee      	OUT  0x2E,R30
                 ; 0000 00C6 TCNT1H=0x00;
000095 bded      	OUT  0x2D,R30
                 ; 0000 00C7 TCNT1L=0x00;
000096 bdec      	OUT  0x2C,R30
                 ; 0000 00C8 ICR1H=0x00;
000097 bde7      	OUT  0x27,R30
                 ; 0000 00C9 ICR1L=0x00;
000098 bde6      	OUT  0x26,R30
                 ; 0000 00CA OCR1AH=0x00;
000099 bdeb      	OUT  0x2B,R30
                 ; 0000 00CB OCR1AL=0x00;
00009a bdea      	OUT  0x2A,R30
                 ; 0000 00CC OCR1BH=0x00;
00009b bde9      	OUT  0x29,R30
                 ; 0000 00CD OCR1BL=0x00;
00009c bde8      	OUT  0x28,R30
                 ; 0000 00CE 
                 ; 0000 00CF // Timer/Counter 2 initialization
                 ; 0000 00D0 // Clock source: System Clock
                 ; 0000 00D1 // Clock value: Timer2 Stopped
                 ; 0000 00D2 // Mode: Normal top=0xFF
                 ; 0000 00D3 // OC2 output: Disconnected
                 ; 0000 00D4 ASSR=0<<AS2;
00009d bde2      	OUT  0x22,R30
                 ; 0000 00D5 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00009e bde5      	OUT  0x25,R30
                 ; 0000 00D6 TCNT2=0x00;
00009f bde4      	OUT  0x24,R30
                 ; 0000 00D7 OCR2=0x00;
0000a0 bde3      	OUT  0x23,R30
                 ; 0000 00D8 
                 ; 0000 00D9 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00DA TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
0000a1 bfe9      	OUT  0x39,R30
                 ; 0000 00DB 
                 ; 0000 00DC // External Interrupt(s) initialization
                 ; 0000 00DD // INT0: Off
                 ; 0000 00DE // INT1: Off
                 ; 0000 00DF MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000a2 bfe5      	OUT  0x35,R30
                 ; 0000 00E0 
                 ; 0000 00E1 // USART initialization
                 ; 0000 00E2 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00E3 // USART Receiver: On
                 ; 0000 00E4 // USART Transmitter: On
                 ; 0000 00E5 // USART Mode: Asynchronous
                 ; 0000 00E6 // USART Baud Rate: 115200
                 ; 0000 00E7 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000a3 b9eb      	OUT  0xB,R30
                 ; 0000 00E8 UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000a4 ede8      	LDI  R30,LOW(216)
0000a5 b9ea      	OUT  0xA,R30
                 ; 0000 00E9 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000a6 e8e6      	LDI  R30,LOW(134)
0000a7 bde0      	OUT  0x20,R30
                 ; 0000 00EA UBRRH=0x00;
0000a8 e0e0      	LDI  R30,LOW(0)
0000a9 bde0      	OUT  0x20,R30
                 ; 0000 00EB UBRRL=0x03;
0000aa e0e3      	LDI  R30,LOW(3)
0000ab b9e9      	OUT  0x9,R30
                 ; 0000 00EC 
                 ; 0000 00ED // Analog Comparator initialization
                 ; 0000 00EE // Analog Comparator: Off
                 ; 0000 00EF // The Analog Comparator's positive input is
                 ; 0000 00F0 // connected to the AIN0 pin
                 ; 0000 00F1 // The Analog Comparator's negative input is
                 ; 0000 00F2 // connected to the AIN1 pin
                 ; 0000 00F3 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000ac e8e0      	LDI  R30,LOW(128)
0000ad b9e8      	OUT  0x8,R30
                 ; 0000 00F4 SFIOR=(0<<ACME);
0000ae e0e0      	LDI  R30,LOW(0)
0000af bfe0      	OUT  0x30,R30
                 ; 0000 00F5 
                 ; 0000 00F6 // ADC initialization
                 ; 0000 00F7 // ADC disabled
                 ; 0000 00F8 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000b0 b9e6      	OUT  0x6,R30
                 ; 0000 00F9 
                 ; 0000 00FA // SPI initialization
                 ; 0000 00FB // SPI disabled
                 ; 0000 00FC SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000b1 b9ed      	OUT  0xD,R30
                 ; 0000 00FD 
                 ; 0000 00FE // TWI initialization
                 ; 0000 00FF // TWI disabled
                 ; 0000 0100 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000b2 bfe6      	OUT  0x36,R30
                 ; 0000 0101 
                 ; 0000 0102 // Alphanumeric LCD initialization
                 ; 0000 0103 // Connections are specified in the
                 ; 0000 0104 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 0105 // RS - PORTC Bit 0
                 ; 0000 0106 // RD - PORTC Bit 1
                 ; 0000 0107 // EN - PORTC Bit 2
                 ; 0000 0108 // D4 - PORTC Bit 3
                 ; 0000 0109 // D5 - PORTC Bit 4
                 ; 0000 010A // D6 - PORTC Bit 5
                 ; 0000 010B // D7 - PORTC Bit 6
                 ; 0000 010C // Characters/line: 16
                 ; 0000 010D lcd_init(16);
0000b3 e1a0      	LDI  R26,LOW(16)
0000b4 d077      	RCALL _lcd_init
                 ; 0000 010E 
                 ; 0000 010F // Global enable interrupts
                 ; 0000 0110 #asm("sei")
0000b5 9478      	sei
                 ; 0000 0111 
                 ; 0000 0112 while (1)
                 _0x14:
                 ; 0000 0113       {
                 ; 0000 0114       // Place your code here
                 ; 0000 0115       lcd_gotoxy(0,1);
0000b6 e0e0      	LDI  R30,LOW(0)
0000b7 93ea      	ST   -Y,R30
0000b8 e0a1      	LDI  R26,LOW(1)
0000b9 d033      	RCALL _lcd_gotoxy
                 ; 0000 0116       lcd_putsf(" celoe=");
                +
0000ba e4a0     +LDI R26 , LOW ( 2 * _0x0 + ( 0 ) )
0000bb e0b0     +LDI R27 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW2FN _0x0,0
0000bc d05c      	RCALL _lcd_putsf
                 ; 0000 0117       delay_ms(1000);
0000bd eea8      	LDI  R26,LOW(1000)
0000be e0b3      	LDI  R27,HIGH(1000)
0000bf d0ab      	RCALL _delay_ms
                 ; 0000 0118 
                 ; 0000 0119       }
0000c0 cff5      	RJMP _0x14
                 ; 0000 011A }
                 _0x17:
0000c1 cfff      	RJMP _0x17
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000c2 93aa      	ST   -Y,R26
0000c3 81e8      	LD   R30,Y
0000c4 71e0      	ANDI R30,LOW(0x10)
0000c5 f011      	BREQ _0x2000004
0000c6 9aab      	SBI  0x15,3
0000c7 c001      	RJMP _0x2000005
                 _0x2000004:
0000c8 98ab      	CBI  0x15,3
                 _0x2000005:
0000c9 81e8      	LD   R30,Y
0000ca 72e0      	ANDI R30,LOW(0x20)
0000cb f011      	BREQ _0x2000006
0000cc 9aac      	SBI  0x15,4
0000cd c001      	RJMP _0x2000007
                 _0x2000006:
0000ce 98ac      	CBI  0x15,4
                 _0x2000007:
0000cf 81e8      	LD   R30,Y
0000d0 74e0      	ANDI R30,LOW(0x40)
0000d1 f011      	BREQ _0x2000008
0000d2 9aad      	SBI  0x15,5
0000d3 c001      	RJMP _0x2000009
                 _0x2000008:
0000d4 98ad      	CBI  0x15,5
                 _0x2000009:
0000d5 81e8      	LD   R30,Y
0000d6 78e0      	ANDI R30,LOW(0x80)
0000d7 f011      	BREQ _0x200000A
0000d8 9aae      	SBI  0x15,6
0000d9 c001      	RJMP _0x200000B
                 _0x200000A:
0000da 98ae      	CBI  0x15,6
                 _0x200000B:
0000db d080      	RCALL SUBOPT_0x1
0000dc 9aaa      	SBI  0x15,2
0000dd d07e      	RCALL SUBOPT_0x1
0000de 98aa      	CBI  0x15,2
0000df d07c      	RCALL SUBOPT_0x1
0000e0 c074      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000e1 93aa      	ST   -Y,R26
0000e2 81a8      	LD   R26,Y
0000e3 dfde      	RCALL __lcd_write_nibble_G100
0000e4 81e8          ld    r30,y
0000e5 95e2          swap  r30
0000e6 83e8          st    y,r30
0000e7 81a8      	LD   R26,Y
0000e8 dfd9      	RCALL __lcd_write_nibble_G100
                +
0000e9 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0000ea 958a     +DEC R24
0000eb f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0000ec c068      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0000ed 93aa      	ST   -Y,R26
0000ee 81e8      	LD   R30,Y
0000ef e0f0      	LDI  R31,0
0000f0 56e8      	SUBI R30,LOW(-__base_y_G100)
0000f1 4ffe      	SBCI R31,HIGH(-__base_y_G100)
0000f2 81e0      	LD   R30,Z
0000f3 81a9      	LDD  R26,Y+1
0000f4 0fae      	ADD  R26,R30
0000f5 dfeb      	RCALL __lcd_write_data
0000f6 80b9      	LDD  R11,Y+1
0000f7 80a8      	LDD  R10,Y+0
0000f8 9622      	ADIW R28,2
0000f9 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0000fa e0a2      	LDI  R26,LOW(2)
0000fb d064      	RCALL SUBOPT_0x2
0000fc e0ac      	LDI  R26,LOW(12)
0000fd dfe3      	RCALL __lcd_write_data
0000fe e0a1      	LDI  R26,LOW(1)
0000ff d060      	RCALL SUBOPT_0x2
000100 e0e0      	LDI  R30,LOW(0)
000101 2eae      	MOV  R10,R30
000102 2ebe      	MOV  R11,R30
000103 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
000104 93aa      	ST   -Y,R26
000105 81a8      	LD   R26,Y
000106 30aa      	CPI  R26,LOW(0xA)
000107 f011      	BREQ _0x2000011
000108 14bd      	CP   R11,R13
000109 f048      	BRLO _0x2000010
                 _0x2000011:
00010a e0e0      	LDI  R30,LOW(0)
00010b 93ea      	ST   -Y,R30
00010c 94a3      	INC  R10
00010d 2daa      	MOV  R26,R10
00010e dfde      	RCALL _lcd_gotoxy
00010f 81a8      	LD   R26,Y
000110 30aa      	CPI  R26,LOW(0xA)
000111 f409      	BRNE _0x2000013
000112 c042      	RJMP _0x2080001
                 _0x2000013:
                 _0x2000010:
000113 94b3      	INC  R11
000114 9aa8      	SBI  0x15,0
000115 81a8      	LD   R26,Y
000116 dfca      	RCALL __lcd_write_data
000117 98a8      	CBI  0x15,0
000118 c03c      	RJMP _0x2080001
                 ; .FEND
                 _lcd_putsf:
                 ; .FSTART _lcd_putsf
000119 93ba      	ST   -Y,R27
00011a 93aa      	ST   -Y,R26
00011b 931a      	ST   -Y,R17
                 _0x2000017:
00011c 81e9      	LDD  R30,Y+1
00011d 81fa      	LDD  R31,Y+1+1
00011e 9631      	ADIW R30,1
00011f 83e9      	STD  Y+1,R30
000120 83fa      	STD  Y+1+1,R31
000121 9731      	SBIW R30,1
000122 91e4      	LPM  R30,Z
000123 2f1e      	MOV  R17,R30
000124 30e0      	CPI  R30,0
000125 f019      	BREQ _0x2000019
000126 2fa1      	MOV  R26,R17
000127 dfdc      	RCALL _lcd_putchar
000128 cff3      	RJMP _0x2000017
                 _0x2000019:
000129 8118      	LDD  R17,Y+0
00012a 9623      	ADIW R28,3
00012b 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00012c 93aa      	ST   -Y,R26
00012d 9aa3      	SBI  0x14,3
00012e 9aa4      	SBI  0x14,4
00012f 9aa5      	SBI  0x14,5
000130 9aa6      	SBI  0x14,6
000131 9aa2      	SBI  0x14,2
000132 9aa0      	SBI  0x14,0
000133 9aa1      	SBI  0x14,1
000134 98aa      	CBI  0x15,2
000135 98a8      	CBI  0x15,0
000136 98a9      	CBI  0x15,1
000137 80d8      	LDD  R13,Y+0
000138 81e8      	LD   R30,Y
000139 58e0      	SUBI R30,-LOW(128)
                +
00013a 93e0 019a+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
00013c 81e8      	LD   R30,Y
00013d 54e0      	SUBI R30,-LOW(192)
                +
00013e 93e0 019b+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000140 e1a4      	LDI  R26,LOW(20)
000141 e0b0      	LDI  R27,0
000142 d028      	RCALL _delay_ms
000143 d020      	RCALL SUBOPT_0x3
000144 d01f      	RCALL SUBOPT_0x3
000145 d01e      	RCALL SUBOPT_0x3
000146 e2a0      	LDI  R26,LOW(32)
000147 df7a      	RCALL __lcd_write_nibble_G100
                +
000148 ec88     +LDI R24 , LOW ( 200 )
000149 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00014a 9701     +SBIW R24 , 1
00014b f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00014c e2a8      	LDI  R26,LOW(40)
00014d df93      	RCALL __lcd_write_data
00014e e0a4      	LDI  R26,LOW(4)
00014f df91      	RCALL __lcd_write_data
000150 e8a5      	LDI  R26,LOW(133)
000151 df8f      	RCALL __lcd_write_data
000152 e0a6      	LDI  R26,LOW(6)
000153 df8d      	RCALL __lcd_write_data
000154 dfa5      	RCALL _lcd_clear
                 _0x2080001:
000155 9621      	ADIW R28,1
000156 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
000160           	.BYTE 0x1C
                 _tx_buffer:
00017c           	.BYTE 0x1C
                 __base_y_G100:
000198           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000157 93ea      	ST   -Y,R30
000158 93fa      	ST   -Y,R31
000159 b7ef      	IN   R30,SREG
00015a 93ea      	ST   -Y,R30
00015b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
                +
00015c e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00015d 958a     +DEC R24
00015e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00015f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
000160 df80      	RCALL __lcd_write_data
000161 e0a3      	LDI  R26,LOW(3)
000162 e0b0      	LDI  R27,0
000163 c007      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x3:
000164 e3a0      	LDI  R26,LOW(48)
000165 df5c      	RCALL __lcd_write_nibble_G100
                +
000166 ec88     +LDI R24 , LOW ( 200 )
000167 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000168 9701     +SBIW R24 , 1
000169 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00016a 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00016b 9610      	adiw r26,0
00016c f039      	breq __delay_ms1
                 __delay_ms0:
                +
00016d ed80     +LDI R24 , LOW ( 0x7D0 )
00016e e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00016f 9701     +SBIW R24 , 1
000170 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000171 95a8      	wdr
000172 9711      	sbiw r26,1
000173 f7c9      	brne __delay_ms0
                 __delay_ms1:
000174 9508      	ret
                 
                 __SAVELOCR2:
000175 931a      	ST   -Y,R17
000176 930a      	ST   -Y,R16
000177 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   0 r5 :   4 r6 :   0 r7 :   3 
r8 :   2 r9 :   4 r10:   4 r11:   4 r12:   0 r13:   2 r14:   0 r15:   0 
r16:   4 r17:   8 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  17 r25:   5 r26:  37 r27:   7 r28:   4 r29:   1 r30: 110 r31:  13 
x  :   3 y  :  43 z  :  11 
Registers used: 24 out of 35 (68.6%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   1 
adiw  :   5 and   :   0 andi  :   5 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   9 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :  14 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   9 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   5 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 
cpc   :   0 cpi   :   3 cpse  :   0 dec   :   4 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 
inc   :   5 ld    :  20 ldd   :   7 ldi   :  55 lds   :   0 lpm   :   9 
lsl   :   0 lsr   :   0 mov   :   8 movw  :   3 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  42 
pop   :   0 push  :   0 rcall :  31 ret   :   9 reti  :   1 rjmp  :  34 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   3 sbi   :  13 sbic  :   0 
sbis  :   0 sbiw  :   8 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   1 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  20 std   :   2 
sts   :   2 sub   :   0 subi  :   5 swap  :   1 tst   :   1 wdr   :   1 

Instructions used: 38 out of 114 (33.3%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002f0    696     56    752    8192   9.2%
[.dseg] 0x000060 0x00019c      0     60     60    1024   5.9%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 9 warnings
