# Reading D:/EDA/DigitalCircuit/ModelSimquartus/modelsim_ase/tcl/vsim/pref.tcl
# do one_bitadder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/EDA/DigitalCircuit/ModelSimquartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {one_bitadder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:47 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." one_bitadder.vo 
# -- Compiling module one_bitadder
# 
# Top level modules:
# 	one_bitadder
# End time: 00:28:47 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim {D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim/one_bitadder.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:47 on May 04,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim" D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim/one_bitadder.vt 
# -- Compiling module one_bitadder_vlg_tst
# 
# Top level modules:
# 	one_bitadder_vlg_tst
# End time: 00:28:47 on May 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L maxv_ver -L gate_work -L work -voptargs="+acc"  one_bitadder_vlg_tst
# vsim -t 1ps -L maxv_ver -L gate_work -L work -voptargs=""+acc"" one_bitadder_vlg_tst 
# Start time: 00:28:47 on May 04,2021
# Loading work.one_bitadder_vlg_tst
# Loading work.one_bitadder
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim/one_bitadder.vt(59)
#    Time: 300 ns  Iteration: 0  Instance: /one_bitadder_vlg_tst
# Break in Module one_bitadder_vlg_tst at D:/EDA/DigitalCircuit/MyDigitalWorks/Quartus/one_bitadder/simulation/modelsim/one_bitadder.vt line 59
# End time: 00:30:21 on May 04,2021, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
