

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
08a398409f5413fb38a9176955f1402f  /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
Running md5sum using "md5sum /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out "
self exe links to: /home/joshua/gpgpu_A4/gpu-rodinia/cuda/nw/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_2PiS_iiii : hostFun 0x0x564602ce9e28, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_iiii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_iiii' : regs=32, lmem=0, smem=2180, cmem=352
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_iiii' : regs=32, lmem=0, smem=2180, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_1PiS_iiii : hostFun 0x0x564602ce9c32, fat_cubin_handle = 1
WG size of kernel = 16 
Start Needleman-Wunsch
Processing top-left matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_1PiS_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x088 (a.1.sm_52.ptx:53) @%p16 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (a.1.sm_52.ptx:61) cvta.to.global.u64 %rd6, %rd2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x350 (a.1.sm_52.ptx:145) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a8 (a.1.sm_52.ptx:159) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3b8 (a.1.sm_52.ptx:161) @%p18 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (a.1.sm_52.ptx:175) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x420 (a.1.sm_52.ptx:177) @%p19 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (a.1.sm_52.ptx:191) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x488 (a.1.sm_52.ptx:193) @%p20 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (a.1.sm_52.ptx:207) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4f0 (a.1.sm_52.ptx:209) @%p21 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x548 (a.1.sm_52.ptx:223) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x558 (a.1.sm_52.ptx:225) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (a.1.sm_52.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5c0 (a.1.sm_52.ptx:241) @%p23 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x618 (a.1.sm_52.ptx:255) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x628 (a.1.sm_52.ptx:257) @%p24 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x680 (a.1.sm_52.ptx:271) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x690 (a.1.sm_52.ptx:273) @%p25 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e8 (a.1.sm_52.ptx:287) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6f8 (a.1.sm_52.ptx:289) @%p26 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (a.1.sm_52.ptx:303) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x760 (a.1.sm_52.ptx:305) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b8 (a.1.sm_52.ptx:319) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7c8 (a.1.sm_52.ptx:321) @%p28 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (a.1.sm_52.ptx:335) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x830 (a.1.sm_52.ptx:337) @%p29 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x888 (a.1.sm_52.ptx:351) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x898 (a.1.sm_52.ptx:353) @%p30 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (a.1.sm_52.ptx:367) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x900 (a.1.sm_52.ptx:369) @%p31 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x958 (a.1.sm_52.ptx:383) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x968 (a.1.sm_52.ptx:385) @%p32 bra BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c0 (a.1.sm_52.ptx:399) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9c8 (a.1.sm_52.ptx:400) @%p31 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa20 (a.1.sm_52.ptx:414) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xa28 (a.1.sm_52.ptx:415) @%p30 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (a.1.sm_52.ptx:429) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xa88 (a.1.sm_52.ptx:430) @%p29 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae0 (a.1.sm_52.ptx:444) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xae8 (a.1.sm_52.ptx:445) @%p28 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb40 (a.1.sm_52.ptx:459) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xb48 (a.1.sm_52.ptx:460) @%p27 bra BB0_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba0 (a.1.sm_52.ptx:474) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xba8 (a.1.sm_52.ptx:475) @%p26 bra BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc00 (a.1.sm_52.ptx:489) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xc08 (a.1.sm_52.ptx:490) @%p25 bra BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc60 (a.1.sm_52.ptx:504) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xc68 (a.1.sm_52.ptx:505) @%p24 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc0 (a.1.sm_52.ptx:519) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xcc8 (a.1.sm_52.ptx:520) @%p23 bra BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (a.1.sm_52.ptx:534) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xd28 (a.1.sm_52.ptx:535) @%p22 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (a.1.sm_52.ptx:549) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xd88 (a.1.sm_52.ptx:550) @%p21 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde0 (a.1.sm_52.ptx:564) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xde8 (a.1.sm_52.ptx:565) @%p20 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe40 (a.1.sm_52.ptx:579) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xe48 (a.1.sm_52.ptx:580) @%p19 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea0 (a.1.sm_52.ptx:594) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xea8 (a.1.sm_52.ptx:595) @%p18 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf00 (a.1.sm_52.ptx:609) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xf08 (a.1.sm_52.ptx:610) @%p17 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf60 (a.1.sm_52.ptx:624) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_1PiS_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 18089
gpu_sim_insn = 6067
gpu_ipc =       0.3354
gpu_tot_sim_cycle = 18089
gpu_tot_sim_insn = 6067
gpu_tot_ipc =       0.3354
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4198 GB/Sec
L2_BW_total  =       0.4198 GB/Sec
gpu_total_sim_rate=6067

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 275
	L1I_total_cache_misses = 35
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 52
	L1D_total_cache_misses = 35
	L1D_total_cache_miss_rate = 0.6731
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 7
	L1C_total_cache_misses = 5
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 275

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 17568
gpgpu_n_tot_w_icount = 549
gpgpu_n_stall_shd_mem = 437
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 1
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 112
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:27633	W0_Scoreboard:7994	W1:24	W2:20	W3:20	W4:20	W5:20	W6:20	W7:20	W8:20	W9:20	W10:20	W11:20	W12:20	W13:20	W14:20	W15:20	W16:245	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:549	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 8 {8:1,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 272 {8:34,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2088 {40:1,72:2,136:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 280 {8:35,}
traffic_breakdown_memtocore[CONST_ACC_R] = 80 {40:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5440 {40:136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 5600 {40:140,}
maxmflatency = 263 
max_icnt2mem_latency = 46 
maxmrqlatency = 21 
max_icnt2sh_latency = 47 
averagemflatency = 139 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 13 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	197 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35 	1 	0 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	138 	12 	24 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       174         0         0         0         0         0
dram[2]:          0       132         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0       174         0         0         0         0
dram[4]:        135         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       177         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23877 n_nop=23845 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002178
n_activity=247 dram_eff=0.2105
bk0: 18a 23793i bk1: 8a 23851i bk2: 0a 23874i bk3: 0a 23875i bk4: 0a 23875i bk5: 0a 23877i bk6: 0a 23877i bk7: 0a 23877i bk8: 0a 23877i bk9: 0a 23877i bk10: 0a 23877i bk11: 0a 23877i bk12: 0a 23877i bk13: 0a 23878i bk14: 0a 23878i bk15: 0a 23880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002178 
total_CMD = 23877 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 23734 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23877 
n_nop = 23845 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000251 
CoL_Bus_Util = 0.001089 
Either_Row_CoL_Bus_Util = 0.001340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00799933
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23877 n_nop=23851 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00201
n_activity=164 dram_eff=0.2927
bk0: 16a 23844i bk1: 8a 23854i bk2: 0a 23876i bk3: 0a 23876i bk4: 0a 23876i bk5: 0a 23876i bk6: 0a 23876i bk7: 0a 23876i bk8: 0a 23876i bk9: 0a 23877i bk10: 0a 23877i bk11: 0a 23878i bk12: 0a 23878i bk13: 0a 23878i bk14: 0a 23878i bk15: 0a 23878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 23877 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 23787 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23877 
n_nop = 23851 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00406249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23877 n_nop=23851 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00201
n_activity=164 dram_eff=0.2927
bk0: 16a 23843i bk1: 8a 23853i bk2: 0a 23876i bk3: 0a 23876i bk4: 0a 23876i bk5: 0a 23876i bk6: 0a 23876i bk7: 0a 23876i bk8: 0a 23876i bk9: 0a 23877i bk10: 0a 23877i bk11: 0a 23878i bk12: 0a 23878i bk13: 0a 23878i bk14: 0a 23878i bk15: 0a 23878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 23877 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 23787 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23877 
n_nop = 23851 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00414625
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23877 n_nop=23851 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00201
n_activity=164 dram_eff=0.2927
bk0: 16a 23842i bk1: 8a 23854i bk2: 0a 23876i bk3: 0a 23876i bk4: 0a 23876i bk5: 0a 23876i bk6: 0a 23876i bk7: 0a 23876i bk8: 0a 23876i bk9: 0a 23877i bk10: 0a 23877i bk11: 0a 23878i bk12: 0a 23878i bk13: 0a 23878i bk14: 0a 23878i bk15: 0a 23878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 23877 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 23787 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23877 
n_nop = 23851 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00402061
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23877 n_nop=23851 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00201
n_activity=164 dram_eff=0.2927
bk0: 16a 23843i bk1: 8a 23853i bk2: 0a 23876i bk3: 0a 23876i bk4: 0a 23876i bk5: 0a 23876i bk6: 0a 23876i bk7: 0a 23876i bk8: 0a 23876i bk9: 0a 23877i bk10: 0a 23877i bk11: 0a 23878i bk12: 0a 23878i bk13: 0a 23878i bk14: 0a 23878i bk15: 0a 23878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002010 
total_CMD = 23877 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 23787 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23877 
n_nop = 23851 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.001005 
Either_Row_CoL_Bus_Util = 0.001089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00410437
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23877 n_nop=23855 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001675
n_activity=143 dram_eff=0.2797
bk0: 12a 23849i bk1: 8a 23853i bk2: 0a 23876i bk3: 0a 23876i bk4: 0a 23876i bk5: 0a 23876i bk6: 0a 23876i bk7: 0a 23876i bk8: 0a 23876i bk9: 0a 23877i bk10: 0a 23877i bk11: 0a 23878i bk12: 0a 23878i bk13: 0a 23878i bk14: 0a 23878i bk15: 0a 23878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001675 
total_CMD = 23877 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 23798 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23877 
n_nop = 23855 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000084 
CoL_Bus_Util = 0.000838 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00385308

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38, Miss = 18, Miss_rate = 0.474, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 58, Miss = 16, Miss_rate = 0.276, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 8, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 44, Miss = 16, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 59, Miss = 12, Miss_rate = 0.203, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 339
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.4189
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 61
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 140
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=339
icnt_total_pkts_simt_to_mem=131
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.15493
	minimum = 5
	maximum = 45
Network latency average = 8.15493
	minimum = 5
	maximum = 45
Slowest packet = 198
Flit latency average = 7.76596
	minimum = 5
	maximum = 45
Slowest flit = 198
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000872231
	minimum = 0 (at node 1)
	maximum = 0.00480955 (at node 0)
Accepted packet rate average = 0.000872231
	minimum = 0 (at node 1)
	maximum = 0.0187407 (at node 0)
Injected flit rate average = 0.00096232
	minimum = 0 (at node 1)
	maximum = 0.00724197 (at node 0)
Accepted flit rate average= 0.00096232
	minimum = 0 (at node 1)
	maximum = 0.0187407 (at node 0)
Injected packet length average = 1.10329
Accepted packet length average = 1.10329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.15493 (1 samples)
	minimum = 5 (1 samples)
	maximum = 45 (1 samples)
Network latency average = 8.15493 (1 samples)
	minimum = 5 (1 samples)
	maximum = 45 (1 samples)
Flit latency average = 7.76596 (1 samples)
	minimum = 5 (1 samples)
	maximum = 45 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000872231 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00480955 (1 samples)
Accepted packet rate average = 0.000872231 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0187407 (1 samples)
Injected flit rate average = 0.00096232 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00724197 (1 samples)
Accepted flit rate average = 0.00096232 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0187407 (1 samples)
Injected packet size average = 1.10329 (1 samples)
Accepted packet size average = 1.10329 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 6067 (inst/sec)
gpgpu_simulation_rate = 18089 (cycle/sec)
gpgpu_silicon_slowdown = 38697x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (2,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 14006
gpu_sim_insn = 12134
gpu_ipc =       0.8663
gpu_tot_sim_cycle = 32095
gpu_tot_sim_insn = 18201
gpu_tot_ipc =       0.5671
gpu_tot_issued_cta = 3
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0163
partiton_level_parallism_total  =       0.0098
partiton_level_parallism_util =       1.0556
partiton_level_parallism_util_total  =       1.0396
L2_BW  =       1.2187 GB/Sec
L2_BW_total  =       0.7684 GB/Sec
gpu_total_sim_rate=9100

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 825
	L1I_total_cache_misses = 105
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 210
	L1D_total_cache_misses = 161
	L1D_total_cache_miss_rate = 0.7667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 21
	L1C_total_cache_misses = 15
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 15
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 46
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 133
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 77
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 825

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 52704
gpgpu_n_tot_w_icount = 1647
gpgpu_n_stall_shd_mem = 1365
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 130
gpgpu_n_mem_write_global = 77
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:66276	W0_Scoreboard:24247	W1:72	W2:60	W3:60	W4:60	W5:60	W6:60	W7:60	W8:60	W9:60	W10:60	W11:60	W12:60	W13:60	W14:60	W15:60	W16:735	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1647	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1040 {8:130,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5576 {40:31,72:30,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 240 {40:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20800 {40:520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1240 {8:155,}
traffic_breakdown_memtocore[INST_ACC_R] = 16800 {40:420,}
maxmflatency = 263 
max_icnt2mem_latency = 46 
maxmrqlatency = 21 
max_icnt2sh_latency = 60 
averagemflatency = 142 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 13 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	679 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	104 	4 	0 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	495 	31 	62 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       203         0       174         0         0         0
dram[2]:          0       135         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0       205         0       138         0         0
dram[4]:        135         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       207         0       138         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42364 n_nop=42332 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001227
n_activity=247 dram_eff=0.2105
bk0: 18a 42280i bk1: 8a 42338i bk2: 0a 42361i bk3: 0a 42362i bk4: 0a 42362i bk5: 0a 42364i bk6: 0a 42364i bk7: 0a 42364i bk8: 0a 42364i bk9: 0a 42364i bk10: 0a 42364i bk11: 0a 42364i bk12: 0a 42364i bk13: 0a 42365i bk14: 0a 42365i bk15: 0a 42367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001227 
total_CMD = 42364 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 42221 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42364 
n_nop = 42332 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000755 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00450855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42364 n_nop=42338 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001133
n_activity=164 dram_eff=0.2927
bk0: 16a 42331i bk1: 8a 42341i bk2: 0a 42363i bk3: 0a 42363i bk4: 0a 42363i bk5: 0a 42363i bk6: 0a 42363i bk7: 0a 42363i bk8: 0a 42363i bk9: 0a 42364i bk10: 0a 42364i bk11: 0a 42365i bk12: 0a 42365i bk13: 0a 42365i bk14: 0a 42365i bk15: 0a 42365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001133 
total_CMD = 42364 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 42274 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42364 
n_nop = 42338 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00228968
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42364 n_nop=42338 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001133
n_activity=164 dram_eff=0.2927
bk0: 16a 42330i bk1: 8a 42340i bk2: 0a 42363i bk3: 0a 42363i bk4: 0a 42363i bk5: 0a 42363i bk6: 0a 42363i bk7: 0a 42363i bk8: 0a 42363i bk9: 0a 42364i bk10: 0a 42364i bk11: 0a 42365i bk12: 0a 42365i bk13: 0a 42365i bk14: 0a 42365i bk15: 0a 42365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001133 
total_CMD = 42364 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 42274 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42364 
n_nop = 42338 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00233689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42364 n_nop=42338 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001133
n_activity=164 dram_eff=0.2927
bk0: 16a 42329i bk1: 8a 42341i bk2: 0a 42363i bk3: 0a 42363i bk4: 0a 42363i bk5: 0a 42363i bk6: 0a 42363i bk7: 0a 42363i bk8: 0a 42363i bk9: 0a 42364i bk10: 0a 42364i bk11: 0a 42365i bk12: 0a 42365i bk13: 0a 42365i bk14: 0a 42365i bk15: 0a 42365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001133 
total_CMD = 42364 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 42274 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42364 
n_nop = 42338 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00226607
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42364 n_nop=42338 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001133
n_activity=164 dram_eff=0.2927
bk0: 16a 42330i bk1: 8a 42340i bk2: 0a 42363i bk3: 0a 42363i bk4: 0a 42363i bk5: 0a 42363i bk6: 0a 42363i bk7: 0a 42363i bk8: 0a 42363i bk9: 0a 42364i bk10: 0a 42364i bk11: 0a 42365i bk12: 0a 42365i bk13: 0a 42365i bk14: 0a 42365i bk15: 0a 42365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001133 
total_CMD = 42364 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 42274 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42364 
n_nop = 42338 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00231328
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42364 n_nop=42342 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009442
n_activity=143 dram_eff=0.2797
bk0: 12a 42336i bk1: 8a 42340i bk2: 0a 42363i bk3: 0a 42363i bk4: 0a 42363i bk5: 0a 42363i bk6: 0a 42363i bk7: 0a 42363i bk8: 0a 42363i bk9: 0a 42364i bk10: 0a 42364i bk11: 0a 42365i bk12: 0a 42365i bk13: 0a 42365i bk14: 0a 42365i bk15: 0a 42365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000944 
total_CMD = 42364 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 42285 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42364 
n_nop = 42342 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00217166

========= L2 cache stats =========
L2_cache_bank[0]: Access = 150, Miss = 18, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 167, Miss = 16, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 16, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 8, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 16, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 141, Miss = 8, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 156, Miss = 16, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 167, Miss = 12, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1101
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.1290
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 280
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 155
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 420
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1101
icnt_total_pkts_simt_to_mem=393
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.37475
	minimum = 5
	maximum = 58
Network latency average = 8.36061
	minimum = 5
	maximum = 58
Slowest packet = 958
Flit latency average = 8.21582
	minimum = 5
	maximum = 58
Slowest flit = 1002
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00261793
	minimum = 0 (at node 0)
	maximum = 0.00813937 (at node 1)
Accepted packet rate average = 0.00261793
	minimum = 0 (at node 0)
	maximum = 0.0272026 (at node 1)
Injected flit rate average = 0.00270783
	minimum = 0 (at node 0)
	maximum = 0.00935313 (at node 1)
Accepted flit rate average= 0.00270783
	minimum = 0 (at node 0)
	maximum = 0.0272026 (at node 1)
Injected packet length average = 1.03434
Accepted packet length average = 1.03434
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.26484 (2 samples)
	minimum = 5 (2 samples)
	maximum = 51.5 (2 samples)
Network latency average = 8.25777 (2 samples)
	minimum = 5 (2 samples)
	maximum = 51.5 (2 samples)
Flit latency average = 7.99089 (2 samples)
	minimum = 5 (2 samples)
	maximum = 51.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00174508 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00647446 (2 samples)
Accepted packet rate average = 0.00174508 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0229716 (2 samples)
Injected flit rate average = 0.00183508 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.00829755 (2 samples)
Accepted flit rate average = 0.00183508 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0229716 (2 samples)
Injected packet size average = 1.05157 (2 samples)
Accepted packet size average = 1.05157 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 9100 (inst/sec)
gpgpu_simulation_rate = 16047 (cycle/sec)
gpgpu_silicon_slowdown = 43621x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (3,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 13820
gpu_sim_insn = 18201
gpu_ipc =       1.3170
gpu_tot_sim_cycle = 45915
gpu_tot_sim_insn = 36402
gpu_tot_ipc =       0.7928
gpu_tot_issued_cta = 6
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0189
partiton_level_parallism_total  =       0.0125
partiton_level_parallism_util =       1.0966
partiton_level_parallism_util_total  =       1.0647
L2_BW  =       1.6484 GB/Sec
L2_BW_total  =       1.0333 GB/Sec
gpu_total_sim_rate=12134

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1650
	L1I_total_cache_misses = 210
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 366
	L1D_total_cache_misses = 266
	L1D_total_cache_miss_rate = 0.7268
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 42
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1440
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 210
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 238
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1650

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 105408
gpgpu_n_tot_w_icount = 3294
gpgpu_n_stall_shd_mem = 2676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 6
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 156
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:123647	W0_Scoreboard:48035	W1:144	W2:120	W3:120	W4:120	W5:120	W6:120	W7:120	W8:120	W9:120	W10:120	W11:120	W12:120	W13:120	W14:120	W15:120	W16:1470	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:3294	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11840 {40:34,72:36,136:58,}
traffic_breakdown_coretomem[INST_ACC_R] = 1680 {8:210,}
traffic_breakdown_memtocore[CONST_ACC_R] = 480 {40:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37120 {40:928,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2704 {8:338,}
traffic_breakdown_memtocore[INST_ACC_R] = 33600 {40:840,}
maxmflatency = 263 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 60 
averagemflatency = 143 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 14 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1276 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	207 	9 	0 	360 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	885 	68 	141 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0       135         0         0         0         0         0         0         0         0       172         0         0         0         0
dram[1]:          0         0       135         0         0         0         0         0         0         0       217         0       193         0         0         0
dram[2]:          0       135         0         0         0         0         0         0         0         0         0         0       172         0         0         0
dram[3]:          0       135         0         0         0         0         0         0         0         0         0       219         0       189         0         0
dram[4]:        135         0         0         0         0         0         0         0         0         0         0         0         0       172         0         0
dram[5]:        135         0         0         0         0         0         0         0         0         0       219         0       191         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60606 n_nop=60574 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000858
n_activity=247 dram_eff=0.2105
bk0: 18a 60522i bk1: 8a 60580i bk2: 0a 60603i bk3: 0a 60604i bk4: 0a 60604i bk5: 0a 60606i bk6: 0a 60606i bk7: 0a 60606i bk8: 0a 60606i bk9: 0a 60606i bk10: 0a 60606i bk11: 0a 60606i bk12: 0a 60606i bk13: 0a 60607i bk14: 0a 60607i bk15: 0a 60609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000858 
total_CMD = 60606 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 60463 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60606 
n_nop = 60574 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000099 
CoL_Bus_Util = 0.000429 
Either_Row_CoL_Bus_Util = 0.000528 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0031515
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60606 n_nop=60580 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000792
n_activity=164 dram_eff=0.2927
bk0: 16a 60573i bk1: 8a 60583i bk2: 0a 60605i bk3: 0a 60605i bk4: 0a 60605i bk5: 0a 60605i bk6: 0a 60605i bk7: 0a 60605i bk8: 0a 60605i bk9: 0a 60606i bk10: 0a 60606i bk11: 0a 60607i bk12: 0a 60607i bk13: 0a 60607i bk14: 0a 60607i bk15: 0a 60607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000792 
total_CMD = 60606 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 60516 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60606 
n_nop = 60580 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60606 n_nop=60580 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000792
n_activity=164 dram_eff=0.2927
bk0: 16a 60572i bk1: 8a 60582i bk2: 0a 60605i bk3: 0a 60605i bk4: 0a 60605i bk5: 0a 60605i bk6: 0a 60605i bk7: 0a 60605i bk8: 0a 60605i bk9: 0a 60606i bk10: 0a 60606i bk11: 0a 60607i bk12: 0a 60607i bk13: 0a 60607i bk14: 0a 60607i bk15: 0a 60607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000792 
total_CMD = 60606 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 60516 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60606 
n_nop = 60580 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0016335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60606 n_nop=60580 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000792
n_activity=164 dram_eff=0.2927
bk0: 16a 60571i bk1: 8a 60583i bk2: 0a 60605i bk3: 0a 60605i bk4: 0a 60605i bk5: 0a 60605i bk6: 0a 60605i bk7: 0a 60605i bk8: 0a 60605i bk9: 0a 60606i bk10: 0a 60606i bk11: 0a 60607i bk12: 0a 60607i bk13: 0a 60607i bk14: 0a 60607i bk15: 0a 60607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000792 
total_CMD = 60606 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 60516 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60606 
n_nop = 60580 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001584
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60606 n_nop=60580 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000792
n_activity=164 dram_eff=0.2927
bk0: 16a 60572i bk1: 8a 60582i bk2: 0a 60605i bk3: 0a 60605i bk4: 0a 60605i bk5: 0a 60605i bk6: 0a 60605i bk7: 0a 60605i bk8: 0a 60605i bk9: 0a 60606i bk10: 0a 60606i bk11: 0a 60607i bk12: 0a 60607i bk13: 0a 60607i bk14: 0a 60607i bk15: 0a 60607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000792 
total_CMD = 60606 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 60516 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60606 
n_nop = 60580 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001617
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60606 n_nop=60584 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00066
n_activity=143 dram_eff=0.2797
bk0: 12a 60578i bk1: 8a 60582i bk2: 0a 60605i bk3: 0a 60605i bk4: 0a 60605i bk5: 0a 60605i bk6: 0a 60605i bk7: 0a 60605i bk8: 0a 60605i bk9: 0a 60606i bk10: 0a 60606i bk11: 0a 60607i bk12: 0a 60607i bk13: 0a 60607i bk14: 0a 60607i bk15: 0a 60607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000660 
total_CMD = 60606 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 60527 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 60606 
n_nop = 60584 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000033 
CoL_Bus_Util = 0.000330 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 18, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 49, Miss = 8, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 347, Miss = 16, Miss_rate = 0.046, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 97, Miss = 16, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 216, Miss = 8, Miss_rate = 0.037, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 297, Miss = 8, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 268, Miss = 16, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 49, Miss = 8, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 335, Miss = 12, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2118
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0670
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 700
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 338
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 840
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2118
icnt_total_pkts_simt_to_mem=786
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.79264
	minimum = 5
	maximum = 54
Network latency average = 8.79264
	minimum = 5
	maximum = 54
Slowest packet = 2022
Flit latency average = 8.42624
	minimum = 5
	maximum = 54
Slowest flit = 2100
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00342499
	minimum = 0 (at node 0)
	maximum = 0.0130246 (at node 17)
Accepted packet rate average = 0.00342499
	minimum = 0 (at node 0)
	maximum = 0.0245297 (at node 3)
Injected flit rate average = 0.00377874
	minimum = 0 (at node 0)
	maximum = 0.0130246 (at node 17)
Accepted flit rate average= 0.00377874
	minimum = 0 (at node 0)
	maximum = 0.0245297 (at node 3)
Injected packet length average = 1.10329
Accepted packet length average = 1.10329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.44077 (3 samples)
	minimum = 5 (3 samples)
	maximum = 52.3333 (3 samples)
Network latency average = 8.43606 (3 samples)
	minimum = 5 (3 samples)
	maximum = 52.3333 (3 samples)
Flit latency average = 8.13601 (3 samples)
	minimum = 5 (3 samples)
	maximum = 52.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00230505 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.00865784 (3 samples)
Accepted packet rate average = 0.00230505 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.023491 (3 samples)
Injected flit rate average = 0.00248297 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.00987324 (3 samples)
Accepted flit rate average = 0.00248297 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0.023491 (3 samples)
Injected packet size average = 1.07719 (3 samples)
Accepted packet size average = 1.07719 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 12134 (inst/sec)
gpgpu_simulation_rate = 15305 (cycle/sec)
gpgpu_silicon_slowdown = 45736x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (4,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 14060
gpu_sim_insn = 24268
gpu_ipc =       1.7260
gpu_tot_sim_cycle = 59975
gpu_tot_sim_insn = 60670
gpu_tot_ipc =       1.0116
gpu_tot_issued_cta = 10
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0324
partiton_level_parallism_total  =       0.0172
partiton_level_parallism_util =       1.0883
partiton_level_parallism_util_total  =       1.0750
L2_BW  =       2.4280 GB/Sec
L2_BW_total  =       1.3602 GB/Sec
gpu_total_sim_rate=12134

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2750
	L1I_total_cache_misses = 350
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 682
	L1D_total_cache_misses = 518
	L1D_total_cache_miss_rate = 0.7595
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 70
	L1C_total_cache_misses = 50
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 20
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 50
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2400
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 350
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 434
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 248
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2750

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 175680
gpgpu_n_tot_w_icount = 5490
gpgpu_n_stall_shd_mem = 4532
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 424
gpgpu_n_mem_write_global = 248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 332
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:201048	W0_Scoreboard:80624	W1:240	W2:200	W3:200	W4:200	W5:200	W6:200	W7:200	W8:200	W9:200	W10:200	W11:200	W12:200	W13:200	W14:200	W15:200	W16:2450	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:5490	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3392 {8:424,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18816 {40:94,72:92,136:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 2800 {8:350,}
traffic_breakdown_memtocore[CONST_ACC_R] = 800 {40:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67840 {40:1696,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4208 {8:526,}
traffic_breakdown_memtocore[INST_ACC_R] = 56000 {40:1400,}
maxmflatency = 263 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 76 
averagemflatency = 145 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 14 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2240 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	344 	16 	0 	672 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1242 	443 	203 	334 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0       135         0         0         0         0         0         0         0         0       172         0       172         0         0
dram[1]:        135         0       135         0         0         0         0         0         0         0       246         0       206         0         0         0
dram[2]:          0       135         0       135         0         0         0         0         0         0       172         0       172         0         0         0
dram[3]:          0       135         0       135         0         0         0         0         0         0         0       248         0       204         0         0
dram[4]:        135         0       135         0         0         0         0         0         0         0         0       172         0       172         0         0
dram[5]:        135         0       135         0         0         0         0         0         0         0       250         0       206         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79164 n_nop=79132 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006569
n_activity=247 dram_eff=0.2105
bk0: 18a 79080i bk1: 8a 79138i bk2: 0a 79161i bk3: 0a 79162i bk4: 0a 79162i bk5: 0a 79164i bk6: 0a 79164i bk7: 0a 79164i bk8: 0a 79164i bk9: 0a 79164i bk10: 0a 79164i bk11: 0a 79164i bk12: 0a 79164i bk13: 0a 79165i bk14: 0a 79165i bk15: 0a 79167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000657 
total_CMD = 79164 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 79021 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79164 
n_nop = 79132 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000076 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00241271
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79164 n_nop=79138 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006063
n_activity=164 dram_eff=0.2927
bk0: 16a 79131i bk1: 8a 79141i bk2: 0a 79163i bk3: 0a 79163i bk4: 0a 79163i bk5: 0a 79163i bk6: 0a 79163i bk7: 0a 79163i bk8: 0a 79163i bk9: 0a 79164i bk10: 0a 79164i bk11: 0a 79165i bk12: 0a 79165i bk13: 0a 79165i bk14: 0a 79165i bk15: 0a 79165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000606 
total_CMD = 79164 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 79074 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79164 
n_nop = 79138 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0012253
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79164 n_nop=79138 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006063
n_activity=164 dram_eff=0.2927
bk0: 16a 79130i bk1: 8a 79140i bk2: 0a 79163i bk3: 0a 79163i bk4: 0a 79163i bk5: 0a 79163i bk6: 0a 79163i bk7: 0a 79163i bk8: 0a 79163i bk9: 0a 79164i bk10: 0a 79164i bk11: 0a 79165i bk12: 0a 79165i bk13: 0a 79165i bk14: 0a 79165i bk15: 0a 79165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000606 
total_CMD = 79164 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 79074 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79164 
n_nop = 79138 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125057
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79164 n_nop=79138 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006063
n_activity=164 dram_eff=0.2927
bk0: 16a 79129i bk1: 8a 79141i bk2: 0a 79163i bk3: 0a 79163i bk4: 0a 79163i bk5: 0a 79163i bk6: 0a 79163i bk7: 0a 79163i bk8: 0a 79163i bk9: 0a 79164i bk10: 0a 79164i bk11: 0a 79165i bk12: 0a 79165i bk13: 0a 79165i bk14: 0a 79165i bk15: 0a 79165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000606 
total_CMD = 79164 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 79074 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79164 
n_nop = 79138 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00121267
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79164 n_nop=79138 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006063
n_activity=164 dram_eff=0.2927
bk0: 16a 79130i bk1: 8a 79140i bk2: 0a 79163i bk3: 0a 79163i bk4: 0a 79163i bk5: 0a 79163i bk6: 0a 79163i bk7: 0a 79163i bk8: 0a 79163i bk9: 0a 79164i bk10: 0a 79164i bk11: 0a 79165i bk12: 0a 79165i bk13: 0a 79165i bk14: 0a 79165i bk15: 0a 79165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000606 
total_CMD = 79164 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 79074 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79164 
n_nop = 79138 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000303 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00123794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79164 n_nop=79142 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005053
n_activity=143 dram_eff=0.2797
bk0: 12a 79136i bk1: 8a 79140i bk2: 0a 79163i bk3: 0a 79163i bk4: 0a 79163i bk5: 0a 79163i bk6: 0a 79163i bk7: 0a 79163i bk8: 0a 79163i bk9: 0a 79164i bk10: 0a 79164i bk11: 0a 79165i bk12: 0a 79165i bk13: 0a 79165i bk14: 0a 79165i bk15: 0a 79165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000505 
total_CMD = 79164 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 79085 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 79164 
n_nop = 79142 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000253 
Either_Row_CoL_Bus_Util = 0.000278 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 412, Miss = 18, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 131, Miss = 8, Miss_rate = 0.061, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 609, Miss = 16, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 80, Miss = 8, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 208, Miss = 16, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 324, Miss = 8, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 16, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 524, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 408, Miss = 16, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 124, Miss = 8, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 582, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 80, Miss = 8, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3642
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1260
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 526
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1400
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3642
icnt_total_pkts_simt_to_mem=1310
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.36515
	minimum = 5
	maximum = 74
Network latency average = 9.35101
	minimum = 5
	maximum = 74
Slowest packet = 3762
Flit latency average = 9.17334
	minimum = 5
	maximum = 74
Slowest flit = 3972
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00521574
	minimum = 0 (at node 0)
	maximum = 0.0186344 (at node 17)
Accepted packet rate average = 0.00521574
	minimum = 0 (at node 0)
	maximum = 0.0270982 (at node 6)
Injected flit rate average = 0.00539487
	minimum = 0 (at node 0)
	maximum = 0.0186344 (at node 17)
Accepted flit rate average= 0.00539487
	minimum = 0 (at node 0)
	maximum = 0.0270982 (at node 6)
Injected packet length average = 1.03434
Accepted packet length average = 1.03434
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.67187 (4 samples)
	minimum = 5 (4 samples)
	maximum = 57.75 (4 samples)
Network latency average = 8.6648 (4 samples)
	minimum = 5 (4 samples)
	maximum = 57.75 (4 samples)
Flit latency average = 8.39534 (4 samples)
	minimum = 5 (4 samples)
	maximum = 57.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00303272 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.011152 (4 samples)
Accepted packet rate average = 0.00303272 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0243928 (4 samples)
Injected flit rate average = 0.00321094 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0120635 (4 samples)
Accepted flit rate average = 0.00321094 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0.0243928 (4 samples)
Injected packet size average = 1.05877 (4 samples)
Accepted packet size average = 1.05877 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 12134 (inst/sec)
gpgpu_simulation_rate = 11995 (cycle/sec)
gpgpu_silicon_slowdown = 58357x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (5,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 13869
gpu_sim_insn = 30335
gpu_ipc =       2.1873
gpu_tot_sim_cycle = 73844
gpu_tot_sim_insn = 91005
gpu_tot_ipc =       1.2324
gpu_tot_issued_cta = 15
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0314
partiton_level_parallism_total  =       0.0199
partiton_level_parallism_util =       1.1154
partiton_level_parallism_util_total  =       1.0867
L2_BW  =       2.7376 GB/Sec
L2_BW_total  =       1.6189 GB/Sec
gpu_total_sim_rate=15167

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4125
	L1I_total_cache_misses = 525
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 942
	L1D_total_cache_misses = 693
	L1D_total_cache_miss_rate = 0.7357
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 105
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.7143
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3600
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 525
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 609
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 333
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4125

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 263520
gpgpu_n_tot_w_icount = 8235
gpgpu_n_stall_shd_mem = 6717
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 594
gpgpu_n_mem_write_global = 333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 417
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:296854	W0_Scoreboard:120423	W1:360	W2:300	W3:300	W4:300	W5:300	W6:300	W7:300	W8:300	W9:300	W10:300	W11:300	W12:300	W13:300	W14:300	W15:300	W16:3675	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:8235	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4752 {8:594,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29256 {40:99,72:102,136:132,}
traffic_breakdown_coretomem[INST_ACC_R] = 4200 {8:525,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95040 {40:2376,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6648 {8:831,}
traffic_breakdown_memtocore[INST_ACC_R] = 84000 {40:2100,}
maxmflatency = 263 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 76 
averagemflatency = 147 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 16 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3230 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	515 	25 	0 	927 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1920 	462 	282 	553 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0       135         0         0         0         0         0         0         0         0       258         0       230         0       138
dram[1]:        135         0       135         0         0         0         0         0         0         0       246         0       206         0         0         0
dram[2]:          0       135         0       135         0         0         0         0         0         0       256         0       234         0       138         0
dram[3]:          0       135         0       135         0         0         0         0         0         0         0       248         0       204         0         0
dram[4]:        135         0       135         0         0         0         0         0         0         0         0       258         0       229         0       172
dram[5]:        135         0       135         0         0         0         0         0         0         0       250         0       206         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97470 n_nop=97438 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005335
n_activity=247 dram_eff=0.2105
bk0: 18a 97386i bk1: 8a 97444i bk2: 0a 97467i bk3: 0a 97468i bk4: 0a 97468i bk5: 0a 97470i bk6: 0a 97470i bk7: 0a 97470i bk8: 0a 97470i bk9: 0a 97470i bk10: 0a 97470i bk11: 0a 97470i bk12: 0a 97470i bk13: 0a 97471i bk14: 0a 97471i bk15: 0a 97473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000533 
total_CMD = 97470 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 97327 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97470 
n_nop = 97438 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.000267 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195958
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97470 n_nop=97444 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004925
n_activity=164 dram_eff=0.2927
bk0: 16a 97437i bk1: 8a 97447i bk2: 0a 97469i bk3: 0a 97469i bk4: 0a 97469i bk5: 0a 97469i bk6: 0a 97469i bk7: 0a 97469i bk8: 0a 97469i bk9: 0a 97470i bk10: 0a 97470i bk11: 0a 97471i bk12: 0a 97471i bk13: 0a 97471i bk14: 0a 97471i bk15: 0a 97471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000492 
total_CMD = 97470 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 97380 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97470 
n_nop = 97444 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000995178
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97470 n_nop=97444 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004925
n_activity=164 dram_eff=0.2927
bk0: 16a 97436i bk1: 8a 97446i bk2: 0a 97469i bk3: 0a 97469i bk4: 0a 97469i bk5: 0a 97469i bk6: 0a 97469i bk7: 0a 97469i bk8: 0a 97469i bk9: 0a 97470i bk10: 0a 97470i bk11: 0a 97471i bk12: 0a 97471i bk13: 0a 97471i bk14: 0a 97471i bk15: 0a 97471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000492 
total_CMD = 97470 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 97380 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97470 
n_nop = 97444 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0010157
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97470 n_nop=97444 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004925
n_activity=164 dram_eff=0.2927
bk0: 16a 97435i bk1: 8a 97447i bk2: 0a 97469i bk3: 0a 97469i bk4: 0a 97469i bk5: 0a 97469i bk6: 0a 97469i bk7: 0a 97469i bk8: 0a 97469i bk9: 0a 97470i bk10: 0a 97470i bk11: 0a 97471i bk12: 0a 97471i bk13: 0a 97471i bk14: 0a 97471i bk15: 0a 97471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000492 
total_CMD = 97470 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 97380 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97470 
n_nop = 97444 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000984918
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97470 n_nop=97444 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004925
n_activity=164 dram_eff=0.2927
bk0: 16a 97436i bk1: 8a 97446i bk2: 0a 97469i bk3: 0a 97469i bk4: 0a 97469i bk5: 0a 97469i bk6: 0a 97469i bk7: 0a 97469i bk8: 0a 97469i bk9: 0a 97470i bk10: 0a 97470i bk11: 0a 97471i bk12: 0a 97471i bk13: 0a 97471i bk14: 0a 97471i bk15: 0a 97471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000492 
total_CMD = 97470 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 97380 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97470 
n_nop = 97444 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000267 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100544
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=97470 n_nop=97448 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004104
n_activity=143 dram_eff=0.2797
bk0: 12a 97442i bk1: 8a 97446i bk2: 0a 97469i bk3: 0a 97469i bk4: 0a 97469i bk5: 0a 97469i bk6: 0a 97469i bk7: 0a 97469i bk8: 0a 97469i bk9: 0a 97470i bk10: 0a 97470i bk11: 0a 97471i bk12: 0a 97471i bk13: 0a 97471i bk14: 0a 97471i bk15: 0a 97471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000410 
total_CMD = 97470 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 97391 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 97470 
n_nop = 97448 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000205 
Either_Row_CoL_Bus_Util = 0.000226 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00094388

========= L2 cache stats =========
L2_cache_bank[0]: Access = 502, Miss = 18, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 389, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 797, Miss = 16, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 120, Miss = 8, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 499, Miss = 16, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 364, Miss = 8, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 16, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 680, Miss = 8, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 488, Miss = 16, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 380, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 758, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 8, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5337
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0266
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 831
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1960
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 831
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2100
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5337
icnt_total_pkts_simt_to_mem=1965
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.79953
	minimum = 5
	maximum = 60
Network latency average = 9.79953
	minimum = 5
	maximum = 60
Slowest packet = 5687
Flit latency average = 9.29277
	minimum = 5
	maximum = 60
Slowest flit = 5965
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00568815
	minimum = 0 (at node 0)
	maximum = 0.020982 (at node 19)
Accepted packet rate average = 0.00568815
	minimum = 0 (at node 0)
	maximum = 0.024443 (at node 10)
Injected flit rate average = 0.00627565
	minimum = 0 (at node 0)
	maximum = 0.020982 (at node 19)
Accepted flit rate average= 0.00627565
	minimum = 0 (at node 0)
	maximum = 0.024443 (at node 10)
Injected packet length average = 1.10329
Accepted packet length average = 1.10329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.8974 (5 samples)
	minimum = 5 (5 samples)
	maximum = 58.2 (5 samples)
Network latency average = 8.89174 (5 samples)
	minimum = 5 (5 samples)
	maximum = 58.2 (5 samples)
Flit latency average = 8.57482 (5 samples)
	minimum = 5 (5 samples)
	maximum = 58.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00356381 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.013118 (5 samples)
Accepted packet rate average = 0.00356381 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0244028 (5 samples)
Injected flit rate average = 0.00382388 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0138472 (5 samples)
Accepted flit rate average = 0.00382388 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0.0244028 (5 samples)
Injected packet size average = 1.07298 (5 samples)
Accepted packet size average = 1.07298 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 15167 (inst/sec)
gpgpu_simulation_rate = 12307 (cycle/sec)
gpgpu_silicon_slowdown = 56878x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (6,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 6: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (7,1,1) blockDim = (16,1,1) 
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 13969
gpu_sim_insn = 36402
gpu_ipc =       2.6059
gpu_tot_sim_cycle = 87813
gpu_tot_sim_insn = 127407
gpu_tot_ipc =       1.4509
gpu_tot_issued_cta = 21
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0485
partiton_level_parallism_total  =       0.0244
partiton_level_parallism_util =       1.1207
partiton_level_parallism_util_total  =       1.0972
L2_BW  =       3.6465 GB/Sec
L2_BW_total  =       1.9415 GB/Sec
gpu_total_sim_rate=18201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5775
	L1I_total_cache_misses = 735
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 126, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 126, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 79, Miss = 63, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1416
	L1D_total_cache_misses = 1071
	L1D_total_cache_miss_rate = 0.7564
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 147
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.5102
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 72
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 903
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 513
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5775

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1098, 
gpgpu_n_tot_thrd_icount = 368928
gpgpu_n_tot_w_icount = 11529
gpgpu_n_stall_shd_mem = 9501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 882
gpgpu_n_mem_write_global = 513
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 681
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:412339	W0_Scoreboard:168642	W1:504	W2:420	W3:420	W4:420	W5:420	W6:420	W7:420	W8:420	W9:420	W10:420	W11:420	W12:420	W13:420	W14:420	W15:420	W16:5145	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:11529	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7056 {8:882,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39720 {40:189,72:186,136:138,}
traffic_breakdown_coretomem[INST_ACC_R] = 5880 {8:735,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141120 {40:3528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8904 {8:1113,}
traffic_breakdown_memtocore[INST_ACC_R] = 117600 {40:2940,}
maxmflatency = 287 
max_icnt2mem_latency = 50 
maxmrqlatency = 21 
max_icnt2sh_latency = 76 
averagemflatency = 149 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 16 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4607 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	720 	30 	0 	1395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2973 	481 	361 	816 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263         0       135         0         0         0         0         0         0         0         0       287         0       259         0       201
dram[1]:        135         0       135         0       132         0         0         0         0         0       246         0       206         0         0         0
dram[2]:          0       135         0       135         0         0         0         0         0         0       285         0       261         0       202         0
dram[3]:          0       135         0       135         0         0         0         0         0         0         0       248         0       204         0         0
dram[4]:        135         0       135         0         0         0         0         0         0         0         0       287         0       257         0       199
dram[5]:        135         0       135         0         0         0         0         0         0         0       250         0       206         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115908 n_nop=115876 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004486
n_activity=247 dram_eff=0.2105
bk0: 18a 115824i bk1: 8a 115882i bk2: 0a 115905i bk3: 0a 115906i bk4: 0a 115906i bk5: 0a 115908i bk6: 0a 115908i bk7: 0a 115908i bk8: 0a 115908i bk9: 0a 115908i bk10: 0a 115908i bk11: 0a 115908i bk12: 0a 115908i bk13: 0a 115909i bk14: 0a 115909i bk15: 0a 115911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000449 
total_CMD = 115908 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 115765 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115908 
n_nop = 115876 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000224 
Either_Row_CoL_Bus_Util = 0.000276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00164786
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115908 n_nop=115882 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004141
n_activity=164 dram_eff=0.2927
bk0: 16a 115875i bk1: 8a 115885i bk2: 0a 115907i bk3: 0a 115907i bk4: 0a 115907i bk5: 0a 115907i bk6: 0a 115907i bk7: 0a 115907i bk8: 0a 115907i bk9: 0a 115908i bk10: 0a 115908i bk11: 0a 115909i bk12: 0a 115909i bk13: 0a 115909i bk14: 0a 115909i bk15: 0a 115909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000414 
total_CMD = 115908 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 115818 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115908 
n_nop = 115882 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000836871
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115908 n_nop=115882 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004141
n_activity=164 dram_eff=0.2927
bk0: 16a 115874i bk1: 8a 115884i bk2: 0a 115907i bk3: 0a 115907i bk4: 0a 115907i bk5: 0a 115907i bk6: 0a 115907i bk7: 0a 115907i bk8: 0a 115907i bk9: 0a 115908i bk10: 0a 115908i bk11: 0a 115909i bk12: 0a 115909i bk13: 0a 115909i bk14: 0a 115909i bk15: 0a 115909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000414 
total_CMD = 115908 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 115818 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115908 
n_nop = 115882 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000854126
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115908 n_nop=115882 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004141
n_activity=164 dram_eff=0.2927
bk0: 16a 115873i bk1: 8a 115885i bk2: 0a 115907i bk3: 0a 115907i bk4: 0a 115907i bk5: 0a 115907i bk6: 0a 115907i bk7: 0a 115907i bk8: 0a 115907i bk9: 0a 115908i bk10: 0a 115908i bk11: 0a 115909i bk12: 0a 115909i bk13: 0a 115909i bk14: 0a 115909i bk15: 0a 115909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000414 
total_CMD = 115908 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 115818 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115908 
n_nop = 115882 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000828243
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115908 n_nop=115882 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004141
n_activity=164 dram_eff=0.2927
bk0: 16a 115874i bk1: 8a 115884i bk2: 0a 115907i bk3: 0a 115907i bk4: 0a 115907i bk5: 0a 115907i bk6: 0a 115907i bk7: 0a 115907i bk8: 0a 115907i bk9: 0a 115908i bk10: 0a 115908i bk11: 0a 115909i bk12: 0a 115909i bk13: 0a 115909i bk14: 0a 115909i bk15: 0a 115909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000414 
total_CMD = 115908 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 115818 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115908 
n_nop = 115882 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000845498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115908 n_nop=115886 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003451
n_activity=143 dram_eff=0.2797
bk0: 12a 115880i bk1: 8a 115884i bk2: 0a 115907i bk3: 0a 115907i bk4: 0a 115907i bk5: 0a 115907i bk6: 0a 115907i bk7: 0a 115907i bk8: 0a 115907i bk9: 0a 115908i bk10: 0a 115908i bk11: 0a 115909i bk12: 0a 115909i bk13: 0a 115909i bk14: 0a 115909i bk15: 0a 115909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 115908 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 115829 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 115908 
n_nop = 115886 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000793733

========= L2 cache stats =========
L2_cache_bank[0]: Access = 598, Miss = 18, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 675, Miss = 8, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1133, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 833, Miss = 16, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 412, Miss = 8, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 336, Miss = 16, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 968, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 584, Miss = 16, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 666, Miss = 8, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1070, Miss = 12, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 168, Miss = 8, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7611
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0187
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1113
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2800
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1113
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2940
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7611
icnt_total_pkts_simt_to_mem=2745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.64804
	minimum = 5
	maximum = 74
Network latency average = 9.63381
	minimum = 5
	maximum = 74
Slowest packet = 8392
Flit latency average = 9.45743
	minimum = 5
	maximum = 74
Slowest flit = 8890
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00782685
	minimum = 0 (at node 6)
	maximum = 0.0240533 (at node 17)
Accepted packet rate average = 0.00782685
	minimum = 0 (at node 6)
	maximum = 0.0271315 (at node 0)
Injected flit rate average = 0.00809729
	minimum = 0 (at node 6)
	maximum = 0.0240533 (at node 17)
Accepted flit rate average= 0.00809729
	minimum = 0 (at node 6)
	maximum = 0.0271315 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.02251 (6 samples)
	minimum = 5 (6 samples)
	maximum = 60.8333 (6 samples)
Network latency average = 9.01542 (6 samples)
	minimum = 5 (6 samples)
	maximum = 60.8333 (6 samples)
Flit latency average = 8.72193 (6 samples)
	minimum = 5 (6 samples)
	maximum = 60.8333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.00427431 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0149405 (6 samples)
Accepted packet rate average = 0.00427431 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0248576 (6 samples)
Injected flit rate average = 0.00453612 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0155482 (6 samples)
Accepted flit rate average = 0.00453612 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0.0248576 (6 samples)
Injected packet size average = 1.06125 (6 samples)
Accepted packet size average = 1.06125 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 18201 (inst/sec)
gpgpu_simulation_rate = 12544 (cycle/sec)
gpgpu_silicon_slowdown = 55803x
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 13787
gpu_sim_insn = 42469
gpu_ipc =       3.0804
gpu_tot_sim_cycle = 101600
gpu_tot_sim_insn = 169876
gpu_tot_ipc =       1.6720
gpu_tot_issued_cta = 28
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0437
partiton_level_parallism_total  =       0.0270
partiton_level_parallism_util =       1.1533
partiton_level_parallism_util_total  =       1.1090
L2_BW  =       3.8327 GB/Sec
L2_BW_total  =       2.1981 GB/Sec
gpu_total_sim_rate=18875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7700
	L1I_total_cache_misses = 980
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 126, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 126, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 52, Miss = 35, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1780
	L1D_total_cache_misses = 1316
	L1D_total_cache_miss_rate = 0.7393
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 196
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.3827
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6720
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 980
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1148
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7700

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1098, 
gpgpu_n_tot_thrd_icount = 491904
gpgpu_n_tot_w_icount = 15372
gpgpu_n_stall_shd_mem = 12560
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1120
gpgpu_n_mem_write_global = 632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:545758	W0_Scoreboard:223596	W1:672	W2:560	W3:560	W4:560	W5:560	W6:560	W7:560	W8:560	W9:560	W10:560	W11:560	W12:560	W13:560	W14:560	W15:560	W16:6860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:15372	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8960 {8:1120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54336 {40:196,72:200,136:236,}
traffic_breakdown_coretomem[INST_ACC_R] = 7840 {8:980,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 179200 {40:4480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12320 {8:1540,}
traffic_breakdown_memtocore[INST_ACC_R] = 156800 {40:3920,}
maxmflatency = 303 
max_icnt2mem_latency = 52 
maxmrqlatency = 21 
max_icnt2sh_latency = 76 
averagemflatency = 151 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 16 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5865 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	959 	36 	0 	1752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3865 	542 	440 	1113 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       135       135       135         0       135         0         0         0         0         0       303         0       275         0       207
dram[1]:        135         0       135         0       135         0         0         0         0         0       246       172       206       172         0       172
dram[2]:          0       135       135       135       135         0         0         0         0         0       301         0       279         0       215         0
dram[3]:          0       135         0       135         0       132         0         0         0         0         0       248       172       204       172         0
dram[4]:        135       135       135       135         0         0         0         0         0         0         0       303         0       275         0       207
dram[5]:        135         0       135         0       135         0         0         0         0         0       250         0       206       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134106 n_nop=134074 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003878
n_activity=247 dram_eff=0.2105
bk0: 18a 134022i bk1: 8a 134080i bk2: 0a 134103i bk3: 0a 134104i bk4: 0a 134104i bk5: 0a 134106i bk6: 0a 134106i bk7: 0a 134106i bk8: 0a 134106i bk9: 0a 134106i bk10: 0a 134106i bk11: 0a 134106i bk12: 0a 134106i bk13: 0a 134107i bk14: 0a 134107i bk15: 0a 134109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 134106 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 133963 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134106 
n_nop = 134074 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00142425
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134106 n_nop=134080 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003579
n_activity=164 dram_eff=0.2927
bk0: 16a 134073i bk1: 8a 134083i bk2: 0a 134105i bk3: 0a 134105i bk4: 0a 134105i bk5: 0a 134105i bk6: 0a 134105i bk7: 0a 134105i bk8: 0a 134105i bk9: 0a 134106i bk10: 0a 134106i bk11: 0a 134107i bk12: 0a 134107i bk13: 0a 134107i bk14: 0a 134107i bk15: 0a 134107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 134106 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 134016 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134106 
n_nop = 134080 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000723308
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134106 n_nop=134080 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003579
n_activity=164 dram_eff=0.2927
bk0: 16a 134072i bk1: 8a 134082i bk2: 0a 134105i bk3: 0a 134105i bk4: 0a 134105i bk5: 0a 134105i bk6: 0a 134105i bk7: 0a 134105i bk8: 0a 134105i bk9: 0a 134106i bk10: 0a 134106i bk11: 0a 134107i bk12: 0a 134107i bk13: 0a 134107i bk14: 0a 134107i bk15: 0a 134107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 134106 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 134016 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134106 
n_nop = 134080 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000738222
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134106 n_nop=134080 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003579
n_activity=164 dram_eff=0.2927
bk0: 16a 134071i bk1: 8a 134083i bk2: 0a 134105i bk3: 0a 134105i bk4: 0a 134105i bk5: 0a 134105i bk6: 0a 134105i bk7: 0a 134105i bk8: 0a 134105i bk9: 0a 134106i bk10: 0a 134106i bk11: 0a 134107i bk12: 0a 134107i bk13: 0a 134107i bk14: 0a 134107i bk15: 0a 134107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 134106 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 134016 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134106 
n_nop = 134080 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000715852
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134106 n_nop=134080 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003579
n_activity=164 dram_eff=0.2927
bk0: 16a 134072i bk1: 8a 134082i bk2: 0a 134105i bk3: 0a 134105i bk4: 0a 134105i bk5: 0a 134105i bk6: 0a 134105i bk7: 0a 134105i bk8: 0a 134105i bk9: 0a 134106i bk10: 0a 134106i bk11: 0a 134107i bk12: 0a 134107i bk13: 0a 134107i bk14: 0a 134107i bk15: 0a 134107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000358 
total_CMD = 134106 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 134016 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134106 
n_nop = 134080 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000179 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000730765
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=134106 n_nop=134084 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002983
n_activity=143 dram_eff=0.2797
bk0: 12a 134078i bk1: 8a 134082i bk2: 0a 134105i bk3: 0a 134105i bk4: 0a 134105i bk5: 0a 134105i bk6: 0a 134105i bk7: 0a 134105i bk8: 0a 134105i bk9: 0a 134106i bk10: 0a 134106i bk11: 0a 134107i bk12: 0a 134107i bk13: 0a 134107i bk14: 0a 134107i bk15: 0a 134107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000298 
total_CMD = 134106 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 134027 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134106 
n_nop = 134084 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000686024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 710, Miss = 18, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1045, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1393, Miss = 16, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 227, Miss = 8, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1251, Miss = 16, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 468, Miss = 8, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 450, Miss = 16, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1172, Miss = 8, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 696, Miss = 16, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1026, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1306, Miss = 12, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 8, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9970
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0142
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3780
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4480
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1540
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3920
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9970
icnt_total_pkts_simt_to_mem=3655
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9699
	minimum = 5
	maximum = 74
Network latency average = 10.9699
	minimum = 5
	maximum = 74
Slowest packet = 11153
Flit latency average = 10.375
	minimum = 5
	maximum = 74
Slowest flit = 11753
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00795435
	minimum = 0 (at node 0)
	maximum = 0.0303184 (at node 19)
Accepted packet rate average = 0.00795435
	minimum = 0 (at node 0)
	maximum = 0.0244433 (at node 6)
Injected flit rate average = 0.00878176
	minimum = 0 (at node 0)
	maximum = 0.0303184 (at node 19)
Accepted flit rate average= 0.00878176
	minimum = 0 (at node 0)
	maximum = 0.0244433 (at node 6)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.30071 (7 samples)
	minimum = 5 (7 samples)
	maximum = 62.7143 (7 samples)
Network latency average = 9.29464 (7 samples)
	minimum = 5 (7 samples)
	maximum = 62.7143 (7 samples)
Flit latency average = 8.95809 (7 samples)
	minimum = 5 (7 samples)
	maximum = 62.7143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.00480003 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0171374 (7 samples)
Accepted packet rate average = 0.00480003 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0247984 (7 samples)
Injected flit rate average = 0.00514264 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0176583 (7 samples)
Accepted flit rate average = 0.00514264 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0.0247984 (7 samples)
Injected packet size average = 1.07138 (7 samples)
Accepted packet size average = 1.07138 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 18875 (inst/sec)
gpgpu_simulation_rate = 11288 (cycle/sec)
gpgpu_silicon_slowdown = 62012x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (8,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 14053
gpu_sim_insn = 48536
gpu_ipc =       3.4538
gpu_tot_sim_cycle = 115653
gpu_tot_sim_insn = 218412
gpu_tot_ipc =       1.8885
gpu_tot_issued_cta = 36
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3
partiton_level_parallism =       0.0643
partiton_level_parallism_total  =       0.0316
partiton_level_parallism_util =       1.1147
partiton_level_parallism_util_total  =       1.1104
L2_BW  =       4.8329 GB/Sec
L2_BW_total  =       2.5183 GB/Sec
gpu_total_sim_rate=21841

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9900
	L1I_total_cache_misses = 1260
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 189, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 237, Miss = 189, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 104, Miss = 70, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2412
	L1D_total_cache_misses = 1820
	L1D_total_cache_miss_rate = 0.7546
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 252
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.2976
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 177
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1260
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1540
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 872
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9900

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1647, 
gpgpu_n_tot_thrd_icount = 632448
gpgpu_n_tot_w_icount = 19764
gpgpu_n_stall_shd_mem = 16272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1504
gpgpu_n_mem_write_global = 872
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1152
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:700216	W0_Scoreboard:288298	W1:864	W2:720	W3:720	W4:720	W5:720	W6:720	W7:720	W8:720	W9:720	W10:720	W11:720	W12:720	W13:720	W14:720	W15:720	W16:8820	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:19764	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12032 {8:1504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68288 {40:316,72:312,136:244,}
traffic_breakdown_coretomem[INST_ACC_R] = 10080 {8:1260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 240640 {40:6016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15328 {8:1916,}
traffic_breakdown_memtocore[INST_ACC_R] = 201600 {40:5040,}
maxmflatency = 363 
max_icnt2mem_latency = 52 
maxmrqlatency = 21 
max_icnt2sh_latency = 127 
averagemflatency = 154 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 18 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7565 	397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1232 	43 	0 	2376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4560 	1287 	502 	1297 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       135       135         0       135         0         0         0         0         0       356         0       339         0       248
dram[1]:        135       130       135         0       135         0         0         0         0         0       246       172       206       172         0       172
dram[2]:        173       135       135       135       135         0         0         0         0         0       343         0       330         0       250         0
dram[3]:        131       135         0       135         0       135         0         0         0         0       172       248       172       204       172         0
dram[4]:        135       135       135       135         0       135         0         0         0         0         0       363         0       345         0       249
dram[5]:        135       141       135         0       135         0         0         0         0         0       250       176       206       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152655 n_nop=152623 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003406
n_activity=247 dram_eff=0.2105
bk0: 18a 152571i bk1: 8a 152629i bk2: 0a 152652i bk3: 0a 152653i bk4: 0a 152653i bk5: 0a 152655i bk6: 0a 152655i bk7: 0a 152655i bk8: 0a 152655i bk9: 0a 152655i bk10: 0a 152655i bk11: 0a 152655i bk12: 0a 152655i bk13: 0a 152656i bk14: 0a 152656i bk15: 0a 152658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000341 
total_CMD = 152655 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 152512 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152655 
n_nop = 152623 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00125119
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152655 n_nop=152629 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003144
n_activity=164 dram_eff=0.2927
bk0: 16a 152622i bk1: 8a 152632i bk2: 0a 152654i bk3: 0a 152654i bk4: 0a 152654i bk5: 0a 152654i bk6: 0a 152654i bk7: 0a 152654i bk8: 0a 152654i bk9: 0a 152655i bk10: 0a 152655i bk11: 0a 152656i bk12: 0a 152656i bk13: 0a 152656i bk14: 0a 152656i bk15: 0a 152656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 152655 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 152565 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152655 
n_nop = 152629 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00063542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152655 n_nop=152629 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003144
n_activity=164 dram_eff=0.2927
bk0: 16a 152621i bk1: 8a 152631i bk2: 0a 152654i bk3: 0a 152654i bk4: 0a 152654i bk5: 0a 152654i bk6: 0a 152654i bk7: 0a 152654i bk8: 0a 152654i bk9: 0a 152655i bk10: 0a 152655i bk11: 0a 152656i bk12: 0a 152656i bk13: 0a 152656i bk14: 0a 152656i bk15: 0a 152656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 152655 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 152565 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152655 
n_nop = 152629 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000648521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152655 n_nop=152629 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003144
n_activity=164 dram_eff=0.2927
bk0: 16a 152620i bk1: 8a 152632i bk2: 0a 152654i bk3: 0a 152654i bk4: 0a 152654i bk5: 0a 152654i bk6: 0a 152654i bk7: 0a 152654i bk8: 0a 152654i bk9: 0a 152655i bk10: 0a 152655i bk11: 0a 152656i bk12: 0a 152656i bk13: 0a 152656i bk14: 0a 152656i bk15: 0a 152656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 152655 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 152565 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152655 
n_nop = 152629 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000628869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152655 n_nop=152629 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003144
n_activity=164 dram_eff=0.2927
bk0: 16a 152621i bk1: 8a 152631i bk2: 0a 152654i bk3: 0a 152654i bk4: 0a 152654i bk5: 0a 152654i bk6: 0a 152654i bk7: 0a 152654i bk8: 0a 152654i bk9: 0a 152655i bk10: 0a 152655i bk11: 0a 152656i bk12: 0a 152656i bk13: 0a 152656i bk14: 0a 152656i bk15: 0a 152656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000314 
total_CMD = 152655 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 152565 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152655 
n_nop = 152629 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000157 
Either_Row_CoL_Bus_Util = 0.000170 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00064197
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=152655 n_nop=152633 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000262
n_activity=143 dram_eff=0.2797
bk0: 12a 152627i bk1: 8a 152631i bk2: 0a 152654i bk3: 0a 152654i bk4: 0a 152654i bk5: 0a 152654i bk6: 0a 152654i bk7: 0a 152654i bk8: 0a 152654i bk9: 0a 152655i bk10: 0a 152655i bk11: 0a 152656i bk12: 0a 152656i bk13: 0a 152656i bk14: 0a 152656i bk15: 0a 152656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000262 
total_CMD = 152655 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 152576 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 152655 
n_nop = 152633 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000144 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000602666

========= L2 cache stats =========
L2_cache_bank[0]: Access = 838, Miss = 18, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1506, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1669, Miss = 16, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 388, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1772, Miss = 16, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 532, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 668, Miss = 16, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1388, Miss = 8, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 824, Miss = 16, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1484, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1550, Miss = 12, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 383, Miss = 8, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13002
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0109
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6016
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1916
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4900
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6016
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1916
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5040
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13002
icnt_total_pkts_simt_to_mem=4695
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8417
	minimum = 5
	maximum = 125
Network latency average = 12.7693
	minimum = 5
	maximum = 119
Slowest packet = 14767
Flit latency average = 12.4769
	minimum = 5
	maximum = 119
Slowest flit = 15675
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0103734
	minimum = 0 (at node 6)
	maximum = 0.0370739 (at node 19)
Accepted packet rate average = 0.0103734
	minimum = 0 (at node 6)
	maximum = 0.0269693 (at node 0)
Injected flit rate average = 0.0107319
	minimum = 0 (at node 6)
	maximum = 0.0370739 (at node 19)
Accepted flit rate average= 0.0107319
	minimum = 0 (at node 6)
	maximum = 0.0269693 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74334 (8 samples)
	minimum = 5 (8 samples)
	maximum = 70.5 (8 samples)
Network latency average = 9.72897 (8 samples)
	minimum = 5 (8 samples)
	maximum = 69.75 (8 samples)
Flit latency average = 9.39794 (8 samples)
	minimum = 5 (8 samples)
	maximum = 69.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.00549671 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0196295 (8 samples)
Accepted packet rate average = 0.00549671 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0250698 (8 samples)
Injected flit rate average = 0.00584129 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0200852 (8 samples)
Accepted flit rate average = 0.00584129 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0.0250698 (8 samples)
Injected packet size average = 1.06269 (8 samples)
Accepted packet size average = 1.06269 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 21841 (inst/sec)
gpgpu_simulation_rate = 11565 (cycle/sec)
gpgpu_silicon_slowdown = 60527x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (9,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 13839
gpu_sim_insn = 54603
gpu_ipc =       3.9456
gpu_tot_sim_cycle = 129492
gpu_tot_sim_insn = 273015
gpu_tot_ipc =       2.1084
gpu_tot_issued_cta = 45
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3
partiton_level_parallism =       0.0559
partiton_level_parallism_total  =       0.0342
partiton_level_parallism_util =       1.1416
partiton_level_parallism_util_total  =       1.1157
L2_BW  =       4.9093 GB/Sec
L2_BW_total  =       2.7738 GB/Sec
gpu_total_sim_rate=22751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12375
	L1I_total_cache_misses = 1575
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 237, Miss = 189, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 237, Miss = 189, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 210, Miss = 161, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2880
	L1D_total_cache_misses = 2135
	L1D_total_cache_miss_rate = 0.7413
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 315
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.2381
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 45
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10800
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1575
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1855
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 315
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12375

Total_core_cache_fail_stats:
ctas_completed 45, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1647, 
gpgpu_n_tot_thrd_icount = 790560
gpgpu_n_tot_w_icount = 24705
gpgpu_n_stall_shd_mem = 20205
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1810
gpgpu_n_mem_write_global = 1025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 13005
gpgpu_n_store_insn = 11520
gpgpu_n_shmem_insn = 82125
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18900
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1305
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:872027	W0_Scoreboard:359156	W1:1080	W2:900	W3:900	W4:900	W5:900	W6:900	W7:900	W8:900	W9:900	W10:900	W11:900	W12:900	W13:900	W14:900	W15:900	W16:11025	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:24705	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14480 {8:1810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 87080 {40:325,72:330,136:370,}
traffic_breakdown_coretomem[INST_ACC_R] = 12600 {8:1575,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 289600 {40:7240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19720 {8:2465,}
traffic_breakdown_memtocore[INST_ACC_R] = 252000 {40:6300,}
maxmflatency = 363 
max_icnt2mem_latency = 55 
maxmrqlatency = 21 
max_icnt2sh_latency = 127 
averagemflatency = 156 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 18 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9113 	622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1539 	51 	0 	2835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5760 	1306 	581 	1721 	367 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       135       135         0       135         0         0         0         0         0       356         0       339         0       248
dram[1]:        135       201       135         0       135         0         0         0         0         0       246       344       206       316         0       268
dram[2]:        173       135       135       135       135         0       135         0         0         0       343         0       330         0       250         0
dram[3]:        202       135         0       135         0       135         0         0         0         0       336       248       314       204       273         0
dram[4]:        135       135       135       135         0       135         0         0         0         0         0       363         0       345         0       249
dram[5]:        135       199       135         0       135         0         0         0         0         0       250       342       206       314         0       259
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170922 n_nop=170890 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003042
n_activity=247 dram_eff=0.2105
bk0: 18a 170838i bk1: 8a 170896i bk2: 0a 170919i bk3: 0a 170920i bk4: 0a 170920i bk5: 0a 170922i bk6: 0a 170922i bk7: 0a 170922i bk8: 0a 170922i bk9: 0a 170922i bk10: 0a 170922i bk11: 0a 170922i bk12: 0a 170922i bk13: 0a 170923i bk14: 0a 170923i bk15: 0a 170925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000304 
total_CMD = 170922 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 170779 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170922 
n_nop = 170890 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00111747
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170922 n_nop=170896 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002808
n_activity=164 dram_eff=0.2927
bk0: 16a 170889i bk1: 8a 170899i bk2: 0a 170921i bk3: 0a 170921i bk4: 0a 170921i bk5: 0a 170921i bk6: 0a 170921i bk7: 0a 170921i bk8: 0a 170921i bk9: 0a 170922i bk10: 0a 170922i bk11: 0a 170923i bk12: 0a 170923i bk13: 0a 170923i bk14: 0a 170923i bk15: 0a 170923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 170922 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 170832 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170922 
n_nop = 170896 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00056751
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170922 n_nop=170896 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002808
n_activity=164 dram_eff=0.2927
bk0: 16a 170888i bk1: 8a 170898i bk2: 0a 170921i bk3: 0a 170921i bk4: 0a 170921i bk5: 0a 170921i bk6: 0a 170921i bk7: 0a 170921i bk8: 0a 170921i bk9: 0a 170922i bk10: 0a 170922i bk11: 0a 170923i bk12: 0a 170923i bk13: 0a 170923i bk14: 0a 170923i bk15: 0a 170923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 170922 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 170832 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170922 
n_nop = 170896 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000579212
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170922 n_nop=170896 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002808
n_activity=164 dram_eff=0.2927
bk0: 16a 170887i bk1: 8a 170899i bk2: 0a 170921i bk3: 0a 170921i bk4: 0a 170921i bk5: 0a 170921i bk6: 0a 170921i bk7: 0a 170921i bk8: 0a 170921i bk9: 0a 170922i bk10: 0a 170922i bk11: 0a 170923i bk12: 0a 170923i bk13: 0a 170923i bk14: 0a 170923i bk15: 0a 170923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 170922 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 170832 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170922 
n_nop = 170896 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00056166
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170922 n_nop=170896 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002808
n_activity=164 dram_eff=0.2927
bk0: 16a 170888i bk1: 8a 170898i bk2: 0a 170921i bk3: 0a 170921i bk4: 0a 170921i bk5: 0a 170921i bk6: 0a 170921i bk7: 0a 170921i bk8: 0a 170921i bk9: 0a 170922i bk10: 0a 170922i bk11: 0a 170923i bk12: 0a 170923i bk13: 0a 170923i bk14: 0a 170923i bk15: 0a 170923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000281 
total_CMD = 170922 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 170832 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170922 
n_nop = 170896 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000573361
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=170922 n_nop=170900 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000234
n_activity=143 dram_eff=0.2797
bk0: 12a 170894i bk1: 8a 170898i bk2: 0a 170921i bk3: 0a 170921i bk4: 0a 170921i bk5: 0a 170921i bk6: 0a 170921i bk7: 0a 170921i bk8: 0a 170921i bk9: 0a 170922i bk10: 0a 170922i bk11: 0a 170923i bk12: 0a 170923i bk13: 0a 170923i bk14: 0a 170923i bk15: 0a 170923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000234 
total_CMD = 170922 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 170843 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 170922 
n_nop = 170900 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000117 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000538257

========= L2 cache stats =========
L2_cache_bank[0]: Access = 982, Miss = 18, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1782, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1813, Miss = 16, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 847, Miss = 8, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2120, Miss = 16, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 604, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1199, Miss = 16, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1460, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 968, Miss = 16, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1760, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1658, Miss = 12, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 842, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16035
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0089
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6160
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2465
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6300
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16035
icnt_total_pkts_simt_to_mem=5865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1316
	minimum = 5
	maximum = 83
Network latency average = 11.1316
	minimum = 5
	maximum = 83
Slowest packet = 18448
Flit latency average = 10.4904
	minimum = 5
	maximum = 83
Slowest flit = 19492
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0101886
	minimum = 0 (at node 0)
	maximum = 0.0383698 (at node 21)
Accepted packet rate average = 0.0101886
	minimum = 0 (at node 0)
	maximum = 0.0243515 (at node 6)
Injected flit rate average = 0.0112484
	minimum = 0 (at node 0)
	maximum = 0.0383698 (at node 21)
Accepted flit rate average= 0.0112484
	minimum = 0 (at node 0)
	maximum = 0.0243515 (at node 6)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.89759 (9 samples)
	minimum = 5 (9 samples)
	maximum = 71.8889 (9 samples)
Network latency average = 9.88482 (9 samples)
	minimum = 5 (9 samples)
	maximum = 71.2222 (9 samples)
Flit latency average = 9.51932 (9 samples)
	minimum = 5 (9 samples)
	maximum = 71.2222 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.00601803 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0217117 (9 samples)
Accepted packet rate average = 0.00601803 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.02499 (9 samples)
Injected flit rate average = 0.00644208 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.0221168 (9 samples)
Accepted flit rate average = 0.00644208 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0.02499 (9 samples)
Injected packet size average = 1.07046 (9 samples)
Accepted packet size average = 1.07046 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 22751 (inst/sec)
gpgpu_simulation_rate = 10791 (cycle/sec)
gpgpu_silicon_slowdown = 64868x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (10,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 14067
gpu_sim_insn = 60670
gpu_ipc =       4.3129
gpu_tot_sim_cycle = 143559
gpu_tot_sim_insn = 333685
gpu_tot_ipc =       2.3244
gpu_tot_issued_cta = 55
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3
partiton_level_parallism =       0.0803
partiton_level_parallism_total  =       0.0387
partiton_level_parallism_util =       1.1221
partiton_level_parallism_util_total  =       1.1170
L2_BW  =       6.0351 GB/Sec
L2_BW_total  =       3.0934 GB/Sec
gpu_total_sim_rate=25668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15125
	L1I_total_cache_misses = 1925
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 289, Miss = 224, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 316, Miss = 252, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 316, Miss = 252, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 289, Miss = 224, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 289, Miss = 224, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 289, Miss = 224, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 156, Miss = 105, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 183, Miss = 133, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3670
	L1D_total_cache_misses = 2765
	L1D_total_cache_miss_rate = 0.7534
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 385
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1948
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 310
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1925
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2345
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1325
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15125

Total_core_cache_fail_stats:
ctas_completed 55, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2196, 
gpgpu_n_tot_thrd_icount = 966240
gpgpu_n_tot_w_icount = 30195
gpgpu_n_stall_shd_mem = 24845
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2290
gpgpu_n_mem_write_global = 1325
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 15895
gpgpu_n_store_insn = 14080
gpgpu_n_shmem_insn = 100375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 23100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1745
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1065172	W0_Scoreboard:440031	W1:1320	W2:1100	W3:1100	W4:1100	W5:1100	W6:1100	W7:1100	W8:1100	W9:1100	W10:1100	W11:1100	W12:1100	W13:1100	W14:1100	W15:1100	W16:13475	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:30195	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18320 {8:2290,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 104520 {40:475,72:470,136:380,}
traffic_breakdown_coretomem[INST_ACC_R] = 15400 {8:1925,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 366400 {40:9160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23480 {8:2935,}
traffic_breakdown_memtocore[INST_ACC_R] = 308000 {40:7700,}
maxmflatency = 365 
max_icnt2mem_latency = 57 
maxmrqlatency = 21 
max_icnt2sh_latency = 127 
averagemflatency = 157 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 18 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11214 	911 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1880 	59 	1 	3615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7513 	1325 	660 	2171 	456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	122 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       135       135         0       135         0       135         0         0         0       356         0       339         0       248
dram[1]:        135       207       135         0       135         0         0         0         0         0       246       363       206       329         0       281
dram[2]:        173       135       135       135       135         0       135         0         0         0       343         0       330         0       250         0
dram[3]:        215       135         0       135         0       135         0         0         0         0       359       248       334       204       282         0
dram[4]:        135       135       135       135         0       135         0       135         0         0         0       363         0       345         0       249
dram[5]:        135       207       135         0       135         0         0         0         0         0       250       365       206       330         0       271
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189490 n_nop=189458 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002744
n_activity=247 dram_eff=0.2105
bk0: 18a 189406i bk1: 8a 189464i bk2: 0a 189487i bk3: 0a 189488i bk4: 0a 189488i bk5: 0a 189490i bk6: 0a 189490i bk7: 0a 189490i bk8: 0a 189490i bk9: 0a 189490i bk10: 0a 189490i bk11: 0a 189490i bk12: 0a 189490i bk13: 0a 189491i bk14: 0a 189491i bk15: 0a 189493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000274 
total_CMD = 189490 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 189347 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189490 
n_nop = 189458 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100797
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189490 n_nop=189464 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002533
n_activity=164 dram_eff=0.2927
bk0: 16a 189457i bk1: 8a 189467i bk2: 0a 189489i bk3: 0a 189489i bk4: 0a 189489i bk5: 0a 189489i bk6: 0a 189489i bk7: 0a 189489i bk8: 0a 189489i bk9: 0a 189490i bk10: 0a 189490i bk11: 0a 189491i bk12: 0a 189491i bk13: 0a 189491i bk14: 0a 189491i bk15: 0a 189491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000253 
total_CMD = 189490 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 189400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189490 
n_nop = 189464 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0005119
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189490 n_nop=189464 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002533
n_activity=164 dram_eff=0.2927
bk0: 16a 189456i bk1: 8a 189466i bk2: 0a 189489i bk3: 0a 189489i bk4: 0a 189489i bk5: 0a 189489i bk6: 0a 189489i bk7: 0a 189489i bk8: 0a 189489i bk9: 0a 189490i bk10: 0a 189490i bk11: 0a 189491i bk12: 0a 189491i bk13: 0a 189491i bk14: 0a 189491i bk15: 0a 189491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000253 
total_CMD = 189490 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 189400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189490 
n_nop = 189464 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000522455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189490 n_nop=189464 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002533
n_activity=164 dram_eff=0.2927
bk0: 16a 189455i bk1: 8a 189467i bk2: 0a 189489i bk3: 0a 189489i bk4: 0a 189489i bk5: 0a 189489i bk6: 0a 189489i bk7: 0a 189489i bk8: 0a 189489i bk9: 0a 189490i bk10: 0a 189490i bk11: 0a 189491i bk12: 0a 189491i bk13: 0a 189491i bk14: 0a 189491i bk15: 0a 189491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000253 
total_CMD = 189490 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 189400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189490 
n_nop = 189464 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000506623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189490 n_nop=189464 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002533
n_activity=164 dram_eff=0.2927
bk0: 16a 189456i bk1: 8a 189466i bk2: 0a 189489i bk3: 0a 189489i bk4: 0a 189489i bk5: 0a 189489i bk6: 0a 189489i bk7: 0a 189489i bk8: 0a 189489i bk9: 0a 189490i bk10: 0a 189490i bk11: 0a 189491i bk12: 0a 189491i bk13: 0a 189491i bk14: 0a 189491i bk15: 0a 189491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000253 
total_CMD = 189490 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 189400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189490 
n_nop = 189464 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000517178
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=189490 n_nop=189468 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002111
n_activity=143 dram_eff=0.2797
bk0: 12a 189462i bk1: 8a 189466i bk2: 0a 189489i bk3: 0a 189489i bk4: 0a 189489i bk5: 0a 189489i bk6: 0a 189489i bk7: 0a 189489i bk8: 0a 189489i bk9: 0a 189490i bk10: 0a 189490i bk11: 0a 189491i bk12: 0a 189491i bk13: 0a 189491i bk14: 0a 189491i bk15: 0a 189491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000211 
total_CMD = 189490 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 189411 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 189490 
n_nop = 189468 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000485514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1142, Miss = 18, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2266, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1973, Miss = 16, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1326, Miss = 8, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2676, Miss = 16, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 684, Miss = 8, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1758, Miss = 16, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1128, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2240, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1778, Miss = 12, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1314, Miss = 8, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 19825
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0072
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2935
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9160
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2935
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7700
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19825
icnt_total_pkts_simt_to_mem=7165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5331
	minimum = 5
	maximum = 88
Network latency average = 10.5189
	minimum = 5
	maximum = 88
Slowest packet = 23109
Flit latency average = 10.3012
	minimum = 5
	maximum = 88
Slowest flit = 24549
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0129539
	minimum = 0 (at node 10)
	maximum = 0.0397384 (at node 21)
Accepted packet rate average = 0.0129539
	minimum = 0 (at node 10)
	maximum = 0.0269425 (at node 0)
Injected flit rate average = 0.0134015
	minimum = 0 (at node 10)
	maximum = 0.0397384 (at node 21)
Accepted flit rate average= 0.0134015
	minimum = 0 (at node 10)
	maximum = 0.0269425 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.96114 (10 samples)
	minimum = 5 (10 samples)
	maximum = 73.5 (10 samples)
Network latency average = 9.94823 (10 samples)
	minimum = 5 (10 samples)
	maximum = 72.9 (10 samples)
Flit latency average = 9.59751 (10 samples)
	minimum = 5 (10 samples)
	maximum = 72.9 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.00671161 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0235144 (10 samples)
Accepted packet rate average = 0.00671161 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0251852 (10 samples)
Injected flit rate average = 0.00713802 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.023879 (10 samples)
Accepted flit rate average = 0.00713802 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0.0251852 (10 samples)
Injected packet size average = 1.06353 (10 samples)
Accepted packet size average = 1.06353 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 25668 (inst/sec)
gpgpu_simulation_rate = 11043 (cycle/sec)
gpgpu_silicon_slowdown = 63388x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (11,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 11 
gpu_sim_cycle = 13872
gpu_sim_insn = 66737
gpu_ipc =       4.8109
gpu_tot_sim_cycle = 157431
gpu_tot_sim_insn = 400422
gpu_tot_ipc =       2.5435
gpu_tot_issued_cta = 66
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 3
partiton_level_parallism =       0.0682
partiton_level_parallism_total  =       0.0413
partiton_level_parallism_util =       1.1523
partiton_level_parallism_util_total  =       1.1220
L2_BW  =       5.9859 GB/Sec
L2_BW_total  =       3.3482 GB/Sec
gpu_total_sim_rate=26694

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18150
	L1I_total_cache_misses = 2310
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 368, Miss = 287, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 368, Miss = 287, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 262, Miss = 196, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 208, Miss = 140, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 208, Miss = 140, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 208, Miss = 140, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 235, Miss = 168, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 235, Miss = 168, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4242
	L1D_total_cache_misses = 3150
	L1D_total_cache_miss_rate = 0.7426
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 462
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1623
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 387
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2310
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2730
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 462
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18150

Total_core_cache_fail_stats:
ctas_completed 66, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2745, 
gpgpu_n_tot_thrd_icount = 1159488
gpgpu_n_tot_w_icount = 36234
gpgpu_n_stall_shd_mem = 29652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2664
gpgpu_n_mem_write_global = 1512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 19074
gpgpu_n_store_insn = 16896
gpgpu_n_shmem_insn = 120450
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7392
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 27720
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1275473	W0_Scoreboard:526849	W1:1584	W2:1320	W3:1320	W4:1320	W5:1320	W6:1320	W7:1320	W8:1320	W9:1320	W10:1320	W11:1320	W12:1320	W13:1320	W14:1320	W15:1320	W16:16170	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:36234	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21312 {8:2664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 127488 {40:486,72:492,136:534,}
traffic_breakdown_coretomem[INST_ACC_R] = 18480 {8:2310,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 426240 {40:10656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28848 {8:3606,}
traffic_breakdown_memtocore[INST_ACC_R] = 369600 {40:9240,}
maxmflatency = 368 
max_icnt2mem_latency = 59 
maxmrqlatency = 21 
max_icnt2sh_latency = 127 
averagemflatency = 160 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 18 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13028 	1264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2255 	67 	3 	4176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8913 	1410 	739 	2745 	485 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	133 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       172       135         0       135         0       135         0         0         0       356       172       339       172       248
dram[1]:        135       241       135       138       135       135         0       135         0         0       246       368       206       351         0       304
dram[2]:        173       172       135       135       135         0       135         0         0         0       343       172       330       172       250       172
dram[3]:        247       135       138       135       135       135       135         0         0         0       366       248       351       204       310         0
dram[4]:        172       135       135       135         0       135         0       135         0         0         0       363       172       345       172       249
dram[5]:        135       237       135       138       135       135         0       135         0         0       250       365       206       341         0       300
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=207800 n_nop=207768 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002502
n_activity=247 dram_eff=0.2105
bk0: 18a 207716i bk1: 8a 207774i bk2: 0a 207797i bk3: 0a 207798i bk4: 0a 207798i bk5: 0a 207800i bk6: 0a 207800i bk7: 0a 207800i bk8: 0a 207800i bk9: 0a 207800i bk10: 0a 207800i bk11: 0a 207800i bk12: 0a 207800i bk13: 0a 207801i bk14: 0a 207801i bk15: 0a 207803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000250 
total_CMD = 207800 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 207657 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207800 
n_nop = 207768 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000919153
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=207800 n_nop=207774 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000231
n_activity=164 dram_eff=0.2927
bk0: 16a 207767i bk1: 8a 207777i bk2: 0a 207799i bk3: 0a 207799i bk4: 0a 207799i bk5: 0a 207799i bk6: 0a 207799i bk7: 0a 207799i bk8: 0a 207799i bk9: 0a 207800i bk10: 0a 207800i bk11: 0a 207801i bk12: 0a 207801i bk13: 0a 207801i bk14: 0a 207801i bk15: 0a 207801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000231 
total_CMD = 207800 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 207710 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207800 
n_nop = 207774 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000466795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=207800 n_nop=207774 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000231
n_activity=164 dram_eff=0.2927
bk0: 16a 207766i bk1: 8a 207776i bk2: 0a 207799i bk3: 0a 207799i bk4: 0a 207799i bk5: 0a 207799i bk6: 0a 207799i bk7: 0a 207799i bk8: 0a 207799i bk9: 0a 207800i bk10: 0a 207800i bk11: 0a 207801i bk12: 0a 207801i bk13: 0a 207801i bk14: 0a 207801i bk15: 0a 207801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000231 
total_CMD = 207800 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 207710 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207800 
n_nop = 207774 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00047642
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=207800 n_nop=207774 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000231
n_activity=164 dram_eff=0.2927
bk0: 16a 207765i bk1: 8a 207777i bk2: 0a 207799i bk3: 0a 207799i bk4: 0a 207799i bk5: 0a 207799i bk6: 0a 207799i bk7: 0a 207799i bk8: 0a 207799i bk9: 0a 207800i bk10: 0a 207800i bk11: 0a 207801i bk12: 0a 207801i bk13: 0a 207801i bk14: 0a 207801i bk15: 0a 207801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000231 
total_CMD = 207800 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 207710 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207800 
n_nop = 207774 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000461983
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=207800 n_nop=207774 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000231
n_activity=164 dram_eff=0.2927
bk0: 16a 207766i bk1: 8a 207776i bk2: 0a 207799i bk3: 0a 207799i bk4: 0a 207799i bk5: 0a 207799i bk6: 0a 207799i bk7: 0a 207799i bk8: 0a 207799i bk9: 0a 207800i bk10: 0a 207800i bk11: 0a 207801i bk12: 0a 207801i bk13: 0a 207801i bk14: 0a 207801i bk15: 0a 207801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000231 
total_CMD = 207800 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 207710 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207800 
n_nop = 207774 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000471607
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=207800 n_nop=207778 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001925
n_activity=143 dram_eff=0.2797
bk0: 12a 207772i bk1: 8a 207776i bk2: 0a 207799i bk3: 0a 207799i bk4: 0a 207799i bk5: 0a 207799i bk6: 0a 207799i bk7: 0a 207799i bk8: 0a 207799i bk9: 0a 207800i bk10: 0a 207800i bk11: 0a 207801i bk12: 0a 207801i bk13: 0a 207801i bk14: 0a 207801i bk15: 0a 207801i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 207800 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 207721 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 207800 
n_nop = 207778 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000442733

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1322, Miss = 18, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2590, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2149, Miss = 16, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1902, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3084, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 776, Miss = 8, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2412, Miss = 16, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1628, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1307, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2564, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1910, Miss = 12, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1888, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 23532
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0060
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3606
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10656
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3606
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=23532
icnt_total_pkts_simt_to_mem=8595
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1773
	minimum = 5
	maximum = 73
Network latency average = 11.1773
	minimum = 5
	maximum = 73
Slowest packet = 27574
Flit latency average = 10.5178
	minimum = 5
	maximum = 73
Slowest flit = 29184
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0124231
	minimum = 0 (at node 6)
	maximum = 0.0471453 (at node 21)
Accepted packet rate average = 0.0124231
	minimum = 0 (at node 6)
	maximum = 0.0242935 (at node 0)
Injected flit rate average = 0.0137153
	minimum = 0 (at node 6)
	maximum = 0.0471453 (at node 21)
Accepted flit rate average= 0.0137153
	minimum = 0 (at node 6)
	maximum = 0.0242935 (at node 0)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0717 (11 samples)
	minimum = 5 (11 samples)
	maximum = 73.4545 (11 samples)
Network latency average = 10.06 (11 samples)
	minimum = 5 (11 samples)
	maximum = 72.9091 (11 samples)
Flit latency average = 9.68117 (11 samples)
	minimum = 5 (11 samples)
	maximum = 72.9091 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.00723084 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0256627 (11 samples)
Accepted packet rate average = 0.00723084 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0251042 (11 samples)
Injected flit rate average = 0.00773596 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0259941 (11 samples)
Accepted flit rate average = 0.00773596 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0251042 (11 samples)
Injected packet size average = 1.06986 (11 samples)
Accepted packet size average = 1.06986 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 26694 (inst/sec)
gpgpu_simulation_rate = 10495 (cycle/sec)
gpgpu_silicon_slowdown = 66698x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (12,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 12 
gpu_sim_cycle = 14223
gpu_sim_insn = 72804
gpu_ipc =       5.1188
gpu_tot_sim_cycle = 171654
gpu_tot_sim_insn = 473226
gpu_tot_ipc =       2.7569
gpu_tot_issued_cta = 78
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.0953
partiton_level_parallism_total  =       0.0458
partiton_level_parallism_util =       1.1560
partiton_level_parallism_util_total  =       1.1277
L2_BW  =       7.1627 GB/Sec
L2_BW_total  =       3.6643 GB/Sec
gpu_total_sim_rate=27836

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21450
	L1I_total_cache_misses = 2730
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 420, Miss = 322, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 447, Miss = 350, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 447, Miss = 350, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 341, Miss = 259, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 287, Miss = 203, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 287, Miss = 203, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 287, Miss = 203, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 314, Miss = 231, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 314, Miss = 231, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5190
	L1D_total_cache_misses = 3906
	L1D_total_cache_miss_rate = 0.7526
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 546
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1374
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 471
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18720
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2730
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3318
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1872
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21450

Total_core_cache_fail_stats:
ctas_completed 78, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3294, 
gpgpu_n_tot_thrd_icount = 1370304
gpgpu_n_tot_w_icount = 42822
gpgpu_n_stall_shd_mem = 35220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3240
gpgpu_n_mem_write_global = 1872
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 22542
gpgpu_n_store_insn = 19968
gpgpu_n_shmem_insn = 142350
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2460
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1508517	W0_Scoreboard:624931	W1:1872	W2:1560	W3:1560	W4:1560	W5:1560	W6:1560	W7:1560	W8:1560	W9:1560	W10:1560	W11:1560	W12:1560	W13:1560	W14:1560	W15:1560	W16:19110	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:42822	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25920 {8:3240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 148416 {40:666,72:660,136:546,}
traffic_breakdown_coretomem[INST_ACC_R] = 21840 {8:2730,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 518400 {40:12960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33360 {8:4170,}
traffic_breakdown_memtocore[INST_ACC_R] = 436800 {40:10920,}
maxmflatency = 507 
max_icnt2mem_latency = 59 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 162 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 20 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15444 	1716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2661 	78 	6 	5112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9962 	2517 	801 	2929 	766 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	145 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        263       141       172       135         0       135         0       135         0         0       172       356       172       339       172       248
dram[1]:        135       288       135       202       135       135         0       135         0         0       246       501       206       483         0       385
dram[2]:        173       172       135       172       135         0       135         0         0         0       343       172       330       175       250       172
dram[3]:        329       135       203       135       135       135       135         0       132         0       486       248       477       204       384         0
dram[4]:        172       135       172       135         0       135         0       135         0         0       178       363       175       345       176       249
dram[5]:        135       286       135       189       135       135         0       135         0         0       250       507       206       487         0       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226574 n_nop=226542 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002295
n_activity=247 dram_eff=0.2105
bk0: 18a 226490i bk1: 8a 226548i bk2: 0a 226571i bk3: 0a 226572i bk4: 0a 226572i bk5: 0a 226574i bk6: 0a 226574i bk7: 0a 226574i bk8: 0a 226574i bk9: 0a 226574i bk10: 0a 226574i bk11: 0a 226574i bk12: 0a 226574i bk13: 0a 226575i bk14: 0a 226575i bk15: 0a 226577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 226574 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 226431 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 226574 
n_nop = 226542 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000842992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226574 n_nop=226548 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002119
n_activity=164 dram_eff=0.2927
bk0: 16a 226541i bk1: 8a 226551i bk2: 0a 226573i bk3: 0a 226573i bk4: 0a 226573i bk5: 0a 226573i bk6: 0a 226573i bk7: 0a 226573i bk8: 0a 226573i bk9: 0a 226574i bk10: 0a 226574i bk11: 0a 226575i bk12: 0a 226575i bk13: 0a 226575i bk14: 0a 226575i bk15: 0a 226575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 226574 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 226484 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 226574 
n_nop = 226548 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000428116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226574 n_nop=226548 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002119
n_activity=164 dram_eff=0.2927
bk0: 16a 226540i bk1: 8a 226550i bk2: 0a 226573i bk3: 0a 226573i bk4: 0a 226573i bk5: 0a 226573i bk6: 0a 226573i bk7: 0a 226573i bk8: 0a 226573i bk9: 0a 226574i bk10: 0a 226574i bk11: 0a 226575i bk12: 0a 226575i bk13: 0a 226575i bk14: 0a 226575i bk15: 0a 226575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 226574 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 226484 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 226574 
n_nop = 226548 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000436943
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226574 n_nop=226548 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002119
n_activity=164 dram_eff=0.2927
bk0: 16a 226539i bk1: 8a 226551i bk2: 0a 226573i bk3: 0a 226573i bk4: 0a 226573i bk5: 0a 226573i bk6: 0a 226573i bk7: 0a 226573i bk8: 0a 226573i bk9: 0a 226574i bk10: 0a 226574i bk11: 0a 226575i bk12: 0a 226575i bk13: 0a 226575i bk14: 0a 226575i bk15: 0a 226575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 226574 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 226484 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 226574 
n_nop = 226548 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000423703
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226574 n_nop=226548 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002119
n_activity=164 dram_eff=0.2927
bk0: 16a 226540i bk1: 8a 226550i bk2: 0a 226573i bk3: 0a 226573i bk4: 0a 226573i bk5: 0a 226573i bk6: 0a 226573i bk7: 0a 226573i bk8: 0a 226573i bk9: 0a 226574i bk10: 0a 226574i bk11: 0a 226575i bk12: 0a 226575i bk13: 0a 226575i bk14: 0a 226575i bk15: 0a 226575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 226574 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 226484 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 226574 
n_nop = 226548 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00043253
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226574 n_nop=226552 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001765
n_activity=143 dram_eff=0.2797
bk0: 12a 226546i bk1: 8a 226550i bk2: 0a 226573i bk3: 0a 226573i bk4: 0a 226573i bk5: 0a 226573i bk6: 0a 226573i bk7: 0a 226573i bk8: 0a 226573i bk9: 0a 226574i bk10: 0a 226574i bk11: 0a 226575i bk12: 0a 226575i bk13: 0a 226575i bk14: 0a 226575i bk15: 0a 226575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 226574 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 226495 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 226574 
n_nop = 226552 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000406048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1654, Miss = 18, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2910, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2341, Miss = 16, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2590, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3500, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1012, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3196, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1724, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1639, Miss = 16, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2884, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2054, Miss = 12, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2576, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 28080
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0051
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10780
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4170
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10920
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28080
icnt_total_pkts_simt_to_mem=10155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8855
	minimum = 5
	maximum = 161
Network latency average = 15.2608
	minimum = 5
	maximum = 146
Slowest packet = 32951
Flit latency average = 14.8856
	minimum = 5
	maximum = 146
Slowest flit = 35215
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0153742
	minimum = 0 (at node 3)
	maximum = 0.055122 (at node 21)
Accepted packet rate average = 0.0153742
	minimum = 0 (at node 3)
	maximum = 0.026647 (at node 0)
Injected flit rate average = 0.0159054
	minimum = 0 (at node 3)
	maximum = 0.055122 (at node 21)
Accepted flit rate average= 0.0159054
	minimum = 0 (at node 3)
	maximum = 0.026647 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5562 (12 samples)
	minimum = 5 (12 samples)
	maximum = 80.75 (12 samples)
Network latency average = 10.4934 (12 samples)
	minimum = 5 (12 samples)
	maximum = 79 (12 samples)
Flit latency average = 10.1149 (12 samples)
	minimum = 5 (12 samples)
	maximum = 79 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.00790945 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0281176 (12 samples)
Accepted packet rate average = 0.00790945 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0252327 (12 samples)
Injected flit rate average = 0.00841674 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0284214 (12 samples)
Accepted flit rate average = 0.00841674 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0252327 (12 samples)
Injected packet size average = 1.06414 (12 samples)
Accepted packet size average = 1.06414 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 27836 (inst/sec)
gpgpu_simulation_rate = 10097 (cycle/sec)
gpgpu_silicon_slowdown = 69327x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (13,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 13 
gpu_sim_cycle = 13920
gpu_sim_insn = 78871
gpu_ipc =       5.6660
gpu_tot_sim_cycle = 185574
gpu_tot_sim_insn = 552097
gpu_tot_ipc =       2.9751
gpu_tot_issued_cta = 91
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.0803
partiton_level_parallism_total  =       0.0484
partiton_level_parallism_util =       1.1610
partiton_level_parallism_util_total  =       1.1318
L2_BW  =       7.0499 GB/Sec
L2_BW_total  =       3.9183 GB/Sec
gpu_total_sim_rate=30672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25025
	L1I_total_cache_misses = 3185
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 447, Miss = 350, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 447, Miss = 350, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 393, Miss = 294, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 339, Miss = 238, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 339, Miss = 238, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 339, Miss = 238, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 366, Miss = 266, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 366, Miss = 266, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5866
	L1D_total_cache_misses = 4361
	L1D_total_cache_miss_rate = 0.7434
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 637
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 562
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21840
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3185
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3773
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 637
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2093
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25025

Total_core_cache_fail_stats:
ctas_completed 91, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3843, 
gpgpu_n_tot_thrd_icount = 1598688
gpgpu_n_tot_w_icount = 49959
gpgpu_n_stall_shd_mem = 40901
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3682
gpgpu_n_mem_write_global = 2093
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 26299
gpgpu_n_store_insn = 23296
gpgpu_n_shmem_insn = 166075
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 38220
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2681
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:1757624	W0_Scoreboard:727871	W1:2184	W2:1820	W3:1820	W4:1820	W5:1820	W6:1820	W7:1820	W8:1820	W9:1820	W10:1820	W11:1820	W12:1820	W13:1820	W14:1820	W15:1820	W16:22295	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:49959	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29456 {8:3682,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 175560 {40:679,72:686,136:728,}
traffic_breakdown_coretomem[INST_ACC_R] = 25480 {8:3185,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 589120 {40:14728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 39704 {8:4963,}
traffic_breakdown_memtocore[INST_ACC_R] = 509600 {40:12740,}
maxmflatency = 507 
max_icnt2mem_latency = 63 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 164 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 20 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17524 	2197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3094 	96 	10 	5775 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	11694 	2536 	880 	3595 	831 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	156 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        271       141       207       135         0       135         0       135         0         0       405       356       384       339       325       248
dram[1]:        135       288       135       202       135       135         0       135         0       135       246       501       206       483         0       385
dram[2]:        173       279       135       207       135         0       135         0         0         0       343       403       330       383       250       335
dram[3]:        329       135       203       135       135       135       135         0       135         0       486       248       477       204       384         0
dram[4]:        283       135       215       135         0       135         0       135         0         0       401       363       388       345       336       249
dram[5]:        135       286       135       189       135       135         0       135         0       132       250       507       206       487         0       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244948 n_nop=244916 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002123
n_activity=247 dram_eff=0.2105
bk0: 18a 244864i bk1: 8a 244922i bk2: 0a 244945i bk3: 0a 244946i bk4: 0a 244946i bk5: 0a 244948i bk6: 0a 244948i bk7: 0a 244948i bk8: 0a 244948i bk9: 0a 244948i bk10: 0a 244948i bk11: 0a 244948i bk12: 0a 244948i bk13: 0a 244949i bk14: 0a 244949i bk15: 0a 244951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000212 
total_CMD = 244948 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 244805 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244948 
n_nop = 244916 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000779757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244948 n_nop=244922 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000196
n_activity=164 dram_eff=0.2927
bk0: 16a 244915i bk1: 8a 244925i bk2: 0a 244947i bk3: 0a 244947i bk4: 0a 244947i bk5: 0a 244947i bk6: 0a 244947i bk7: 0a 244947i bk8: 0a 244947i bk9: 0a 244948i bk10: 0a 244948i bk11: 0a 244949i bk12: 0a 244949i bk13: 0a 244949i bk14: 0a 244949i bk15: 0a 244949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 244948 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 244858 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244948 
n_nop = 244922 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000396002
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244948 n_nop=244922 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000196
n_activity=164 dram_eff=0.2927
bk0: 16a 244914i bk1: 8a 244924i bk2: 0a 244947i bk3: 0a 244947i bk4: 0a 244947i bk5: 0a 244947i bk6: 0a 244947i bk7: 0a 244947i bk8: 0a 244947i bk9: 0a 244948i bk10: 0a 244948i bk11: 0a 244949i bk12: 0a 244949i bk13: 0a 244949i bk14: 0a 244949i bk15: 0a 244949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 244948 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 244858 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244948 
n_nop = 244922 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000404167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244948 n_nop=244922 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000196
n_activity=164 dram_eff=0.2927
bk0: 16a 244913i bk1: 8a 244925i bk2: 0a 244947i bk3: 0a 244947i bk4: 0a 244947i bk5: 0a 244947i bk6: 0a 244947i bk7: 0a 244947i bk8: 0a 244947i bk9: 0a 244948i bk10: 0a 244948i bk11: 0a 244949i bk12: 0a 244949i bk13: 0a 244949i bk14: 0a 244949i bk15: 0a 244949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 244948 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 244858 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244948 
n_nop = 244922 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00039192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244948 n_nop=244922 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000196
n_activity=164 dram_eff=0.2927
bk0: 16a 244914i bk1: 8a 244924i bk2: 0a 244947i bk3: 0a 244947i bk4: 0a 244947i bk5: 0a 244947i bk6: 0a 244947i bk7: 0a 244947i bk8: 0a 244947i bk9: 0a 244948i bk10: 0a 244948i bk11: 0a 244949i bk12: 0a 244949i bk13: 0a 244949i bk14: 0a 244949i bk15: 0a 244949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 244948 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 244858 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244948 
n_nop = 244922 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000400085
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=244948 n_nop=244926 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001633
n_activity=143 dram_eff=0.2797
bk0: 12a 244920i bk1: 8a 244924i bk2: 0a 244947i bk3: 0a 244947i bk4: 0a 244947i bk5: 0a 244947i bk6: 0a 244947i bk7: 0a 244947i bk8: 0a 244947i bk9: 0a 244948i bk10: 0a 244948i bk11: 0a 244949i bk12: 0a 244949i bk13: 0a 244949i bk14: 0a 244949i bk15: 0a 244949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 244948 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 244869 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 244948 
n_nop = 244926 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00037559

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2418, Miss = 18, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3014, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2549, Miss = 16, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2994, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3708, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1679, Miss = 8, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3696, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1828, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2405, Miss = 16, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2988, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2210, Miss = 12, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2972, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 32461
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0044
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4963
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12600
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14728
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12740
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32461
icnt_total_pkts_simt_to_mem=11845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.4977
	minimum = 5
	maximum = 79
Network latency average = 11.4977
	minimum = 5
	maximum = 79
Slowest packet = 38536
Flit latency average = 10.8224
	minimum = 5
	maximum = 79
Slowest flit = 40834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0146312
	minimum = 0 (at node 1)
	maximum = 0.0550287 (at node 23)
Accepted packet rate average = 0.0146312
	minimum = 0 (at node 1)
	maximum = 0.0242098 (at node 0)
Injected flit rate average = 0.0161532
	minimum = 0 (at node 1)
	maximum = 0.0550287 (at node 23)
Accepted flit rate average= 0.0161532
	minimum = 0 (at node 1)
	maximum = 0.0279454 (at node 15)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6286 (13 samples)
	minimum = 5 (13 samples)
	maximum = 80.6154 (13 samples)
Network latency average = 10.5706 (13 samples)
	minimum = 5 (13 samples)
	maximum = 79 (13 samples)
Flit latency average = 10.1693 (13 samples)
	minimum = 5 (13 samples)
	maximum = 79 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.00842651 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0301877 (13 samples)
Accepted packet rate average = 0.00842651 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.025154 (13 samples)
Injected flit rate average = 0.00901185 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0304682 (13 samples)
Accepted flit rate average = 0.00901185 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0.0254414 (13 samples)
Injected packet size average = 1.06946 (13 samples)
Accepted packet size average = 1.06946 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 30672 (inst/sec)
gpgpu_simulation_rate = 10309 (cycle/sec)
gpgpu_silicon_slowdown = 67901x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (14,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 14 
gpu_sim_cycle = 14132
gpu_sim_insn = 84938
gpu_ipc =       6.0103
gpu_tot_sim_cycle = 199706
gpu_tot_sim_insn = 637035
gpu_tot_ipc =       3.1899
gpu_tot_issued_cta = 105
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.1119
partiton_level_parallism_total  =       0.0529
partiton_level_parallism_util =       1.1531
partiton_level_parallism_util_total  =       1.1349
L2_BW  =       8.4103 GB/Sec
L2_BW_total  =       4.2361 GB/Sec
gpu_total_sim_rate=31851

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28875
	L1I_total_cache_misses = 3675
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 526, Miss = 413, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 526, Miss = 413, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 472, Miss = 357, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 418, Miss = 301, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 418, Miss = 301, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 418, Miss = 301, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 445, Miss = 329, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 445, Miss = 329, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6972
	L1D_total_cache_misses = 5243
	L1D_total_cache_miss_rate = 0.7520
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 735
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.1020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 660
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25200
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3675
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4459
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2513
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 28875

Total_core_cache_fail_stats:
ctas_completed 105, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3843, 
gpgpu_n_tot_thrd_icount = 1844640
gpgpu_n_tot_w_icount = 57645
gpgpu_n_stall_shd_mem = 47397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4354
gpgpu_n_mem_write_global = 2513
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30345
gpgpu_n_store_insn = 26880
gpgpu_n_shmem_insn = 191625
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 44100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3297
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:2028865	W0_Scoreboard:841698	W1:2520	W2:2100	W3:2100	W4:2100	W5:2100	W6:2100	W7:2100	W8:2100	W9:2100	W10:2100	W11:2100	W12:2100	W13:2100	W14:2100	W15:2100	W16:25725	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:57645	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34832 {8:4354,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 199976 {40:889,72:882,136:742,}
traffic_breakdown_coretomem[INST_ACC_R] = 29400 {8:3675,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 696640 {40:17416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 44968 {8:5621,}
traffic_breakdown_memtocore[INST_ACC_R] = 588000 {40:14700,}
maxmflatency = 507 
max_icnt2mem_latency = 66 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 165 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 19 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20325 	2742 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3571 	104 	15 	6861 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14139 	2555 	959 	4390 	839 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	167 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        306       141       237       135       174       135         0       135         0         0       407       356       387       339       357       248
dram[1]:        135       288       135       202       135       135         0       135         0       135       246       501       206       483         0       385
dram[2]:        173       313       135       241       135       138       135         0         0         0       343       409       330       389       250       361
dram[3]:        329       135       203       135       135       135       135         0       135         0       486       248       477       204       384         0
dram[4]:        322       135       247       135       174       135         0       135         0         0       405       363       389       345       367       249
dram[5]:        135       286       135       189       135       135         0       135         0       135       250       507       206       487         0       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263601 n_nop=263569 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001973
n_activity=247 dram_eff=0.2105
bk0: 18a 263517i bk1: 8a 263575i bk2: 0a 263598i bk3: 0a 263599i bk4: 0a 263599i bk5: 0a 263601i bk6: 0a 263601i bk7: 0a 263601i bk8: 0a 263601i bk9: 0a 263601i bk10: 0a 263601i bk11: 0a 263601i bk12: 0a 263601i bk13: 0a 263602i bk14: 0a 263602i bk15: 0a 263604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000197 
total_CMD = 263601 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 263458 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 263601 
n_nop = 263569 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000023 
CoL_Bus_Util = 0.000099 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00072458
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263601 n_nop=263575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001821
n_activity=164 dram_eff=0.2927
bk0: 16a 263568i bk1: 8a 263578i bk2: 0a 263600i bk3: 0a 263600i bk4: 0a 263600i bk5: 0a 263600i bk6: 0a 263600i bk7: 0a 263600i bk8: 0a 263600i bk9: 0a 263601i bk10: 0a 263601i bk11: 0a 263602i bk12: 0a 263602i bk13: 0a 263602i bk14: 0a 263602i bk15: 0a 263602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 263601 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 263511 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 263601 
n_nop = 263575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00036798
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263601 n_nop=263575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001821
n_activity=164 dram_eff=0.2927
bk0: 16a 263567i bk1: 8a 263577i bk2: 0a 263600i bk3: 0a 263600i bk4: 0a 263600i bk5: 0a 263600i bk6: 0a 263600i bk7: 0a 263600i bk8: 0a 263600i bk9: 0a 263601i bk10: 0a 263601i bk11: 0a 263602i bk12: 0a 263602i bk13: 0a 263602i bk14: 0a 263602i bk15: 0a 263602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 263601 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 263511 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 263601 
n_nop = 263575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000375568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263601 n_nop=263575 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001821
n_activity=164 dram_eff=0.2927
bk0: 16a 263566i bk1: 8a 263578i bk2: 0a 263600i bk3: 0a 263600i bk4: 0a 263600i bk5: 0a 263600i bk6: 0a 263600i bk7: 0a 263600i bk8: 0a 263600i bk9: 0a 263601i bk10: 0a 263601i bk11: 0a 263602i bk12: 0a 263602i bk13: 0a 263602i bk14: 0a 263602i bk15: 0a 263602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 263601 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 263511 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 263601 
n_nop = 263575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000364187
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263601 n_nop=263575 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001821
n_activity=164 dram_eff=0.2927
bk0: 16a 263567i bk1: 8a 263577i bk2: 0a 263600i bk3: 0a 263600i bk4: 0a 263600i bk5: 0a 263600i bk6: 0a 263600i bk7: 0a 263600i bk8: 0a 263600i bk9: 0a 263601i bk10: 0a 263601i bk11: 0a 263602i bk12: 0a 263602i bk13: 0a 263602i bk14: 0a 263602i bk15: 0a 263602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 263601 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 263511 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 263601 
n_nop = 263575 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000371774
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=263601 n_nop=263579 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001517
n_activity=143 dram_eff=0.2797
bk0: 12a 263573i bk1: 8a 263577i bk2: 0a 263600i bk3: 0a 263600i bk4: 0a 263600i bk5: 0a 263600i bk6: 0a 263600i bk7: 0a 263600i bk8: 0a 263600i bk9: 0a 263601i bk10: 0a 263601i bk11: 0a 263602i bk12: 0a 263602i bk13: 0a 263602i bk14: 0a 263602i bk15: 0a 263602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000152 
total_CMD = 263601 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 263522 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 263601 
n_nop = 263579 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000076 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3195, Miss = 18, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3126, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2773, Miss = 16, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3666, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3932, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2351, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4476, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1940, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3182, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3100, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2378, Miss = 12, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3648, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 37767
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0038
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5621
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14560
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17416
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5621
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14700
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=37767
icnt_total_pkts_simt_to_mem=13665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4069
	minimum = 5
	maximum = 66
Network latency average = 10.3927
	minimum = 5
	maximum = 66
Slowest packet = 45147
Flit latency average = 10.1838
	minimum = 5
	maximum = 66
Slowest flit = 48017
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.018052
	minimum = 0 (at node 0)
	maximum = 0.0551939 (at node 21)
Accepted packet rate average = 0.018052
	minimum = 0 (at node 0)
	maximum = 0.0268186 (at node 1)
Injected flit rate average = 0.0186758
	minimum = 0 (at node 0)
	maximum = 0.0551939 (at node 21)
Accepted flit rate average= 0.0186758
	minimum = 0 (at node 0)
	maximum = 0.0268186 (at node 1)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6128 (14 samples)
	minimum = 5 (14 samples)
	maximum = 79.5714 (14 samples)
Network latency average = 10.5579 (14 samples)
	minimum = 5 (14 samples)
	maximum = 78.0714 (14 samples)
Flit latency average = 10.1703 (14 samples)
	minimum = 5 (14 samples)
	maximum = 78.0714 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.00911405 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0319738 (14 samples)
Accepted packet rate average = 0.00911405 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0252729 (14 samples)
Injected flit rate average = 0.00970213 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0322343 (14 samples)
Accepted flit rate average = 0.00970213 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0.0255398 (14 samples)
Injected packet size average = 1.06453 (14 samples)
Accepted packet size average = 1.06453 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 31851 (inst/sec)
gpgpu_simulation_rate = 9985 (cycle/sec)
gpgpu_silicon_slowdown = 70105x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (15,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 15: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9c32 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_iiii' to stream 0, gridDim= (16,1,1) blockDim = (16,1,1) 
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 15 
gpu_sim_cycle = 13972
gpu_sim_insn = 91005
gpu_ipc =       6.5134
gpu_tot_sim_cycle = 213678
gpu_tot_sim_insn = 728040
gpu_tot_ipc =       3.4072
gpu_tot_issued_cta = 120
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.0923
partiton_level_parallism_total  =       0.0554
partiton_level_parallism_util =       1.1622
partiton_level_parallism_util_total  =       1.1378
L2_BW  =       8.1042 GB/Sec
L2_BW_total  =       4.4891 GB/Sec
gpu_total_sim_rate=33092

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 33000
	L1I_total_cache_misses = 4200
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 578, Miss = 448, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 578, Miss = 448, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 524, Miss = 392, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 470, Miss = 336, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 470, Miss = 336, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 470, Miss = 336, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 497, Miss = 364, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 497, Miss = 364, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7752
	L1D_total_cache_misses = 5768
	L1D_total_cache_miss_rate = 0.7441
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 840
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 765
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28800
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4200
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4984
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33000

Total_core_cache_fail_stats:
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4392, 
gpgpu_n_tot_thrd_icount = 2108160
gpgpu_n_tot_w_icount = 65880
gpgpu_n_stall_shd_mem = 53952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4864
gpgpu_n_mem_write_global = 2768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 34680
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 219000
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3552
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:2316666	W0_Scoreboard:960726	W1:2880	W2:2400	W3:2400	W4:2400	W5:2400	W6:2400	W7:2400	W8:2400	W9:2400	W10:2400	W11:2400	W12:2400	W13:2400	W14:2400	W15:2400	W16:29400	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:65880	WS1:0	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38912 {8:4864,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 231296 {40:904,72:912,136:952,}
traffic_breakdown_coretomem[INST_ACC_R] = 33600 {8:4200,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 778240 {40:19456,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 52288 {8:6536,}
traffic_breakdown_memtocore[INST_ACC_R] = 672000 {40:16800,}
maxmflatency = 507 
max_icnt2mem_latency = 68 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 167 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 19 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22671 	3351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4072 	122 	21 	7615 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16024 	2687 	1038 	5233 	855 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	178 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        328       141       271       135       207       135       135       135       135         0       428       356       406       339       379       248
dram[1]:        172       288       172       202       172       135         0       135         0       135       246       501       206       483       172       385
dram[2]:        173       336       135       279       135       207       135       135         0       135       343       426       330       409       250       386
dram[3]:        329       172       203       172       135       135       135         0       135         0       486       248       477       204       384       172
dram[4]:        340       135       283       135       215       135       135       135       135         0       428       363       411       345       387       249
dram[5]:        172       286       172       189       173       135         0       135         0       135       250       507       206       487       172       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282043 n_nop=282011 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001844
n_activity=247 dram_eff=0.2105
bk0: 18a 281959i bk1: 8a 282017i bk2: 0a 282040i bk3: 0a 282041i bk4: 0a 282041i bk5: 0a 282043i bk6: 0a 282043i bk7: 0a 282043i bk8: 0a 282043i bk9: 0a 282043i bk10: 0a 282043i bk11: 0a 282043i bk12: 0a 282043i bk13: 0a 282044i bk14: 0a 282044i bk15: 0a 282046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 282043 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 281900 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 282043 
n_nop = 282011 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000021 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000677202
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282043 n_nop=282017 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001702
n_activity=164 dram_eff=0.2927
bk0: 16a 282010i bk1: 8a 282020i bk2: 0a 282042i bk3: 0a 282042i bk4: 0a 282042i bk5: 0a 282042i bk6: 0a 282042i bk7: 0a 282042i bk8: 0a 282042i bk9: 0a 282043i bk10: 0a 282043i bk11: 0a 282044i bk12: 0a 282044i bk13: 0a 282044i bk14: 0a 282044i bk15: 0a 282044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 282043 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 281953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 282043 
n_nop = 282017 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000343919
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282043 n_nop=282017 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001702
n_activity=164 dram_eff=0.2927
bk0: 16a 282009i bk1: 8a 282019i bk2: 0a 282042i bk3: 0a 282042i bk4: 0a 282042i bk5: 0a 282042i bk6: 0a 282042i bk7: 0a 282042i bk8: 0a 282042i bk9: 0a 282043i bk10: 0a 282043i bk11: 0a 282044i bk12: 0a 282044i bk13: 0a 282044i bk14: 0a 282044i bk15: 0a 282044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 282043 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 281953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 282043 
n_nop = 282017 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00035101
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282043 n_nop=282017 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001702
n_activity=164 dram_eff=0.2927
bk0: 16a 282008i bk1: 8a 282020i bk2: 0a 282042i bk3: 0a 282042i bk4: 0a 282042i bk5: 0a 282042i bk6: 0a 282042i bk7: 0a 282042i bk8: 0a 282042i bk9: 0a 282043i bk10: 0a 282043i bk11: 0a 282044i bk12: 0a 282044i bk13: 0a 282044i bk14: 0a 282044i bk15: 0a 282044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 282043 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 281953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 282043 
n_nop = 282017 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000340374
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282043 n_nop=282017 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001702
n_activity=164 dram_eff=0.2927
bk0: 16a 282009i bk1: 8a 282019i bk2: 0a 282042i bk3: 0a 282042i bk4: 0a 282042i bk5: 0a 282042i bk6: 0a 282042i bk7: 0a 282042i bk8: 0a 282042i bk9: 0a 282043i bk10: 0a 282043i bk11: 0a 282044i bk12: 0a 282044i bk13: 0a 282044i bk14: 0a 282044i bk15: 0a 282044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 282043 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 281953 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 282043 
n_nop = 282017 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000347465
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=282043 n_nop=282021 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001418
n_activity=143 dram_eff=0.2797
bk0: 12a 282015i bk1: 8a 282019i bk2: 0a 282042i bk3: 0a 282042i bk4: 0a 282042i bk5: 0a 282042i bk6: 0a 282042i bk7: 0a 282042i bk8: 0a 282042i bk9: 0a 282043i bk10: 0a 282043i bk11: 0a 282044i bk12: 0a 282044i bk13: 0a 282044i bk14: 0a 282044i bk15: 0a 282044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 282043 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 281964 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 282043 
n_nop = 282021 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000326191

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4095, Miss = 18, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3246, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3018, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4106, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4172, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3131, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5036, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2065, Miss = 8, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4082, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3220, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2563, Miss = 12, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4088, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 42822
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0033
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 16660
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=42822
icnt_total_pkts_simt_to_mem=15615
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.446
	minimum = 5
	maximum = 71
Network latency average = 11.446
	minimum = 5
	maximum = 71
Slowest packet = 51331
Flit latency average = 10.8138
	minimum = 5
	maximum = 71
Slowest flit = 54439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0168194
	minimum = 0.00615517 (at node 0)
	maximum = 0.0644145 (at node 15)
Accepted packet rate average = 0.0168194
	minimum = 0.00214715 (at node 16)
	maximum = 0.0241197 (at node 0)
Injected flit rate average = 0.0185689
	minimum = 0.00858861 (at node 16)
	maximum = 0.0644145 (at node 15)
Accepted flit rate average= 0.0185689
	minimum = 0.00214715 (at node 16)
	maximum = 0.0322073 (at node 15)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6683 (15 samples)
	minimum = 5 (15 samples)
	maximum = 79 (15 samples)
Network latency average = 10.6171 (15 samples)
	minimum = 5 (15 samples)
	maximum = 77.6 (15 samples)
Flit latency average = 10.2132 (15 samples)
	minimum = 5 (15 samples)
	maximum = 77.6 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.00962773 (15 samples)
	minimum = 0.000410344 (15 samples)
	maximum = 0.0341366 (15 samples)
Accepted packet rate average = 0.00962773 (15 samples)
	minimum = 0.000143143 (15 samples)
	maximum = 0.0251961 (15 samples)
Injected flit rate average = 0.0102932 (15 samples)
	minimum = 0.000572574 (15 samples)
	maximum = 0.0343796 (15 samples)
Accepted flit rate average = 0.0102932 (15 samples)
	minimum = 0.000143143 (15 samples)
	maximum = 0.0259843 (15 samples)
Injected packet size average = 1.06912 (15 samples)
Accepted packet size average = 1.06912 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 33092 (inst/sec)
gpgpu_simulation_rate = 9712 (cycle/sec)
gpgpu_silicon_slowdown = 72075x
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z20needle_cuda_shared_1PiS_iiii'
Destroy streams for kernel 16: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_iiii 
kernel_launch_uid = 16 
gpu_sim_cycle = 14176
gpu_sim_insn = 97072
gpu_ipc =       6.8476
gpu_tot_sim_cycle = 227854
gpu_tot_sim_insn = 825112
gpu_tot_ipc =       3.6212
gpu_tot_issued_cta = 136
gpu_occupancy = 2.2218% 
gpu_tot_occupancy = 2.0988% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.1252
partiton_level_parallism_total  =       0.0598
partiton_level_parallism_util =       1.1961
partiton_level_parallism_util_total  =       1.1451
L2_BW  =       9.3734 GB/Sec
L2_BW_total  =       4.7929 GB/Sec
gpu_total_sim_rate=34379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37400
	L1I_total_cache_misses = 4760
	L1I_total_cache_miss_rate = 0.1273
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 682, Miss = 520, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 657, Miss = 511, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 657, Miss = 511, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 603, Miss = 455, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 549, Miss = 399, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 549, Miss = 399, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 549, Miss = 399, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 576, Miss = 427, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 576, Miss = 427, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 9016
	L1D_total_cache_misses = 6778
	L1D_total_cache_miss_rate = 0.7518
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 952
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0788
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 877
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 32640
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5768
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3248
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 37400

Total_core_cache_fail_stats:
ctas_completed 136, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
4941, 549, 
gpgpu_n_tot_thrd_icount = 2389248
gpgpu_n_tot_w_icount = 74664
gpgpu_n_stall_shd_mem = 61376
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5634
gpgpu_n_mem_write_global = 3248
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 39304
gpgpu_n_store_insn = 34816
gpgpu_n_shmem_insn = 248200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 57120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4256
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:2598898	W0_Scoreboard:1091183	W1:3264	W2:2720	W3:2720	W4:2720	W5:2720	W6:2720	W7:2720	W8:2720	W9:2720	W10:2720	W11:2720	W12:2720	W13:2720	W14:2720	W15:2720	W16:33320	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:74115	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45072 {8:5634,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 259200 {40:1144,72:1136,136:968,}
traffic_breakdown_coretomem[INST_ACC_R] = 37800 {8:4725,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 901440 {40:22536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 58304 {8:7288,}
traffic_breakdown_memtocore[INST_ACC_R] = 756000 {40:18900,}
maxmflatency = 507 
max_icnt2mem_latency = 68 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 168 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 19 
mrq_lat_table:63 	39 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25868 	3986 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4579 	134 	27 	8865 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	17367 	4220 	1063 	5893 	1126 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	190 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 142/14 = 10.142858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       141       312       135       233       135       135       135       135         0       428       356       430       339       393       248
dram[1]:        172       288       173       202       172       135         0       135         0       138       246       501       206       483       172       385
dram[2]:        173       376       135       322       135       235       135       135         0       138       343       426       330       435       250       400
dram[3]:        329       174       203       177       135       172       135         0       136         0       486       248       477       204       384       172
dram[4]:        380       135       323       135       237       135       135       135       136         0       428       363       441       345       407       249
dram[5]:        173       286       177       189       173       135         0       135         0       135       250       507       206       487       174       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300755 n_nop=300723 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001729
n_activity=247 dram_eff=0.2105
bk0: 18a 300671i bk1: 8a 300729i bk2: 0a 300752i bk3: 0a 300753i bk4: 0a 300753i bk5: 0a 300755i bk6: 0a 300755i bk7: 0a 300755i bk8: 0a 300755i bk9: 0a 300755i bk10: 0a 300755i bk11: 0a 300755i bk12: 0a 300755i bk13: 0a 300756i bk14: 0a 300756i bk15: 0a 300758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000173 
total_CMD = 300755 
util_bw = 52 
Wasted_Col = 67 
Wasted_Row = 24 
Idle = 300612 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 300755 
n_nop = 300723 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 26 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000635068
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300755 n_nop=300729 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=164 dram_eff=0.2927
bk0: 16a 300722i bk1: 8a 300732i bk2: 0a 300754i bk3: 0a 300754i bk4: 0a 300754i bk5: 0a 300754i bk6: 0a 300754i bk7: 0a 300754i bk8: 0a 300754i bk9: 0a 300755i bk10: 0a 300755i bk11: 0a 300756i bk12: 0a 300756i bk13: 0a 300756i bk14: 0a 300756i bk15: 0a 300756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 300755 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 300665 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 300755 
n_nop = 300729 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000322522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300755 n_nop=300729 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=164 dram_eff=0.2927
bk0: 16a 300721i bk1: 8a 300731i bk2: 0a 300754i bk3: 0a 300754i bk4: 0a 300754i bk5: 0a 300754i bk6: 0a 300754i bk7: 0a 300754i bk8: 0a 300754i bk9: 0a 300755i bk10: 0a 300755i bk11: 0a 300756i bk12: 0a 300756i bk13: 0a 300756i bk14: 0a 300756i bk15: 0a 300756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 300755 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 300665 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 300755 
n_nop = 300729 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000329172
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300755 n_nop=300729 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=164 dram_eff=0.2927
bk0: 16a 300720i bk1: 8a 300732i bk2: 0a 300754i bk3: 0a 300754i bk4: 0a 300754i bk5: 0a 300754i bk6: 0a 300754i bk7: 0a 300754i bk8: 0a 300754i bk9: 0a 300755i bk10: 0a 300755i bk11: 0a 300756i bk12: 0a 300756i bk13: 0a 300756i bk14: 0a 300756i bk15: 0a 300756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 300755 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 300665 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 300755 
n_nop = 300729 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000319197
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300755 n_nop=300729 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001596
n_activity=164 dram_eff=0.2927
bk0: 16a 300721i bk1: 8a 300731i bk2: 0a 300754i bk3: 0a 300754i bk4: 0a 300754i bk5: 0a 300754i bk6: 0a 300754i bk7: 0a 300754i bk8: 0a 300754i bk9: 0a 300755i bk10: 0a 300755i bk11: 0a 300756i bk12: 0a 300756i bk13: 0a 300756i bk14: 0a 300756i bk15: 0a 300756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 300755 
util_bw = 48 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 300665 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 300755 
n_nop = 300729 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000086 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000325847
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300755 n_nop=300733 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000133
n_activity=143 dram_eff=0.2797
bk0: 12a 300727i bk1: 8a 300731i bk2: 0a 300754i bk3: 0a 300754i bk4: 0a 300754i bk5: 0a 300754i bk6: 0a 300754i bk7: 0a 300754i bk8: 0a 300754i bk9: 0a 300755i bk10: 0a 300755i bk11: 0a 300756i bk12: 0a 300756i bk13: 0a 300756i bk14: 0a 300756i bk15: 0a 300756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000133 
total_CMD = 300755 
util_bw = 40 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 300676 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 300755 
n_nop = 300733 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000066 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000305897

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5122, Miss = 18, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3366, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3441, Miss = 16, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4526, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4412, Miss = 16, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4042, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5572, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2375, Miss = 8, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5120, Miss = 16, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3340, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2930, Miss = 12, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4508, Miss = 8, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 48754
L2_total_cache_misses = 142
L2_total_cache_miss_rate = 0.0029
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18760
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 105
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18900
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=48754
icnt_total_pkts_simt_to_mem=17662
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.1824
	minimum = 5
	maximum = 86
Network latency average = 12.1475
	minimum = 5
	maximum = 86
Slowest packet = 58871
Flit latency average = 11.8769
	minimum = 5
	maximum = 86
Slowest flit = 62639
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0201358
	minimum = 0.00797122 (at node 1)
	maximum = 0.0732223 (at node 23)
Accepted packet rate average = 0.0201358
	minimum = 0.00211625 (at node 16)
	maximum = 0.0441591 (at node 0)
Injected flit rate average = 0.0208464
	minimum = 0.00846501 (at node 16)
	maximum = 0.0732223 (at node 23)
Accepted flit rate average= 0.0208464
	minimum = 0.00211625 (at node 16)
	maximum = 0.0441591 (at node 0)
Injected packet length average = 1.03529
Accepted packet length average = 1.03529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.763 (16 samples)
	minimum = 5 (16 samples)
	maximum = 79.4375 (16 samples)
Network latency average = 10.7128 (16 samples)
	minimum = 5 (16 samples)
	maximum = 78.125 (16 samples)
Flit latency average = 10.3172 (16 samples)
	minimum = 5 (16 samples)
	maximum = 78.125 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.0102845 (16 samples)
	minimum = 0.000882899 (16 samples)
	maximum = 0.0365794 (16 samples)
Accepted packet rate average = 0.0102845 (16 samples)
	minimum = 0.000266463 (16 samples)
	maximum = 0.0263812 (16 samples)
Injected flit rate average = 0.0109528 (16 samples)
	minimum = 0.00106585 (16 samples)
	maximum = 0.0368073 (16 samples)
Accepted flit rate average = 0.0109528 (16 samples)
	minimum = 0.000266463 (16 samples)
	maximum = 0.0271202 (16 samples)
Injected packet size average = 1.06498 (16 samples)
Accepted packet size average = 1.06498 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 34379 (inst/sec)
gpgpu_simulation_rate = 9493 (cycle/sec)
gpgpu_silicon_slowdown = 73738x
Processing bottom-right matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_2PiS_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1388 (a.1.sm_52.ptx:777) @%p16 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b0 (a.1.sm_52.ptx:785) ld.param.u32 %r354, [_Z20needle_cuda_shared_2PiS_iiii_param_2];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1490 (a.1.sm_52.ptx:813) @%p17 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (a.1.sm_52.ptx:827) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14f8 (a.1.sm_52.ptx:829) @%p18 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1550 (a.1.sm_52.ptx:843) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1560 (a.1.sm_52.ptx:845) @%p19 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b8 (a.1.sm_52.ptx:859) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x15c8 (a.1.sm_52.ptx:861) @%p20 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1620 (a.1.sm_52.ptx:875) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1630 (a.1.sm_52.ptx:877) @%p21 bra BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1688 (a.1.sm_52.ptx:891) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1698 (a.1.sm_52.ptx:893) @%p22 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (a.1.sm_52.ptx:907) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1700 (a.1.sm_52.ptx:909) @%p23 bra BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (a.1.sm_52.ptx:923) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1768 (a.1.sm_52.ptx:925) @%p24 bra BB1_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c0 (a.1.sm_52.ptx:939) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x17d0 (a.1.sm_52.ptx:941) @%p25 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (a.1.sm_52.ptx:955) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1838 (a.1.sm_52.ptx:957) @%p26 bra BB1_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1890 (a.1.sm_52.ptx:971) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x18a0 (a.1.sm_52.ptx:973) @%p27 bra BB1_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (a.1.sm_52.ptx:987) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1908 (a.1.sm_52.ptx:989) @%p28 bra BB1_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1960 (a.1.sm_52.ptx:1003) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1970 (a.1.sm_52.ptx:1005) @%p29 bra BB1_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c8 (a.1.sm_52.ptx:1019) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x19d8 (a.1.sm_52.ptx:1021) @%p30 bra BB1_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (a.1.sm_52.ptx:1035) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1a40 (a.1.sm_52.ptx:1037) @%p31 bra BB1_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (a.1.sm_52.ptx:1051) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1aa8 (a.1.sm_52.ptx:1053) @%p32 bra BB1_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (a.1.sm_52.ptx:1067) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1b08 (a.1.sm_52.ptx:1068) @%p31 bra BB1_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (a.1.sm_52.ptx:1082) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1b68 (a.1.sm_52.ptx:1083) @%p30 bra BB1_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc0 (a.1.sm_52.ptx:1097) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1bc8 (a.1.sm_52.ptx:1098) @%p29 bra BB1_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (a.1.sm_52.ptx:1112) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1c28 (a.1.sm_52.ptx:1113) @%p28 bra BB1_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c80 (a.1.sm_52.ptx:1127) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1c88 (a.1.sm_52.ptx:1128) @%p27 bra BB1_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce0 (a.1.sm_52.ptx:1142) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1ce8 (a.1.sm_52.ptx:1143) @%p26 bra BB1_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d40 (a.1.sm_52.ptx:1157) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1d48 (a.1.sm_52.ptx:1158) @%p25 bra BB1_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da0 (a.1.sm_52.ptx:1172) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1da8 (a.1.sm_52.ptx:1173) @%p24 bra BB1_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e00 (a.1.sm_52.ptx:1187) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1e08 (a.1.sm_52.ptx:1188) @%p23 bra BB1_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e60 (a.1.sm_52.ptx:1202) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1e68 (a.1.sm_52.ptx:1203) @%p22 bra BB1_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (a.1.sm_52.ptx:1217) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1ec8 (a.1.sm_52.ptx:1218) @%p21 bra BB1_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f20 (a.1.sm_52.ptx:1232) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1f28 (a.1.sm_52.ptx:1233) @%p20 bra BB1_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (a.1.sm_52.ptx:1247) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1f88 (a.1.sm_52.ptx:1248) @%p19 bra BB1_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe0 (a.1.sm_52.ptx:1262) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1fe8 (a.1.sm_52.ptx:1263) @%p18 bra BB1_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (a.1.sm_52.ptx:1277) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2048 (a.1.sm_52.ptx:1278) @%p17 bra BB1_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a0 (a.1.sm_52.ptx:1292) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_2PiS_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (15,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 17: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 17 
gpu_sim_cycle = 17873
gpu_sim_insn = 91725
gpu_ipc =       5.1320
gpu_tot_sim_cycle = 245727
gpu_tot_sim_insn = 916837
gpu_tot_ipc =       3.7311
gpu_tot_issued_cta = 151
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0969% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 164
partiton_level_parallism =       0.0713
partiton_level_parallism_total  =       0.0606
partiton_level_parallism_util =       1.1751
partiton_level_parallism_util_total  =       1.1476
L2_BW  =       6.2602 GB/Sec
L2_BW_total  =       4.8997 GB/Sec
gpu_total_sim_rate=35262

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 41540
	L1I_total_cache_misses = 5270
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 734, Miss = 555, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 709, Miss = 546, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 709, Miss = 546, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 655, Miss = 490, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 601, Miss = 434, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 601, Miss = 434, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 601, Miss = 434, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 628, Miss = 462, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 628, Miss = 462, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 9796
	L1D_total_cache_misses = 7303
	L1D_total_cache_miss_rate = 0.7455
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1072
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0700
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 997
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36270
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5270
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6293
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3503
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 41540

Total_core_cache_fail_stats:
ctas_completed 151, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
5493, 549, 
gpgpu_n_tot_thrd_icount = 2654208
gpgpu_n_tot_w_icount = 82944
gpgpu_n_stall_shd_mem = 67931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 3503
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 43639
gpgpu_n_store_insn = 38656
gpgpu_n_shmem_insn = 275575
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 63420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4511
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:3003103	W0_Scoreboard:1214118	W1:3624	W2:3020	W3:3020	W4:3020	W5:3020	W6:3020	W7:3020	W8:3020	W9:3020	W10:3020	W11:3020	W12:3020	W13:3020	W14:3020	W15:3020	W16:37040	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:82395	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 290520 {40:1159,72:1166,136:1178,}
traffic_breakdown_coretomem[INST_ACC_R] = 41880 {8:5235,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65624 {8:8203,}
traffic_breakdown_memtocore[INST_ACC_R] = 837600 {40:20940,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 169 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 19 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28243 	4566 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5060 	156 	34 	9547 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19365 	4232 	1094 	6807 	1126 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	202 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       141       312       135       233       135       135       135       135         0       428       356       430       339       393       248
dram[1]:        358       288       331       202       235       135         0       135         0       138       355       501       411       483       386       385
dram[2]:        173       376       135       322       135       235       135       135         0       138       343       426       330       435       250       400
dram[3]:        329       368       203       344       135       265       135         0       136         0       486       341       477       405       384       388
dram[4]:        380       135       323       135       237       135       141       135       142         0       428       363       441       345       407       249
dram[5]:        373       286       352       189       256       135         0       135         0       135       349       507       414       487       405       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324347 n_nop=324291 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003083
n_activity=373 dram_eff=0.2681
bk0: 26a 324252i bk1: 24a 324298i bk2: 0a 324344i bk3: 0a 324345i bk4: 0a 324345i bk5: 0a 324347i bk6: 0a 324347i bk7: 0a 324347i bk8: 0a 324347i bk9: 0a 324347i bk10: 0a 324347i bk11: 0a 324347i bk12: 0a 324347i bk13: 0a 324348i bk14: 0a 324348i bk15: 0a 324350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000308 
total_CMD = 324347 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 324138 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324347 
n_nop = 324291 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000154 
Either_Row_CoL_Bus_Util = 0.000173 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000669037
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324347 n_nop=324297 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000296
n_activity=290 dram_eff=0.331
bk0: 24a 324304i bk1: 24a 324302i bk2: 0a 324346i bk3: 0a 324346i bk4: 0a 324346i bk5: 0a 324346i bk6: 0a 324346i bk7: 0a 324346i bk8: 0a 324346i bk9: 0a 324347i bk10: 0a 324347i bk11: 0a 324348i bk12: 0a 324348i bk13: 0a 324348i bk14: 0a 324348i bk15: 0a 324348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 324347 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 324191 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324347 
n_nop = 324297 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00037614
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324347 n_nop=324297 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000296
n_activity=290 dram_eff=0.331
bk0: 24a 324302i bk1: 24a 324301i bk2: 0a 324346i bk3: 0a 324346i bk4: 0a 324346i bk5: 0a 324346i bk6: 0a 324346i bk7: 0a 324346i bk8: 0a 324346i bk9: 0a 324347i bk10: 0a 324347i bk11: 0a 324348i bk12: 0a 324348i bk13: 0a 324348i bk14: 0a 324348i bk15: 0a 324348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 324347 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 324191 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324347 
n_nop = 324297 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000391556
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324347 n_nop=324297 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000296
n_activity=290 dram_eff=0.331
bk0: 24a 324301i bk1: 24a 324300i bk2: 0a 324346i bk3: 0a 324346i bk4: 0a 324346i bk5: 0a 324346i bk6: 0a 324346i bk7: 0a 324346i bk8: 0a 324346i bk9: 0a 324347i bk10: 0a 324347i bk11: 0a 324348i bk12: 0a 324348i bk13: 0a 324348i bk14: 0a 324348i bk15: 0a 324348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 324347 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 324191 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324347 
n_nop = 324297 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000148 
Either_Row_CoL_Bus_Util = 0.000154 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00037614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324347 n_nop=324301 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002713
n_activity=269 dram_eff=0.3271
bk0: 24a 324301i bk1: 20a 324306i bk2: 0a 324346i bk3: 0a 324346i bk4: 0a 324346i bk5: 0a 324346i bk6: 0a 324346i bk7: 0a 324346i bk8: 0a 324346i bk9: 0a 324347i bk10: 0a 324347i bk11: 0a 324348i bk12: 0a 324348i bk13: 0a 324348i bk14: 0a 324348i bk15: 0a 324348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000271 
total_CMD = 324347 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 324202 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324347 
n_nop = 324301 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000136 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369974
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=324347 n_nop=324305 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002466
n_activity=248 dram_eff=0.3226
bk0: 24a 324301i bk1: 16a 324312i bk2: 0a 324346i bk3: 0a 324346i bk4: 0a 324346i bk5: 0a 324346i bk6: 0a 324346i bk7: 0a 324346i bk8: 0a 324346i bk9: 0a 324347i bk10: 0a 324347i bk11: 0a 324348i bk12: 0a 324348i bk13: 0a 324348i bk14: 0a 324348i bk15: 0a 324348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000247 
total_CMD = 324347 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 324213 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 324347 
n_nop = 324305 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000123 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000351475

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5582, Miss = 26, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 3606, Miss = 24, Miss_rate = 0.007, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 4206, Miss = 24, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 4766, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 4532, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 4622, Miss = 24, Miss_rate = 0.005, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 5692, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 3260, Miss = 24, Miss_rate = 0.007, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 5580, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 3520, Miss = 20, Miss_rate = 0.006, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 3755, Miss = 24, Miss_rate = 0.006, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 4628, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 53749
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0052
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20259
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8203
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=53749
icnt_total_pkts_simt_to_mem=19597
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3064
	minimum = 5
	maximum = 56
Network latency average = 10.3064
	minimum = 5
	maximum = 56
Slowest packet = 65307
Flit latency average = 9.79091
	minimum = 5
	maximum = 56
Slowest flit = 69347
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0129929
	minimum = 0.00475578 (at node 0)
	maximum = 0.049516 (at node 22)
Accepted packet rate average = 0.0129929
	minimum = 0.00167851 (at node 19)
	maximum = 0.0186315 (at node 0)
Injected flit rate average = 0.0143606
	minimum = 0.00671404 (at node 19)
	maximum = 0.049516 (at node 22)
Accepted flit rate average= 0.0143606
	minimum = 0.00167851 (at node 19)
	maximum = 0.0251776 (at node 22)
Injected packet length average = 1.10526
Accepted packet length average = 1.10526
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7361 (17 samples)
	minimum = 5 (17 samples)
	maximum = 78.0588 (17 samples)
Network latency average = 10.6889 (17 samples)
	minimum = 5 (17 samples)
	maximum = 76.8235 (17 samples)
Flit latency average = 10.2863 (17 samples)
	minimum = 5 (17 samples)
	maximum = 76.8235 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.0104438 (17 samples)
	minimum = 0.00111072 (17 samples)
	maximum = 0.0373404 (17 samples)
Accepted packet rate average = 0.0104438 (17 samples)
	minimum = 0.000349524 (17 samples)
	maximum = 0.0259254 (17 samples)
Injected flit rate average = 0.0111533 (17 samples)
	minimum = 0.0013981 (17 samples)
	maximum = 0.0375549 (17 samples)
Accepted flit rate average = 0.0111533 (17 samples)
	minimum = 0.000349524 (17 samples)
	maximum = 0.0270059 (17 samples)
Injected packet size average = 1.06793 (17 samples)
Accepted packet size average = 1.06793 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 35262 (inst/sec)
gpgpu_simulation_rate = 9451 (cycle/sec)
gpgpu_silicon_slowdown = 74066x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (14,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 18: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 18 
gpu_sim_cycle = 14512
gpu_sim_insn = 85610
gpu_ipc =       5.8993
gpu_tot_sim_cycle = 260239
gpu_tot_sim_insn = 1002447
gpu_tot_ipc =       3.8520
gpu_tot_issued_cta = 165
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0957% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 242
partiton_level_parallism =       0.1090
partiton_level_parallism_total  =       0.0633
partiton_level_parallism_util =       1.1564
partiton_level_parallism_util_total  =       1.1484
L2_BW  =       8.1901 GB/Sec
L2_BW_total  =       5.0831 GB/Sec
gpu_total_sim_rate=35801

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 45404
	L1I_total_cache_misses = 5760
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 734, Miss = 555, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 788, Miss = 609, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 788, Miss = 609, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 734, Miss = 553, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 680, Miss = 497, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 680, Miss = 497, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 680, Miss = 497, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 707, Miss = 525, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 707, Miss = 525, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10902
	L1D_total_cache_misses = 8185
	L1D_total_cache_miss_rate = 0.7508
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1184
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0633
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1109
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 39644
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6979
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3923
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 45404

Total_core_cache_fail_stats:
ctas_completed 165, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
5493, 549, 
gpgpu_n_tot_thrd_icount = 2901504
gpgpu_n_tot_w_icount = 90672
gpgpu_n_stall_shd_mem = 74427
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6816
gpgpu_n_mem_write_global = 3923
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47685
gpgpu_n_store_insn = 42240
gpgpu_n_shmem_insn = 301125
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 69300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:3279121	W0_Scoreboard:1332510	W1:3960	W2:3300	W3:3300	W4:3300	W5:3300	W6:3300	W7:3300	W8:3300	W9:3300	W10:3300	W11:3300	W12:3300	W13:3300	W14:3300	W15:3300	W16:40512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:90123	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54528 {8:6816,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 314936 {40:1369,72:1362,136:1192,}
traffic_breakdown_coretomem[INST_ACC_R] = 45800 {8:5725,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1090560 {40:27264,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 70888 {8:8861,}
traffic_breakdown_memtocore[INST_ACC_R] = 916000 {40:22900,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 170 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30984 	5171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5533 	168 	39 	10637 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21818 	4251 	1189 	7008 	1704 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	215 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       141       312       135       233       135       135       135       135         0       428       356       430       339       393       248
dram[1]:        460       288       388       202       297       135         0       135         0       138       355       501       411       483       486       385
dram[2]:        173       376       135       322       135       235       135       135         0       138       343       426       330       435       250       400
dram[3]:        329       457       203       387       135       326       135         0       136         0       486       341       477       405       384       480
dram[4]:        380       135       323       135       237       135       141       135       142         0       428       363       441       345       407       249
dram[5]:        443       286       402       189       331       135         0       135         0       135       349       507       414       487       453       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343502 n_nop=343446 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002911
n_activity=373 dram_eff=0.2681
bk0: 26a 343407i bk1: 24a 343453i bk2: 0a 343499i bk3: 0a 343500i bk4: 0a 343500i bk5: 0a 343502i bk6: 0a 343502i bk7: 0a 343502i bk8: 0a 343502i bk9: 0a 343502i bk10: 0a 343502i bk11: 0a 343502i bk12: 0a 343502i bk13: 0a 343503i bk14: 0a 343503i bk15: 0a 343505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000291 
total_CMD = 343502 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 343293 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 343502 
n_nop = 343446 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000631729
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343502 n_nop=343452 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002795
n_activity=290 dram_eff=0.331
bk0: 24a 343459i bk1: 24a 343457i bk2: 0a 343501i bk3: 0a 343501i bk4: 0a 343501i bk5: 0a 343501i bk6: 0a 343501i bk7: 0a 343501i bk8: 0a 343501i bk9: 0a 343502i bk10: 0a 343502i bk11: 0a 343503i bk12: 0a 343503i bk13: 0a 343503i bk14: 0a 343503i bk15: 0a 343503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 343502 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 343346 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 343502 
n_nop = 343452 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000355165
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343502 n_nop=343452 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002795
n_activity=290 dram_eff=0.331
bk0: 24a 343457i bk1: 24a 343456i bk2: 0a 343501i bk3: 0a 343501i bk4: 0a 343501i bk5: 0a 343501i bk6: 0a 343501i bk7: 0a 343501i bk8: 0a 343501i bk9: 0a 343502i bk10: 0a 343502i bk11: 0a 343503i bk12: 0a 343503i bk13: 0a 343503i bk14: 0a 343503i bk15: 0a 343503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 343502 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 343346 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 343502 
n_nop = 343452 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000369721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343502 n_nop=343452 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002795
n_activity=290 dram_eff=0.331
bk0: 24a 343456i bk1: 24a 343455i bk2: 0a 343501i bk3: 0a 343501i bk4: 0a 343501i bk5: 0a 343501i bk6: 0a 343501i bk7: 0a 343501i bk8: 0a 343501i bk9: 0a 343502i bk10: 0a 343502i bk11: 0a 343503i bk12: 0a 343503i bk13: 0a 343503i bk14: 0a 343503i bk15: 0a 343503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 343502 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 343346 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 343502 
n_nop = 343452 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000146 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000355165
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343502 n_nop=343456 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002562
n_activity=269 dram_eff=0.3271
bk0: 24a 343456i bk1: 20a 343461i bk2: 0a 343501i bk3: 0a 343501i bk4: 0a 343501i bk5: 0a 343501i bk6: 0a 343501i bk7: 0a 343501i bk8: 0a 343501i bk9: 0a 343502i bk10: 0a 343502i bk11: 0a 343503i bk12: 0a 343503i bk13: 0a 343503i bk14: 0a 343503i bk15: 0a 343503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000256 
total_CMD = 343502 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 343357 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 343502 
n_nop = 343456 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000349343
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343502 n_nop=343460 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002329
n_activity=248 dram_eff=0.3226
bk0: 24a 343456i bk1: 16a 343467i bk2: 0a 343501i bk3: 0a 343501i bk4: 0a 343501i bk5: 0a 343501i bk6: 0a 343501i bk7: 0a 343501i bk8: 0a 343501i bk9: 0a 343502i bk10: 0a 343502i bk11: 0a 343503i bk12: 0a 343503i bk13: 0a 343503i bk14: 0a 343503i bk15: 0a 343503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000233 
total_CMD = 343502 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 343368 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 343502 
n_nop = 343460 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000116 
Either_Row_CoL_Bus_Util = 0.000122 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000331876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6250, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 3830, Miss = 24, Miss_rate = 0.006, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 4871, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 4990, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 4644, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 5410, Miss = 24, Miss_rate = 0.004, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 5804, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 4037, Miss = 24, Miss_rate = 0.006, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 6252, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 3688, Miss = 20, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 4539, Miss = 24, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 4740, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 59055
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0047
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8861
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22219
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27264
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8861
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22900
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=59055
icnt_total_pkts_simt_to_mem=21417
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.6105
	minimum = 5
	maximum = 122
Network latency average = 13.171
	minimum = 5
	maximum = 110
Slowest packet = 72078
Flit latency average = 12.8696
	minimum = 5
	maximum = 110
Slowest flit = 77027
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0175793
	minimum = 0 (at node 0)
	maximum = 0.0542999 (at node 20)
Accepted packet rate average = 0.0175793
	minimum = 0 (at node 0)
	maximum = 0.0261163 (at node 1)
Injected flit rate average = 0.0181867
	minimum = 0 (at node 0)
	maximum = 0.0542999 (at node 20)
Accepted flit rate average= 0.0181867
	minimum = 0 (at node 0)
	maximum = 0.0261163 (at node 1)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8958 (18 samples)
	minimum = 5 (18 samples)
	maximum = 80.5 (18 samples)
Network latency average = 10.8268 (18 samples)
	minimum = 5 (18 samples)
	maximum = 78.6667 (18 samples)
Flit latency average = 10.4298 (18 samples)
	minimum = 5 (18 samples)
	maximum = 78.6667 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.0108402 (18 samples)
	minimum = 0.00104901 (18 samples)
	maximum = 0.0382826 (18 samples)
Accepted packet rate average = 0.0108402 (18 samples)
	minimum = 0.000330106 (18 samples)
	maximum = 0.025936 (18 samples)
Injected flit rate average = 0.011544 (18 samples)
	minimum = 0.00132043 (18 samples)
	maximum = 0.0384852 (18 samples)
Accepted flit rate average = 0.011544 (18 samples)
	minimum = 0.000330106 (18 samples)
	maximum = 0.0269565 (18 samples)
Injected packet size average = 1.06493 (18 samples)
Accepted packet size average = 1.06493 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 35801 (inst/sec)
gpgpu_simulation_rate = 9294 (cycle/sec)
gpgpu_silicon_slowdown = 75317x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (13,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 19: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 19 
gpu_sim_cycle = 14260
gpu_sim_insn = 79495
gpu_ipc =       5.5747
gpu_tot_sim_cycle = 274499
gpu_tot_sim_insn = 1081942
gpu_tot_ipc =       3.9415
gpu_tot_issued_cta = 178
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0948% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 248
partiton_level_parallism =       0.0784
partiton_level_parallism_total  =       0.0641
partiton_level_parallism_util =       1.1502
partiton_level_parallism_util_total  =       1.1486
L2_BW  =       6.8818 GB/Sec
L2_BW_total  =       5.1766 GB/Sec
gpu_total_sim_rate=36064

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48992
	L1I_total_cache_misses = 6215
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 786, Miss = 590, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 840, Miss = 644, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 840, Miss = 644, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 707, Miss = 525, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 707, Miss = 525, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 11578
	L1D_total_cache_misses = 8640
	L1D_total_cache_miss_rate = 0.7462
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1288
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7258
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1213
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 42777
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6215
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7434
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4144
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 48992

Total_core_cache_fail_stats:
ctas_completed 178, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
6045, 549, 
gpgpu_n_tot_thrd_icount = 3131136
gpgpu_n_tot_w_icount = 97848
gpgpu_n_stall_shd_mem = 80108
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7258
gpgpu_n_mem_write_global = 4144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 51442
gpgpu_n_store_insn = 45568
gpgpu_n_shmem_insn = 324850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 74760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5348
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:3532431	W0_Scoreboard:1439494	W1:4272	W2:3560	W3:3560	W4:3560	W5:3560	W6:3560	W7:3560	W8:3560	W9:3560	W10:3560	W11:3560	W12:3560	W13:3560	W14:3560	W15:3560	W16:43736	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:97299	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58064 {8:7258,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 342080 {40:1382,72:1388,136:1374,}
traffic_breakdown_coretomem[INST_ACC_R] = 49440 {8:6180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1161280 {40:29032,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 77232 {8:9654,}
traffic_breakdown_memtocore[INST_ACC_R] = 988800 {40:24720,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 171 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32992 	5724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5972 	180 	43 	11300 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23447 	4366 	1216 	7099 	2403 	185 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	226 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       172       312       172       233       172       135       135       135         0       428       356       430       339       393       248
dram[1]:        460       288       388       202       297       135       135       135       135       138       355       501       445       483       486       385
dram[2]:        173       376       172       322       172       235       135       135         0       138       343       426       330       435       250       400
dram[3]:        329       457       203       387       135       326       135       135       136       135       486       341       477       440       384       480
dram[4]:        380       172       323       172       237       172       141       135       142         0       428       363       441       345       407       249
dram[5]:        443       286       402       189       331       135       135       135       135       135       349       507       416       487       453       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362324 n_nop=362268 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000276
n_activity=373 dram_eff=0.2681
bk0: 26a 362229i bk1: 24a 362275i bk2: 0a 362321i bk3: 0a 362322i bk4: 0a 362322i bk5: 0a 362324i bk6: 0a 362324i bk7: 0a 362324i bk8: 0a 362324i bk9: 0a 362324i bk10: 0a 362324i bk11: 0a 362324i bk12: 0a 362324i bk13: 0a 362325i bk14: 0a 362325i bk15: 0a 362327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000276 
total_CMD = 362324 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 362115 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362324 
n_nop = 362268 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000598911
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362324 n_nop=362274 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000265
n_activity=290 dram_eff=0.331
bk0: 24a 362281i bk1: 24a 362279i bk2: 0a 362323i bk3: 0a 362323i bk4: 0a 362323i bk5: 0a 362323i bk6: 0a 362323i bk7: 0a 362323i bk8: 0a 362323i bk9: 0a 362324i bk10: 0a 362324i bk11: 0a 362325i bk12: 0a 362325i bk13: 0a 362325i bk14: 0a 362325i bk15: 0a 362325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 362324 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 362168 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362324 
n_nop = 362274 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000336715
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362324 n_nop=362274 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000265
n_activity=290 dram_eff=0.331
bk0: 24a 362279i bk1: 24a 362278i bk2: 0a 362323i bk3: 0a 362323i bk4: 0a 362323i bk5: 0a 362323i bk6: 0a 362323i bk7: 0a 362323i bk8: 0a 362323i bk9: 0a 362324i bk10: 0a 362324i bk11: 0a 362325i bk12: 0a 362325i bk13: 0a 362325i bk14: 0a 362325i bk15: 0a 362325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 362324 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 362168 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362324 
n_nop = 362274 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000350515
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362324 n_nop=362274 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000265
n_activity=290 dram_eff=0.331
bk0: 24a 362278i bk1: 24a 362277i bk2: 0a 362323i bk3: 0a 362323i bk4: 0a 362323i bk5: 0a 362323i bk6: 0a 362323i bk7: 0a 362323i bk8: 0a 362323i bk9: 0a 362324i bk10: 0a 362324i bk11: 0a 362325i bk12: 0a 362325i bk13: 0a 362325i bk14: 0a 362325i bk15: 0a 362325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000265 
total_CMD = 362324 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 362168 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362324 
n_nop = 362274 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000132 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000336715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362324 n_nop=362278 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002429
n_activity=269 dram_eff=0.3271
bk0: 24a 362278i bk1: 20a 362283i bk2: 0a 362323i bk3: 0a 362323i bk4: 0a 362323i bk5: 0a 362323i bk6: 0a 362323i bk7: 0a 362323i bk8: 0a 362323i bk9: 0a 362324i bk10: 0a 362324i bk11: 0a 362325i bk12: 0a 362325i bk13: 0a 362325i bk14: 0a 362325i bk15: 0a 362325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000243 
total_CMD = 362324 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 362179 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362324 
n_nop = 362278 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000331195
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362324 n_nop=362282 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002208
n_activity=248 dram_eff=0.3226
bk0: 24a 362278i bk1: 16a 362289i bk2: 0a 362323i bk3: 0a 362323i bk4: 0a 362323i bk5: 0a 362323i bk6: 0a 362323i bk7: 0a 362323i bk8: 0a 362323i bk9: 0a 362324i bk10: 0a 362324i bk11: 0a 362325i bk12: 0a 362325i bk13: 0a 362325i bk14: 0a 362325i bk15: 0a 362325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000221 
total_CMD = 362324 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 362190 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 362324 
n_nop = 362282 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000314636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6630, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 4042, Miss = 24, Miss_rate = 0.006, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 5543, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5198, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 4752, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 5898, Miss = 24, Miss_rate = 0.004, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 5908, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 4823, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 6632, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 3849, Miss = 20, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 5317, Miss = 24, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 4844, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 63436
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0044
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9654
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24039
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29032
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9654
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24720
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=63436
icnt_total_pkts_simt_to_mem=23107
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.202
	minimum = 5
	maximum = 121
Network latency average = 14.8305
	minimum = 5
	maximum = 112
Slowest packet = 77674
Flit latency average = 13.8666
	minimum = 5
	maximum = 112
Slowest flit = 83073
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0142824
	minimum = 0 (at node 13)
	maximum = 0.0551192 (at node 22)
Accepted packet rate average = 0.0142824
	minimum = 0 (at node 13)
	maximum = 0.0236325 (at node 0)
Injected flit rate average = 0.015768
	minimum = 0 (at node 13)
	maximum = 0.0551192 (at node 22)
Accepted flit rate average= 0.015768
	minimum = 0 (at node 13)
	maximum = 0.0275596 (at node 22)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1224 (19 samples)
	minimum = 5 (19 samples)
	maximum = 82.6316 (19 samples)
Network latency average = 11.0375 (19 samples)
	minimum = 5 (19 samples)
	maximum = 80.4211 (19 samples)
Flit latency average = 10.6107 (19 samples)
	minimum = 5 (19 samples)
	maximum = 80.4211 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.0110214 (19 samples)
	minimum = 0.000993798 (19 samples)
	maximum = 0.0391687 (19 samples)
Accepted packet rate average = 0.0110214 (19 samples)
	minimum = 0.000312732 (19 samples)
	maximum = 0.0258147 (19 samples)
Injected flit rate average = 0.0117663 (19 samples)
	minimum = 0.00125093 (19 samples)
	maximum = 0.0393606 (19 samples)
Accepted flit rate average = 0.0117663 (19 samples)
	minimum = 0.000312732 (19 samples)
	maximum = 0.0269882 (19 samples)
Injected packet size average = 1.06759 (19 samples)
Accepted packet size average = 1.06759 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 36064 (inst/sec)
gpgpu_simulation_rate = 9149 (cycle/sec)
gpgpu_silicon_slowdown = 76511x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (12,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 20: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 20 
gpu_sim_cycle = 14512
gpu_sim_insn = 73380
gpu_ipc =       5.0565
gpu_tot_sim_cycle = 289011
gpu_tot_sim_insn = 1155322
gpu_tot_ipc =       3.9975
gpu_tot_issued_cta = 190
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0941% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 409
partiton_level_parallism =       0.0934
partiton_level_parallism_total  =       0.0656
partiton_level_parallism_util =       1.1395
partiton_level_parallism_util_total  =       1.1479
L2_BW  =       7.0201 GB/Sec
L2_BW_total  =       5.2691 GB/Sec
gpu_total_sim_rate=36103

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 52304
	L1I_total_cache_misses = 6635
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 865, Miss = 653, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 919, Miss = 707, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 919, Miss = 707, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 732, Miss = 532, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 786, Miss = 588, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12526
	L1D_total_cache_misses = 9396
	L1D_total_cache_miss_rate = 0.7501
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1384
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0542
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1309
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 45669
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8022
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 52304

Total_core_cache_fail_stats:
ctas_completed 190, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
6597, 549, 
gpgpu_n_tot_thrd_icount = 3343104
gpgpu_n_tot_w_icount = 104472
gpgpu_n_stall_shd_mem = 85676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7834
gpgpu_n_mem_write_global = 4504
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 54910
gpgpu_n_store_insn = 48640
gpgpu_n_shmem_insn = 346750
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 79800
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5876
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:3768959	W0_Scoreboard:1541020	W1:4560	W2:3800	W3:3800	W4:3800	W5:3800	W6:3800	W7:3800	W8:3800	W9:3800	W10:3800	W11:3800	W12:3800	W13:3800	W14:3800	W15:3800	W16:46712	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:103923	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 62672 {8:7834,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 363008 {40:1562,72:1556,136:1386,}
traffic_breakdown_coretomem[INST_ACC_R] = 52800 {8:6600,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1253440 {40:31336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81744 {8:10218,}
traffic_breakdown_memtocore[INST_ACC_R] = 1056000 {40:26400,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 171 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35408 	6176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6376 	193 	46 	12236 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24496 	5473 	1278 	7283 	2684 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	239 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       172       312       172       233       172       135       135       135         0       428       356       430       339       393       248
dram[1]:        460       288       388       202       297       135       135       135       135       138       355       501       501       483       487       385
dram[2]:        173       376       172       322       172       235       135       135         0       138       343       426       330       435       250       400
dram[3]:        329       457       203       387       135       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       172       323       172       237       172       141       135       142         0       428       363       441       345       407       249
dram[5]:        479       286       402       189       331       135       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381479 n_nop=381423 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002621
n_activity=373 dram_eff=0.2681
bk0: 26a 381384i bk1: 24a 381430i bk2: 0a 381476i bk3: 0a 381477i bk4: 0a 381477i bk5: 0a 381479i bk6: 0a 381479i bk7: 0a 381479i bk8: 0a 381479i bk9: 0a 381479i bk10: 0a 381479i bk11: 0a 381479i bk12: 0a 381479i bk13: 0a 381480i bk14: 0a 381480i bk15: 0a 381482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000262 
total_CMD = 381479 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 381270 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 381479 
n_nop = 381423 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000568839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381479 n_nop=381429 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002517
n_activity=290 dram_eff=0.331
bk0: 24a 381436i bk1: 24a 381434i bk2: 0a 381478i bk3: 0a 381478i bk4: 0a 381478i bk5: 0a 381478i bk6: 0a 381478i bk7: 0a 381478i bk8: 0a 381478i bk9: 0a 381479i bk10: 0a 381479i bk11: 0a 381480i bk12: 0a 381480i bk13: 0a 381480i bk14: 0a 381480i bk15: 0a 381480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000252 
total_CMD = 381479 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 381323 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 381479 
n_nop = 381429 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000319808
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381479 n_nop=381429 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002517
n_activity=290 dram_eff=0.331
bk0: 24a 381434i bk1: 24a 381433i bk2: 0a 381478i bk3: 0a 381478i bk4: 0a 381478i bk5: 0a 381478i bk6: 0a 381478i bk7: 0a 381478i bk8: 0a 381478i bk9: 0a 381479i bk10: 0a 381479i bk11: 0a 381480i bk12: 0a 381480i bk13: 0a 381480i bk14: 0a 381480i bk15: 0a 381480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000252 
total_CMD = 381479 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 381323 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 381479 
n_nop = 381429 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000332915
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381479 n_nop=381429 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002517
n_activity=290 dram_eff=0.331
bk0: 24a 381433i bk1: 24a 381432i bk2: 0a 381478i bk3: 0a 381478i bk4: 0a 381478i bk5: 0a 381478i bk6: 0a 381478i bk7: 0a 381478i bk8: 0a 381478i bk9: 0a 381479i bk10: 0a 381479i bk11: 0a 381480i bk12: 0a 381480i bk13: 0a 381480i bk14: 0a 381480i bk15: 0a 381480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000252 
total_CMD = 381479 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 381323 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 381479 
n_nop = 381429 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000126 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000319808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381479 n_nop=381433 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002307
n_activity=269 dram_eff=0.3271
bk0: 24a 381433i bk1: 20a 381438i bk2: 0a 381478i bk3: 0a 381478i bk4: 0a 381478i bk5: 0a 381478i bk6: 0a 381478i bk7: 0a 381478i bk8: 0a 381478i bk9: 0a 381479i bk10: 0a 381479i bk11: 0a 381480i bk12: 0a 381480i bk13: 0a 381480i bk14: 0a 381480i bk15: 0a 381480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000231 
total_CMD = 381479 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 381334 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 381479 
n_nop = 381433 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000121 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000314565
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=381479 n_nop=381437 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002097
n_activity=248 dram_eff=0.3226
bk0: 24a 381433i bk1: 16a 381444i bk2: 0a 381478i bk3: 0a 381478i bk4: 0a 381478i bk5: 0a 381478i bk6: 0a 381478i bk7: 0a 381478i bk8: 0a 381478i bk9: 0a 381479i bk10: 0a 381479i bk11: 0a 381480i bk12: 0a 381480i bk13: 0a 381480i bk14: 0a 381480i bk15: 0a 381480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 381479 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 381345 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 381479 
n_nop = 381437 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000298837

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6950, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 4374, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 6231, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5390, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 4988, Miss = 24, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 6314, Miss = 24, Miss_rate = 0.004, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 6004, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 5607, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 6952, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 4133, Miss = 20, Miss_rate = 0.005, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 6101, Miss = 24, Miss_rate = 0.004, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 4940, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 67984
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0041
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10218
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 25719
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31336
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10218
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 26400
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=67984
icnt_total_pkts_simt_to_mem=24667
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.8874
	minimum = 5
	maximum = 161
Network latency average = 15.2627
	minimum = 5
	maximum = 146
Slowest packet = 83953
Flit latency average = 14.8872
	minimum = 5
	maximum = 146
Slowest flit = 89640
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.015068
	minimum = 0 (at node 10)
	maximum = 0.0540243 (at node 22)
Accepted packet rate average = 0.015068
	minimum = 0 (at node 10)
	maximum = 0.0261163 (at node 0)
Injected flit rate average = 0.0155886
	minimum = 0 (at node 10)
	maximum = 0.0540243 (at node 22)
Accepted flit rate average= 0.0155886
	minimum = 0 (at node 10)
	maximum = 0.0261163 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3607 (20 samples)
	minimum = 5 (20 samples)
	maximum = 86.55 (20 samples)
Network latency average = 11.2488 (20 samples)
	minimum = 5 (20 samples)
	maximum = 83.7 (20 samples)
Flit latency average = 10.8245 (20 samples)
	minimum = 5 (20 samples)
	maximum = 83.7 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.0112237 (20 samples)
	minimum = 0.000944108 (20 samples)
	maximum = 0.0399115 (20 samples)
Accepted packet rate average = 0.0112237 (20 samples)
	minimum = 0.000297096 (20 samples)
	maximum = 0.0258298 (20 samples)
Injected flit rate average = 0.0119575 (20 samples)
	minimum = 0.00118838 (20 samples)
	maximum = 0.0400938 (20 samples)
Accepted flit rate average = 0.0119575 (20 samples)
	minimum = 0.000297096 (20 samples)
	maximum = 0.0269447 (20 samples)
Injected packet size average = 1.06537 (20 samples)
Accepted packet size average = 1.06537 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 36103 (inst/sec)
gpgpu_simulation_rate = 9031 (cycle/sec)
gpgpu_silicon_slowdown = 77510x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (11,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 21: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 21 
gpu_sim_cycle = 14164
gpu_sim_insn = 67265
gpu_ipc =       4.7490
gpu_tot_sim_cycle = 303175
gpu_tot_sim_insn = 1222587
gpu_tot_ipc =       4.0326
gpu_tot_issued_cta = 201
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0935% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 409
partiton_level_parallism =       0.0668
partiton_level_parallism_total  =       0.0656
partiton_level_parallism_util =       1.1551
partiton_level_parallism_util_total  =       1.1482
L2_BW  =       5.8625 GB/Sec
L2_BW_total  =       5.2969 GB/Sec
gpu_total_sim_rate=35958

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 55340
	L1I_total_cache_misses = 7020
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 917, Miss = 688, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 971, Miss = 742, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 971, Miss = 742, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 865, Miss = 651, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 784, Miss = 567, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 784, Miss = 567, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 784, Miss = 567, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 838, Miss = 623, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 838, Miss = 623, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 13098
	L1D_total_cache_misses = 9781
	L1D_total_cache_miss_rate = 0.7468
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1472
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0510
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1573
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 48320
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7020
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8407
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4691
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55340

Total_core_cache_fail_stats:
ctas_completed 201, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
7149, 549, 
gpgpu_n_tot_thrd_icount = 3537408
gpgpu_n_tot_w_icount = 110544
gpgpu_n_stall_shd_mem = 90483
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 4691
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 58089
gpgpu_n_store_insn = 51456
gpgpu_n_shmem_insn = 366825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 84420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:3982544	W0_Scoreboard:1630995	W1:4824	W2:4020	W3:4020	W4:4020	W5:4020	W6:4020	W7:4020	W8:4020	W9:4020	W10:4020	W11:4020	W12:4020	W13:4020	W14:4020	W15:4020	W16:49440	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:109995	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 385976 {40:1573,72:1578,136:1540,}
traffic_breakdown_coretomem[INST_ACC_R] = 55880 {8:6985,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1313280 {40:32832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 87112 {8:10889,}
traffic_breakdown_memtocore[INST_ACC_R] = 1117600 {40:27940,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 171 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 21 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37222 	6529 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6749 	203 	48 	12797 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25962 	5492 	1357 	7857 	2713 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	250 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       324       312       283       233       215       135       135       135         0       428       356       430       339       393       368
dram[1]:        460       288       388       202       297       135       135       135       135       138       355       501       501       483       487       385
dram[2]:        316       376       271       322       207       235       135       135         0       138       343       426       330       435       366       400
dram[3]:        329       457       203       387       135       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       323       323       279       237       207       141       135       142         0       428       363       441       345       407       359
dram[5]:        479       286       402       189       331       135       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400175 n_nop=400119 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002499
n_activity=373 dram_eff=0.2681
bk0: 26a 400080i bk1: 24a 400126i bk2: 0a 400172i bk3: 0a 400173i bk4: 0a 400173i bk5: 0a 400175i bk6: 0a 400175i bk7: 0a 400175i bk8: 0a 400175i bk9: 0a 400175i bk10: 0a 400175i bk11: 0a 400175i bk12: 0a 400175i bk13: 0a 400176i bk14: 0a 400176i bk15: 0a 400178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000250 
total_CMD = 400175 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 399966 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400175 
n_nop = 400119 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000125 
Either_Row_CoL_Bus_Util = 0.000140 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000542263
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400175 n_nop=400125 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002399
n_activity=290 dram_eff=0.331
bk0: 24a 400132i bk1: 24a 400130i bk2: 0a 400174i bk3: 0a 400174i bk4: 0a 400174i bk5: 0a 400174i bk6: 0a 400174i bk7: 0a 400174i bk8: 0a 400174i bk9: 0a 400175i bk10: 0a 400175i bk11: 0a 400176i bk12: 0a 400176i bk13: 0a 400176i bk14: 0a 400176i bk15: 0a 400176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000240 
total_CMD = 400175 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 400019 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400175 
n_nop = 400125 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000304867
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400175 n_nop=400125 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002399
n_activity=290 dram_eff=0.331
bk0: 24a 400130i bk1: 24a 400129i bk2: 0a 400174i bk3: 0a 400174i bk4: 0a 400174i bk5: 0a 400174i bk6: 0a 400174i bk7: 0a 400174i bk8: 0a 400174i bk9: 0a 400175i bk10: 0a 400175i bk11: 0a 400176i bk12: 0a 400176i bk13: 0a 400176i bk14: 0a 400176i bk15: 0a 400176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000240 
total_CMD = 400175 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 400019 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400175 
n_nop = 400125 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000317361
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400175 n_nop=400125 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002399
n_activity=290 dram_eff=0.331
bk0: 24a 400129i bk1: 24a 400128i bk2: 0a 400174i bk3: 0a 400174i bk4: 0a 400174i bk5: 0a 400174i bk6: 0a 400174i bk7: 0a 400174i bk8: 0a 400174i bk9: 0a 400175i bk10: 0a 400175i bk11: 0a 400176i bk12: 0a 400176i bk13: 0a 400176i bk14: 0a 400176i bk15: 0a 400176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000240 
total_CMD = 400175 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 400019 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400175 
n_nop = 400125 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000304867
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400175 n_nop=400129 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002199
n_activity=269 dram_eff=0.3271
bk0: 24a 400129i bk1: 20a 400134i bk2: 0a 400174i bk3: 0a 400174i bk4: 0a 400174i bk5: 0a 400174i bk6: 0a 400174i bk7: 0a 400174i bk8: 0a 400174i bk9: 0a 400175i bk10: 0a 400175i bk11: 0a 400176i bk12: 0a 400176i bk13: 0a 400176i bk14: 0a 400176i bk15: 0a 400176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000220 
total_CMD = 400175 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 400030 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400175 
n_nop = 400129 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000115 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000299869
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400175 n_nop=400133 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001999
n_activity=248 dram_eff=0.3226
bk0: 24a 400129i bk1: 16a 400140i bk2: 0a 400174i bk3: 0a 400174i bk4: 0a 400174i bk5: 0a 400174i bk6: 0a 400174i bk7: 0a 400174i bk8: 0a 400174i bk9: 0a 400175i bk10: 0a 400175i bk11: 0a 400176i bk12: 0a 400176i bk13: 0a 400176i bk14: 0a 400176i bk15: 0a 400176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000200 
total_CMD = 400175 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 400041 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 400175 
n_nop = 400133 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000284875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7038, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 5026, Miss = 24, Miss_rate = 0.005, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 6563, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5566, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 5545, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 6490, Miss = 24, Miss_rate = 0.004, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 6092, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 6035, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7040, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 4739, Miss = 20, Miss_rate = 0.004, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 6529, Miss = 24, Miss_rate = 0.004, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5028, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 71691
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0039
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10889
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 27259
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10889
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 27940
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=71691
icnt_total_pkts_simt_to_mem=26097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1526
	minimum = 5
	maximum = 73
Network latency average = 11.1526
	minimum = 5
	maximum = 73
Slowest packet = 89136
Flit latency average = 10.4982
	minimum = 5
	maximum = 73
Slowest flit = 94850
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.012167
	minimum = 0 (at node 6)
	maximum = 0.0460322 (at node 16)
Accepted packet rate average = 0.012167
	minimum = 0 (at node 6)
	maximum = 0.0237927 (at node 0)
Injected flit rate average = 0.0134326
	minimum = 0 (at node 6)
	maximum = 0.0460322 (at node 16)
Accepted flit rate average= 0.0134326
	minimum = 0 (at node 6)
	maximum = 0.0237927 (at node 0)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3508 (21 samples)
	minimum = 5 (21 samples)
	maximum = 85.9048 (21 samples)
Network latency average = 11.2442 (21 samples)
	minimum = 5 (21 samples)
	maximum = 83.1905 (21 samples)
Flit latency average = 10.8089 (21 samples)
	minimum = 5 (21 samples)
	maximum = 83.1905 (21 samples)
Fragmentation average = 0 (21 samples)
	minimum = 0 (21 samples)
	maximum = 0 (21 samples)
Injected packet rate average = 0.0112686 (21 samples)
	minimum = 0.000899151 (21 samples)
	maximum = 0.040203 (21 samples)
Accepted packet rate average = 0.0112686 (21 samples)
	minimum = 0.000282948 (21 samples)
	maximum = 0.0257328 (21 samples)
Injected flit rate average = 0.0120277 (21 samples)
	minimum = 0.00113179 (21 samples)
	maximum = 0.0403766 (21 samples)
Accepted flit rate average = 0.0120277 (21 samples)
	minimum = 0.000282948 (21 samples)
	maximum = 0.0267946 (21 samples)
Injected packet size average = 1.06736 (21 samples)
Accepted packet size average = 1.06736 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 35958 (inst/sec)
gpgpu_simulation_rate = 8916 (cycle/sec)
gpgpu_silicon_slowdown = 78510x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (10,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 22: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 22 
gpu_sim_cycle = 14359
gpu_sim_insn = 61150
gpu_ipc =       4.2587
gpu_tot_sim_cycle = 317534
gpu_tot_sim_insn = 1283737
gpu_tot_ipc =       4.0428
gpu_tot_issued_cta = 211
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0930% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 409
partiton_level_parallism =       0.0787
partiton_level_parallism_total  =       0.0662
partiton_level_parallism_util =       1.1199
partiton_level_parallism_util_total  =       1.1467
L2_BW  =       5.9124 GB/Sec
L2_BW_total  =       5.3247 GB/Sec
gpu_total_sim_rate=36678

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 58100
	L1I_total_cache_misses = 7370
	L1I_total_cache_miss_rate = 0.1269
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 996, Miss = 751, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 971, Miss = 742, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 971, Miss = 742, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 944, Miss = 714, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 944, Miss = 714, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 944, Miss = 714, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 944, Miss = 714, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 13888
	L1D_total_cache_misses = 10411
	L1D_total_cache_miss_rate = 0.7496
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1552
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0483
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1477
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 50730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7370
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8897
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4991
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 58100

Total_core_cache_fail_stats:
ctas_completed 211, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
7701, 549, 
gpgpu_n_tot_thrd_icount = 3714048
gpgpu_n_tot_w_icount = 116064
gpgpu_n_stall_shd_mem = 95123
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8688
gpgpu_n_mem_write_global = 4991
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 60979
gpgpu_n_store_insn = 54016
gpgpu_n_shmem_insn = 385075
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 88620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6503
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:4178635	W0_Scoreboard:1714740	W1:5064	W2:4220	W3:4220	W4:4220	W5:4220	W6:4220	W7:4220	W8:4220	W9:4220	W10:4220	W11:4220	W12:4220	W13:4220	W14:4220	W15:4220	W16:51920	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:115515	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 69504 {8:8688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 403416 {40:1723,72:1718,136:1550,}
traffic_breakdown_coretomem[INST_ACC_R] = 58680 {8:7335,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1390080 {40:34752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 90872 {8:11359,}
traffic_breakdown_memtocore[INST_ACC_R] = 1173600 {40:29340,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 171 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39323 	6818 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7089 	212 	49 	13577 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27715 	5511 	1436 	8307 	2802 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	262 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       334       312       283       233       215       135       135       135         0       428       356       430       339       393       368
dram[1]:        460       288       388       202       297       135       135       135       135       138       355       501       501       483       487       385
dram[2]:        330       376       271       322       207       235       135       135         0       138       343       426       330       435       366       400
dram[3]:        329       457       203       387       135       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       329       323       281       237       207       141       135       142         0       428       363       441       345       407       363
dram[5]:        479       286       402       189       331       135       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=419128 n_nop=419072 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002386
n_activity=373 dram_eff=0.2681
bk0: 26a 419033i bk1: 24a 419079i bk2: 0a 419125i bk3: 0a 419126i bk4: 0a 419126i bk5: 0a 419128i bk6: 0a 419128i bk7: 0a 419128i bk8: 0a 419128i bk9: 0a 419128i bk10: 0a 419128i bk11: 0a 419128i bk12: 0a 419128i bk13: 0a 419129i bk14: 0a 419129i bk15: 0a 419131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 419128 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 418919 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 419128 
n_nop = 419072 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000517742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=419128 n_nop=419078 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000229
n_activity=290 dram_eff=0.331
bk0: 24a 419085i bk1: 24a 419083i bk2: 0a 419127i bk3: 0a 419127i bk4: 0a 419127i bk5: 0a 419127i bk6: 0a 419127i bk7: 0a 419127i bk8: 0a 419127i bk9: 0a 419128i bk10: 0a 419128i bk11: 0a 419129i bk12: 0a 419129i bk13: 0a 419129i bk14: 0a 419129i bk15: 0a 419129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000229 
total_CMD = 419128 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 418972 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 419128 
n_nop = 419078 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000291081
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=419128 n_nop=419078 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000229
n_activity=290 dram_eff=0.331
bk0: 24a 419083i bk1: 24a 419082i bk2: 0a 419127i bk3: 0a 419127i bk4: 0a 419127i bk5: 0a 419127i bk6: 0a 419127i bk7: 0a 419127i bk8: 0a 419127i bk9: 0a 419128i bk10: 0a 419128i bk11: 0a 419129i bk12: 0a 419129i bk13: 0a 419129i bk14: 0a 419129i bk15: 0a 419129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000229 
total_CMD = 419128 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 418972 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 419128 
n_nop = 419078 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030301
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=419128 n_nop=419078 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000229
n_activity=290 dram_eff=0.331
bk0: 24a 419082i bk1: 24a 419081i bk2: 0a 419127i bk3: 0a 419127i bk4: 0a 419127i bk5: 0a 419127i bk6: 0a 419127i bk7: 0a 419127i bk8: 0a 419127i bk9: 0a 419128i bk10: 0a 419128i bk11: 0a 419129i bk12: 0a 419129i bk13: 0a 419129i bk14: 0a 419129i bk15: 0a 419129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000229 
total_CMD = 419128 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 418972 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 419128 
n_nop = 419078 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000115 
Either_Row_CoL_Bus_Util = 0.000119 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000291081
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=419128 n_nop=419082 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00021
n_activity=269 dram_eff=0.3271
bk0: 24a 419082i bk1: 20a 419087i bk2: 0a 419127i bk3: 0a 419127i bk4: 0a 419127i bk5: 0a 419127i bk6: 0a 419127i bk7: 0a 419127i bk8: 0a 419127i bk9: 0a 419128i bk10: 0a 419128i bk11: 0a 419129i bk12: 0a 419129i bk13: 0a 419129i bk14: 0a 419129i bk15: 0a 419129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 419128 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 418983 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 419128 
n_nop = 419082 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000110 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000286309
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=419128 n_nop=419086 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001909
n_activity=248 dram_eff=0.3226
bk0: 24a 419082i bk1: 16a 419093i bk2: 0a 419127i bk3: 0a 419127i bk4: 0a 419127i bk5: 0a 419127i bk6: 0a 419127i bk7: 0a 419127i bk8: 0a 419127i bk9: 0a 419128i bk10: 0a 419128i bk11: 0a 419129i bk12: 0a 419129i bk13: 0a 419129i bk14: 0a 419129i bk15: 0a 419129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 419128 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 418994 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 419128 
n_nop = 419086 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000271993

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7118, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 5585, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7043, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5726, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 6017, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 6650, Miss = 24, Miss_rate = 0.004, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 6172, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 6599, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7120, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 5258, Miss = 20, Miss_rate = 0.004, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 7085, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5108, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 75481
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0037
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11359
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 28659
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11359
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 29340
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=75481
icnt_total_pkts_simt_to_mem=27397
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.5354
	minimum = 5
	maximum = 88
Network latency average = 10.5211
	minimum = 5
	maximum = 88
Slowest packet = 94241
Flit latency average = 10.3039
	minimum = 5
	maximum = 88
Slowest flit = 100439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0126905
	minimum = 0 (at node 1)
	maximum = 0.0392785 (at node 22)
Accepted packet rate average = 0.0126905
	minimum = 0 (at node 1)
	maximum = 0.0263946 (at node 0)
Injected flit rate average = 0.0131289
	minimum = 0 (at node 1)
	maximum = 0.0392785 (at node 22)
Accepted flit rate average= 0.0131289
	minimum = 0 (at node 1)
	maximum = 0.0263946 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3137 (22 samples)
	minimum = 5 (22 samples)
	maximum = 86 (22 samples)
Network latency average = 11.2113 (22 samples)
	minimum = 5 (22 samples)
	maximum = 83.4091 (22 samples)
Flit latency average = 10.786 (22 samples)
	minimum = 5 (22 samples)
	maximum = 83.4091 (22 samples)
Fragmentation average = 0 (22 samples)
	minimum = 0 (22 samples)
	maximum = 0 (22 samples)
Injected packet rate average = 0.0113333 (22 samples)
	minimum = 0.00085828 (22 samples)
	maximum = 0.0401609 (22 samples)
Accepted packet rate average = 0.0113333 (22 samples)
	minimum = 0.000270087 (22 samples)
	maximum = 0.0257629 (22 samples)
Injected flit rate average = 0.0120778 (22 samples)
	minimum = 0.00108035 (22 samples)
	maximum = 0.0403267 (22 samples)
Accepted flit rate average = 0.0120778 (22 samples)
	minimum = 0.000270087 (22 samples)
	maximum = 0.0267764 (22 samples)
Injected packet size average = 1.06569 (22 samples)
Accepted packet size average = 1.06569 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 36678 (inst/sec)
gpgpu_simulation_rate = 9072 (cycle/sec)
gpgpu_silicon_slowdown = 77160x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (9,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 23: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 23 
gpu_sim_cycle = 14131
gpu_sim_insn = 55035
gpu_ipc =       3.8946
gpu_tot_sim_cycle = 331665
gpu_tot_sim_insn = 1338772
gpu_tot_ipc =       4.0365
gpu_tot_issued_cta = 220
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0927% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 409
partiton_level_parallism =       0.0548
partiton_level_parallism_total  =       0.0657
partiton_level_parallism_util =       1.1450
partiton_level_parallism_util_total  =       1.1466
L2_BW  =       4.8078 GB/Sec
L2_BW_total  =       5.3027 GB/Sec
gpu_total_sim_rate=36183

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 60584
	L1I_total_cache_misses = 7685
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 996, Miss = 751, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1023, Miss = 777, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1023, Miss = 777, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 863, Miss = 630, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 917, Miss = 686, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 14356
	L1D_total_cache_misses = 10726
	L1D_total_cache_miss_rate = 0.7471
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1624
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0462
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1549
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 52899
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7685
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9212
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5144
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60584

Total_core_cache_fail_stats:
ctas_completed 220, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
7701, 549, 
gpgpu_n_tot_thrd_icount = 3873024
gpgpu_n_tot_w_icount = 121032
gpgpu_n_stall_shd_mem = 99056
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8994
gpgpu_n_mem_write_global = 5144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 63580
gpgpu_n_store_insn = 56320
gpgpu_n_shmem_insn = 401500
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 92400
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6656
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:4353114	W0_Scoreboard:1788181	W1:5280	W2:4400	W3:4400	W4:4400	W5:4400	W6:4400	W7:4400	W8:4400	W9:4400	W10:4400	W11:4400	W12:4400	W13:4400	W14:4400	W15:4400	W16:54152	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:120483	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 71952 {8:8994,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 422208 {40:1732,72:1736,136:1676,}
traffic_breakdown_coretomem[INST_ACC_R] = 61200 {8:7650,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1439040 {40:35976,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 95264 {8:11908,}
traffic_breakdown_memtocore[INST_ACC_R] = 1224000 {40:30600,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 171 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	40871 	7043 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7396 	220 	49 	14036 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	28861 	5584 	1515 	8731 	2853 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	273 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       334       312       283       233       215       135       135       135       135       428       356       430       339       393       368
dram[1]:        460       288       388       202       297       172       135       135       135       138       355       501       501       483       487       385
dram[2]:        330       376       271       322       207       235       135       135       135       138       343       426       330       435       366       400
dram[3]:        329       457       203       387       172       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       329       323       281       237       207       141       135       142       135       428       363       441       345       407       363
dram[5]:        479       286       402       189       331       172       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437780 n_nop=437724 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002284
n_activity=373 dram_eff=0.2681
bk0: 26a 437685i bk1: 24a 437731i bk2: 0a 437777i bk3: 0a 437778i bk4: 0a 437778i bk5: 0a 437780i bk6: 0a 437780i bk7: 0a 437780i bk8: 0a 437780i bk9: 0a 437780i bk10: 0a 437780i bk11: 0a 437780i bk12: 0a 437780i bk13: 0a 437781i bk14: 0a 437781i bk15: 0a 437783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 437780 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 437571 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 437780 
n_nop = 437724 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000495683
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437780 n_nop=437730 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002193
n_activity=290 dram_eff=0.331
bk0: 24a 437737i bk1: 24a 437735i bk2: 0a 437779i bk3: 0a 437779i bk4: 0a 437779i bk5: 0a 437779i bk6: 0a 437779i bk7: 0a 437779i bk8: 0a 437779i bk9: 0a 437780i bk10: 0a 437780i bk11: 0a 437781i bk12: 0a 437781i bk13: 0a 437781i bk14: 0a 437781i bk15: 0a 437781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 437780 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 437624 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 437780 
n_nop = 437730 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437780 n_nop=437730 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002193
n_activity=290 dram_eff=0.331
bk0: 24a 437735i bk1: 24a 437734i bk2: 0a 437779i bk3: 0a 437779i bk4: 0a 437779i bk5: 0a 437779i bk6: 0a 437779i bk7: 0a 437779i bk8: 0a 437779i bk9: 0a 437780i bk10: 0a 437780i bk11: 0a 437781i bk12: 0a 437781i bk13: 0a 437781i bk14: 0a 437781i bk15: 0a 437781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 437780 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 437624 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 437780 
n_nop = 437730 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0002901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437780 n_nop=437730 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002193
n_activity=290 dram_eff=0.331
bk0: 24a 437734i bk1: 24a 437733i bk2: 0a 437779i bk3: 0a 437779i bk4: 0a 437779i bk5: 0a 437779i bk6: 0a 437779i bk7: 0a 437779i bk8: 0a 437779i bk9: 0a 437780i bk10: 0a 437780i bk11: 0a 437781i bk12: 0a 437781i bk13: 0a 437781i bk14: 0a 437781i bk15: 0a 437781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 437780 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 437624 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 437780 
n_nop = 437730 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278679
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437780 n_nop=437734 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000201
n_activity=269 dram_eff=0.3271
bk0: 24a 437734i bk1: 20a 437739i bk2: 0a 437779i bk3: 0a 437779i bk4: 0a 437779i bk5: 0a 437779i bk6: 0a 437779i bk7: 0a 437779i bk8: 0a 437779i bk9: 0a 437780i bk10: 0a 437780i bk11: 0a 437781i bk12: 0a 437781i bk13: 0a 437781i bk14: 0a 437781i bk15: 0a 437781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000201 
total_CMD = 437780 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 437635 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 437780 
n_nop = 437734 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00027411
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=437780 n_nop=437738 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001827
n_activity=248 dram_eff=0.3226
bk0: 24a 437734i bk1: 16a 437745i bk2: 0a 437779i bk3: 0a 437779i bk4: 0a 437779i bk5: 0a 437779i bk6: 0a 437779i bk7: 0a 437779i bk8: 0a 437779i bk9: 0a 437780i bk10: 0a 437780i bk11: 0a 437781i bk12: 0a 437781i bk13: 0a 437781i bk14: 0a 437781i bk15: 0a 437781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000183 
total_CMD = 437780 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 437646 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 437780 
n_nop = 437738 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000096 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000260405

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7190, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 6125, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7307, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 5873, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 6485, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 6794, Miss = 24, Miss_rate = 0.004, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 6247, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 6935, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7192, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 5762, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 7421, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5183, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 78514
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0035
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 35976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11908
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29919
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 35976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 11908
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=78514
icnt_total_pkts_simt_to_mem=28567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1626
	minimum = 5
	maximum = 83
Network latency average = 11.1626
	minimum = 5
	maximum = 83
Slowest packet = 98308
Flit latency average = 10.5241
	minimum = 5
	maximum = 83
Slowest flit = 104676
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00997806
	minimum = 0 (at node 0)
	maximum = 0.0382139 (at node 16)
Accepted packet rate average = 0.00997806
	minimum = 0 (at node 0)
	maximum = 0.0238483 (at node 1)
Injected flit rate average = 0.011016
	minimum = 0 (at node 0)
	maximum = 0.0382139 (at node 16)
Accepted flit rate average= 0.011016
	minimum = 0 (at node 0)
	maximum = 0.0238483 (at node 1)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3071 (23 samples)
	minimum = 5 (23 samples)
	maximum = 85.8696 (23 samples)
Network latency average = 11.2092 (23 samples)
	minimum = 5 (23 samples)
	maximum = 83.3913 (23 samples)
Flit latency average = 10.7746 (23 samples)
	minimum = 5 (23 samples)
	maximum = 83.3913 (23 samples)
Fragmentation average = 0 (23 samples)
	minimum = 0 (23 samples)
	maximum = 0 (23 samples)
Injected packet rate average = 0.0112743 (23 samples)
	minimum = 0.000820964 (23 samples)
	maximum = 0.0400763 (23 samples)
Accepted packet rate average = 0.0112743 (23 samples)
	minimum = 0.000258344 (23 samples)
	maximum = 0.0256797 (23 samples)
Injected flit rate average = 0.0120316 (23 samples)
	minimum = 0.00103338 (23 samples)
	maximum = 0.0402348 (23 samples)
Accepted flit rate average = 0.0120316 (23 samples)
	minimum = 0.000258344 (23 samples)
	maximum = 0.0266491 (23 samples)
Injected packet size average = 1.06717 (23 samples)
Accepted packet size average = 1.06717 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 36183 (inst/sec)
gpgpu_simulation_rate = 8963 (cycle/sec)
gpgpu_silicon_slowdown = 78098x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (8,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 24: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 24 
gpu_sim_cycle = 14345
gpu_sim_insn = 48920
gpu_ipc =       3.4102
gpu_tot_sim_cycle = 346010
gpu_tot_sim_insn = 1387692
gpu_tot_ipc =       4.0106
gpu_tot_issued_cta = 228
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0923% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 412
partiton_level_parallism =       0.0630
partiton_level_parallism_total  =       0.0656
partiton_level_parallism_util =       1.1119
partiton_level_parallism_util_total  =       1.1452
L2_BW  =       4.7345 GB/Sec
L2_BW_total  =       5.2791 GB/Sec
gpu_total_sim_rate=36518

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62792
	L1I_total_cache_misses = 7965
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1075, Miss = 814, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 969, Miss = 721, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 14988
	L1D_total_cache_misses = 11230
	L1D_total_cache_miss_rate = 0.7493
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1688
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0444
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1613
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54827
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7965
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9604
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 62792

Total_core_cache_fail_stats:
ctas_completed 228, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8253, 549, 
gpgpu_n_tot_thrd_icount = 4014336
gpgpu_n_tot_w_icount = 125448
gpgpu_n_stall_shd_mem = 102768
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9378
gpgpu_n_mem_write_global = 5384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65892
gpgpu_n_store_insn = 58368
gpgpu_n_shmem_insn = 416100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:4509920	W0_Scoreboard:1855179	W1:5472	W2:4560	W3:4560	W4:4560	W5:4560	W6:4560	W7:4560	W8:4560	W9:4560	W10:4560	W11:4560	W12:4560	W13:4560	W14:4560	W15:4560	W16:56136	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:124899	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 75024 {8:9378,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 436160 {40:1852,72:1848,136:1684,}
traffic_breakdown_coretomem[INST_ACC_R] = 63440 {8:7930,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1500480 {40:37512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98272 {8:12284,}
traffic_breakdown_memtocore[INST_ACC_R] = 1268800 {40:31720,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 170 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42571 	7255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7669 	227 	49 	14660 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29560 	6325 	1577 	8915 	3079 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	284 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       356       312       321       233       215       135       135       135       135       428       356       430       339       393       368
dram[1]:        460       288       388       202       297       172       135       135       135       138       355       501       501       483       487       385
dram[2]:        343       376       294       322       210       235       135       135       135       138       343       426       330       435       366       400
dram[3]:        329       457       203       387       172       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       363       323       325       237       212       141       135       142       135       428       363       441       345       407       363
dram[5]:        479       286       402       189       331       172       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456715 n_nop=456659 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000219
n_activity=373 dram_eff=0.2681
bk0: 26a 456620i bk1: 24a 456666i bk2: 0a 456712i bk3: 0a 456713i bk4: 0a 456713i bk5: 0a 456715i bk6: 0a 456715i bk7: 0a 456715i bk8: 0a 456715i bk9: 0a 456715i bk10: 0a 456715i bk11: 0a 456715i bk12: 0a 456715i bk13: 0a 456716i bk14: 0a 456716i bk15: 0a 456718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 456715 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 456506 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456715 
n_nop = 456659 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000123 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000475132
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456715 n_nop=456665 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002102
n_activity=290 dram_eff=0.331
bk0: 24a 456672i bk1: 24a 456670i bk2: 0a 456714i bk3: 0a 456714i bk4: 0a 456714i bk5: 0a 456714i bk6: 0a 456714i bk7: 0a 456714i bk8: 0a 456714i bk9: 0a 456715i bk10: 0a 456715i bk11: 0a 456716i bk12: 0a 456716i bk13: 0a 456716i bk14: 0a 456716i bk15: 0a 456716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 456715 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 456559 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456715 
n_nop = 456665 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000267125
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456715 n_nop=456665 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002102
n_activity=290 dram_eff=0.331
bk0: 24a 456670i bk1: 24a 456669i bk2: 0a 456714i bk3: 0a 456714i bk4: 0a 456714i bk5: 0a 456714i bk6: 0a 456714i bk7: 0a 456714i bk8: 0a 456714i bk9: 0a 456715i bk10: 0a 456715i bk11: 0a 456716i bk12: 0a 456716i bk13: 0a 456716i bk14: 0a 456716i bk15: 0a 456716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 456715 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 456559 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456715 
n_nop = 456665 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000278073
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456715 n_nop=456665 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002102
n_activity=290 dram_eff=0.331
bk0: 24a 456669i bk1: 24a 456668i bk2: 0a 456714i bk3: 0a 456714i bk4: 0a 456714i bk5: 0a 456714i bk6: 0a 456714i bk7: 0a 456714i bk8: 0a 456714i bk9: 0a 456715i bk10: 0a 456715i bk11: 0a 456716i bk12: 0a 456716i bk13: 0a 456716i bk14: 0a 456716i bk15: 0a 456716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 456715 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 456559 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456715 
n_nop = 456665 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000267125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456715 n_nop=456669 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001927
n_activity=269 dram_eff=0.3271
bk0: 24a 456669i bk1: 20a 456674i bk2: 0a 456714i bk3: 0a 456714i bk4: 0a 456714i bk5: 0a 456714i bk6: 0a 456714i bk7: 0a 456714i bk8: 0a 456714i bk9: 0a 456715i bk10: 0a 456715i bk11: 0a 456716i bk12: 0a 456716i bk13: 0a 456716i bk14: 0a 456716i bk15: 0a 456716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000193 
total_CMD = 456715 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 456570 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456715 
n_nop = 456669 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000262746
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=456715 n_nop=456673 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001752
n_activity=248 dram_eff=0.3226
bk0: 24a 456669i bk1: 16a 456680i bk2: 0a 456714i bk3: 0a 456714i bk4: 0a 456714i bk5: 0a 456714i bk6: 0a 456714i bk7: 0a 456714i bk8: 0a 456714i bk9: 0a 456715i bk10: 0a 456715i bk11: 0a 456716i bk12: 0a 456716i bk13: 0a 456716i bk14: 0a 456716i bk15: 0a 456716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 456715 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 456581 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 456715 
n_nop = 456673 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000249609

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7254, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 6650, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7519, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 6098, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 6942, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 6922, Miss = 24, Miss_rate = 0.003, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 6401, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 7215, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7256, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 6252, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 7697, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5340, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 81546
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0034
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12284
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 31039
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12284
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 31720
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=81546
icnt_total_pkts_simt_to_mem=29607
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.8392
	minimum = 5
	maximum = 125
Network latency average = 12.7668
	minimum = 5
	maximum = 119
Slowest packet = 102369
Flit latency average = 12.4745
	minimum = 5
	maximum = 119
Slowest flit = 109133
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0101623
	minimum = 0 (at node 3)
	maximum = 0.0365981 (at node 16)
Accepted packet rate average = 0.0101623
	minimum = 0 (at node 3)
	maximum = 0.0264204 (at node 0)
Injected flit rate average = 0.0105134
	minimum = 0 (at node 3)
	maximum = 0.0365981 (at node 16)
Accepted flit rate average= 0.0105134
	minimum = 0 (at node 3)
	maximum = 0.0264204 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.371 (24 samples)
	minimum = 5 (24 samples)
	maximum = 87.5 (24 samples)
Network latency average = 11.2741 (24 samples)
	minimum = 5 (24 samples)
	maximum = 84.875 (24 samples)
Flit latency average = 10.8454 (24 samples)
	minimum = 5 (24 samples)
	maximum = 84.875 (24 samples)
Fragmentation average = 0 (24 samples)
	minimum = 0 (24 samples)
	maximum = 0 (24 samples)
Injected packet rate average = 0.011228 (24 samples)
	minimum = 0.000786757 (24 samples)
	maximum = 0.0399314 (24 samples)
Accepted packet rate average = 0.011228 (24 samples)
	minimum = 0.00024758 (24 samples)
	maximum = 0.0257105 (24 samples)
Injected flit rate average = 0.0119683 (24 samples)
	minimum = 0.000990319 (24 samples)
	maximum = 0.0400833 (24 samples)
Accepted flit rate average = 0.0119683 (24 samples)
	minimum = 0.00024758 (24 samples)
	maximum = 0.0266395 (24 samples)
Injected packet size average = 1.06594 (24 samples)
Accepted packet size average = 1.06594 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 36518 (inst/sec)
gpgpu_simulation_rate = 9105 (cycle/sec)
gpgpu_silicon_slowdown = 76880x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (7,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 25: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 25 
gpu_sim_cycle = 14079
gpu_sim_insn = 42805
gpu_ipc =       3.0403
gpu_tot_sim_cycle = 360089
gpu_tot_sim_insn = 1430497
gpu_tot_ipc =       3.9726
gpu_tot_issued_cta = 235
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0921% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 412
partiton_level_parallism =       0.0428
partiton_level_parallism_total  =       0.0647
partiton_level_parallism_util =       1.1489
partiton_level_parallism_util_total  =       1.1453
L2_BW  =       3.7532 GB/Sec
L2_BW_total  =       5.2195 GB/Sec
gpu_total_sim_rate=35762

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64724
	L1I_total_cache_misses = 8210
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1075, Miss = 814, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 942, Miss = 693, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 996, Miss = 749, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15352
	L1D_total_cache_misses = 11475
	L1D_total_cache_miss_rate = 0.7475
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1744
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0430
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1669
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1859
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56514
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8210
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9849
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5503
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 64724

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8253, 549, 
gpgpu_n_tot_thrd_icount = 4137984
gpgpu_n_tot_w_icount = 129312
gpgpu_n_stall_shd_mem = 105827
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9616
gpgpu_n_mem_write_global = 5503
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 67915
gpgpu_n_store_insn = 60160
gpgpu_n_shmem_insn = 428875
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 98700
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:4645397	W0_Scoreboard:1912142	W1:5640	W2:4700	W3:4700	W4:4700	W5:4700	W6:4700	W7:4700	W8:4700	W9:4700	W10:4700	W11:4700	W12:4700	W13:4700	W14:4700	W15:4700	W16:57872	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:128763	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 76928 {8:9616,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 450776 {40:1859,72:1862,136:1782,}
traffic_breakdown_coretomem[INST_ACC_R] = 65400 {8:8175,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1538560 {40:38464,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 101688 {8:12711,}
traffic_breakdown_memtocore[INST_ACC_R] = 1308000 {40:32700,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 170 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43829 	7376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7908 	233 	49 	15017 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	30494 	6344 	1656 	9212 	3129 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	295 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       356       312       321       233       215       135       135       135       135       428       356       430       339       393       368
dram[1]:        460       301       388       279       297       215       135       135       135       138       355       501       501       483       487       385
dram[2]:        343       376       294       322       210       235       135       135       135       138       343       426       330       435       366       400
dram[3]:        329       457       275       387       207       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       363       323       325       237       212       141       135       142       135       428       363       441       345       407       363
dram[5]:        479       303       402       275       331       207       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=475298 n_nop=475242 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002104
n_activity=373 dram_eff=0.2681
bk0: 26a 475203i bk1: 24a 475249i bk2: 0a 475295i bk3: 0a 475296i bk4: 0a 475296i bk5: 0a 475298i bk6: 0a 475298i bk7: 0a 475298i bk8: 0a 475298i bk9: 0a 475298i bk10: 0a 475298i bk11: 0a 475298i bk12: 0a 475298i bk13: 0a 475299i bk14: 0a 475299i bk15: 0a 475301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 475298 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 475089 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475298 
n_nop = 475242 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000013 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=475298 n_nop=475248 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000202
n_activity=290 dram_eff=0.331
bk0: 24a 475255i bk1: 24a 475253i bk2: 0a 475297i bk3: 0a 475297i bk4: 0a 475297i bk5: 0a 475297i bk6: 0a 475297i bk7: 0a 475297i bk8: 0a 475297i bk9: 0a 475298i bk10: 0a 475298i bk11: 0a 475299i bk12: 0a 475299i bk13: 0a 475299i bk14: 0a 475299i bk15: 0a 475299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 475298 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 475142 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475298 
n_nop = 475248 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000256681
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=475298 n_nop=475248 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000202
n_activity=290 dram_eff=0.331
bk0: 24a 475253i bk1: 24a 475252i bk2: 0a 475297i bk3: 0a 475297i bk4: 0a 475297i bk5: 0a 475297i bk6: 0a 475297i bk7: 0a 475297i bk8: 0a 475297i bk9: 0a 475298i bk10: 0a 475298i bk11: 0a 475299i bk12: 0a 475299i bk13: 0a 475299i bk14: 0a 475299i bk15: 0a 475299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 475298 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 475142 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475298 
n_nop = 475248 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000267201
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=475298 n_nop=475248 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000202
n_activity=290 dram_eff=0.331
bk0: 24a 475252i bk1: 24a 475251i bk2: 0a 475297i bk3: 0a 475297i bk4: 0a 475297i bk5: 0a 475297i bk6: 0a 475297i bk7: 0a 475297i bk8: 0a 475297i bk9: 0a 475298i bk10: 0a 475298i bk11: 0a 475299i bk12: 0a 475299i bk13: 0a 475299i bk14: 0a 475299i bk15: 0a 475299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 475298 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 475142 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475298 
n_nop = 475248 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000256681
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=475298 n_nop=475252 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001851
n_activity=269 dram_eff=0.3271
bk0: 24a 475252i bk1: 20a 475257i bk2: 0a 475297i bk3: 0a 475297i bk4: 0a 475297i bk5: 0a 475297i bk6: 0a 475297i bk7: 0a 475297i bk8: 0a 475297i bk9: 0a 475298i bk10: 0a 475298i bk11: 0a 475299i bk12: 0a 475299i bk13: 0a 475299i bk14: 0a 475299i bk15: 0a 475299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000185 
total_CMD = 475298 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 475153 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475298 
n_nop = 475252 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252473
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=475298 n_nop=475256 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001683
n_activity=248 dram_eff=0.3226
bk0: 24a 475252i bk1: 16a 475263i bk2: 0a 475297i bk3: 0a 475297i bk4: 0a 475297i bk5: 0a 475297i bk6: 0a 475297i bk7: 0a 475297i bk8: 0a 475297i bk9: 0a 475298i bk10: 0a 475298i bk11: 0a 475299i bk12: 0a 475299i bk13: 0a 475299i bk14: 0a 475299i bk15: 0a 475299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000168 
total_CMD = 475298 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 475164 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 475298 
n_nop = 475256 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00023985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7310, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 6918, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7575, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 6510, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 7154, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 7034, Miss = 24, Miss_rate = 0.003, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 6755, Miss = 24, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 7327, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7312, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 6500, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 7809, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5701, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 83905
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0033
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38464
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12711
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32019
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38464
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12711
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 32700
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=83905
icnt_total_pkts_simt_to_mem=30517
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.9412
	minimum = 5
	maximum = 74
Network latency average = 10.9412
	minimum = 5
	maximum = 74
Slowest packet = 105651
Flit latency average = 10.3454
	minimum = 5
	maximum = 74
Slowest flit = 112551
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00778938
	minimum = 0 (at node 0)
	maximum = 0.0292634 (at node 18)
Accepted packet rate average = 0.00778938
	minimum = 0 (at node 0)
	maximum = 0.0239364 (at node 3)
Injected flit rate average = 0.00859962
	minimum = 0 (at node 0)
	maximum = 0.0292634 (at node 18)
Accepted flit rate average= 0.00859962
	minimum = 0 (at node 0)
	maximum = 0.0239364 (at node 3)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3538 (25 samples)
	minimum = 5 (25 samples)
	maximum = 86.96 (25 samples)
Network latency average = 11.2608 (25 samples)
	minimum = 5 (25 samples)
	maximum = 84.44 (25 samples)
Flit latency average = 10.8254 (25 samples)
	minimum = 5 (25 samples)
	maximum = 84.44 (25 samples)
Fragmentation average = 0 (25 samples)
	minimum = 0 (25 samples)
	maximum = 0 (25 samples)
Injected packet rate average = 0.0110905 (25 samples)
	minimum = 0.000755287 (25 samples)
	maximum = 0.0395046 (25 samples)
Accepted packet rate average = 0.0110905 (25 samples)
	minimum = 0.000237677 (25 samples)
	maximum = 0.0256396 (25 samples)
Injected flit rate average = 0.0118336 (25 samples)
	minimum = 0.000950706 (25 samples)
	maximum = 0.0396505 (25 samples)
Accepted flit rate average = 0.0118336 (25 samples)
	minimum = 0.000237677 (25 samples)
	maximum = 0.0265314 (25 samples)
Injected packet size average = 1.06701 (25 samples)
Accepted packet size average = 1.06701 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 35762 (inst/sec)
gpgpu_simulation_rate = 9002 (cycle/sec)
gpgpu_silicon_slowdown = 77760x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (6,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 26: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 26 
gpu_sim_cycle = 14261
gpu_sim_insn = 36690
gpu_ipc =       2.5728
gpu_tot_sim_cycle = 374350
gpu_tot_sim_insn = 1467187
gpu_tot_ipc =       3.9193
gpu_tot_issued_cta = 241
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0918% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 412
partiton_level_parallism =       0.0475
partiton_level_parallism_total  =       0.0641
partiton_level_parallism_util =       1.1133
partiton_level_parallism_util_total  =       1.1444
L2_BW  =       3.5718 GB/Sec
L2_BW_total  =       5.1567 GB/Sec
gpu_total_sim_rate=35785

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66380
	L1I_total_cache_misses = 8420
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1102, Miss = 840, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 15826
	L1D_total_cache_misses = 11853
	L1D_total_cache_miss_rate = 0.7490
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0419
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1717
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 57960
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10143
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5683
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66380

Total_core_cache_fail_stats:
ctas_completed 241, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4243968
gpgpu_n_tot_w_icount = 132624
gpgpu_n_stall_shd_mem = 108611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9904
gpgpu_n_mem_write_global = 5683
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69649
gpgpu_n_store_insn = 61696
gpgpu_n_shmem_insn = 439825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 101220
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7391
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:4762650	W0_Scoreboard:1962083	W1:5784	W2:4820	W3:4820	W4:4820	W5:4820	W6:4820	W7:4820	W8:4820	W9:4820	W10:4820	W11:4820	W12:4820	W13:4820	W14:4820	W15:4820	W16:59360	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:132075	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 79232 {8:9904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 461240 {40:1949,72:1946,136:1788,}
traffic_breakdown_coretomem[INST_ACC_R] = 67080 {8:8385,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1584640 {40:39616,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 103944 {8:12993,}
traffic_breakdown_memtocore[INST_ACC_R] = 1341600 {40:33540,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 170 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	45206 	7433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8113 	238 	49 	15485 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	31547 	6363 	1735 	9475 	3149 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	307 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       356       312       321       233       215       135       135       135       135       428       356       430       339       393       368
dram[1]:        460       301       388       279       297       215       135       135       135       138       355       501       501       483       487       385
dram[2]:        343       376       294       322       210       235       135       135       135       138       343       426       330       435       366       400
dram[3]:        329       457       275       387       207       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       363       323       325       237       212       141       135       142       135       428       363       441       345       407       363
dram[5]:        479       303       402       275       331       207       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=494122 n_nop=494066 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002024
n_activity=373 dram_eff=0.2681
bk0: 26a 494027i bk1: 24a 494073i bk2: 0a 494119i bk3: 0a 494120i bk4: 0a 494120i bk5: 0a 494122i bk6: 0a 494122i bk7: 0a 494122i bk8: 0a 494122i bk9: 0a 494122i bk10: 0a 494122i bk11: 0a 494122i bk12: 0a 494122i bk13: 0a 494123i bk14: 0a 494123i bk15: 0a 494125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000202 
total_CMD = 494122 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 493913 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 494122 
n_nop = 494066 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000101 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000439 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000439163
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=494122 n_nop=494072 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001943
n_activity=290 dram_eff=0.331
bk0: 24a 494079i bk1: 24a 494077i bk2: 0a 494121i bk3: 0a 494121i bk4: 0a 494121i bk5: 0a 494121i bk6: 0a 494121i bk7: 0a 494121i bk8: 0a 494121i bk9: 0a 494122i bk10: 0a 494122i bk11: 0a 494123i bk12: 0a 494123i bk13: 0a 494123i bk14: 0a 494123i bk15: 0a 494123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 494122 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 493966 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 494122 
n_nop = 494072 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000246903
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=494122 n_nop=494072 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001943
n_activity=290 dram_eff=0.331
bk0: 24a 494077i bk1: 24a 494076i bk2: 0a 494121i bk3: 0a 494121i bk4: 0a 494121i bk5: 0a 494121i bk6: 0a 494121i bk7: 0a 494121i bk8: 0a 494121i bk9: 0a 494122i bk10: 0a 494122i bk11: 0a 494123i bk12: 0a 494123i bk13: 0a 494123i bk14: 0a 494123i bk15: 0a 494123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 494122 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 493966 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 494122 
n_nop = 494072 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000257022
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=494122 n_nop=494072 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001943
n_activity=290 dram_eff=0.331
bk0: 24a 494076i bk1: 24a 494075i bk2: 0a 494121i bk3: 0a 494121i bk4: 0a 494121i bk5: 0a 494121i bk6: 0a 494121i bk7: 0a 494121i bk8: 0a 494121i bk9: 0a 494122i bk10: 0a 494122i bk11: 0a 494123i bk12: 0a 494123i bk13: 0a 494123i bk14: 0a 494123i bk15: 0a 494123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 494122 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 493966 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 494122 
n_nop = 494072 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000097 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000246903
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=494122 n_nop=494076 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001781
n_activity=269 dram_eff=0.3271
bk0: 24a 494076i bk1: 20a 494081i bk2: 0a 494121i bk3: 0a 494121i bk4: 0a 494121i bk5: 0a 494121i bk6: 0a 494121i bk7: 0a 494121i bk8: 0a 494121i bk9: 0a 494122i bk10: 0a 494122i bk11: 0a 494123i bk12: 0a 494123i bk13: 0a 494123i bk14: 0a 494123i bk15: 0a 494123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000178 
total_CMD = 494122 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 493977 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 494122 
n_nop = 494076 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000242855
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=494122 n_nop=494080 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001619
n_activity=248 dram_eff=0.3226
bk0: 24a 494076i bk1: 16a 494087i bk2: 0a 494121i bk3: 0a 494121i bk4: 0a 494121i bk5: 0a 494121i bk6: 0a 494121i bk7: 0a 494121i bk8: 0a 494121i bk9: 0a 494122i bk10: 0a 494122i bk11: 0a 494123i bk12: 0a 494123i bk13: 0a 494123i bk14: 0a 494123i bk15: 0a 494123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 494122 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 493988 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 494122 
n_nop = 494080 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000230712

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7358, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7254, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7623, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 6844, Miss = 24, Miss_rate = 0.004, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 7442, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 7130, Miss = 24, Miss_rate = 0.003, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 7041, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 7423, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7360, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 6812, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 7905, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 5987, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 86179
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32859
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39616
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12993
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 33540
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=86179
icnt_total_pkts_simt_to_mem=31297
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.64702
	minimum = 5
	maximum = 74
Network latency average = 9.63279
	minimum = 5
	maximum = 74
Slowest packet = 108803
Flit latency average = 9.45809
	minimum = 5
	maximum = 74
Slowest flit = 116011
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0076666
	minimum = 0 (at node 1)
	maximum = 0.0235608 (at node 16)
Accepted packet rate average = 0.0076666
	minimum = 0 (at node 1)
	maximum = 0.026576 (at node 0)
Injected flit rate average = 0.0079315
	minimum = 0 (at node 1)
	maximum = 0.0235608 (at node 16)
Accepted flit rate average= 0.0079315
	minimum = 0 (at node 1)
	maximum = 0.026576 (at node 0)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2881 (26 samples)
	minimum = 5 (26 samples)
	maximum = 86.4615 (26 samples)
Network latency average = 11.1982 (26 samples)
	minimum = 5 (26 samples)
	maximum = 84.0385 (26 samples)
Flit latency average = 10.7728 (26 samples)
	minimum = 5 (26 samples)
	maximum = 84.0385 (26 samples)
Fragmentation average = 0 (26 samples)
	minimum = 0 (26 samples)
	maximum = 0 (26 samples)
Injected packet rate average = 0.0109588 (26 samples)
	minimum = 0.000726237 (26 samples)
	maximum = 0.0388914 (26 samples)
Accepted packet rate average = 0.0109588 (26 samples)
	minimum = 0.000228535 (26 samples)
	maximum = 0.0256756 (26 samples)
Injected flit rate average = 0.0116835 (26 samples)
	minimum = 0.000914141 (26 samples)
	maximum = 0.0390317 (26 samples)
Accepted flit rate average = 0.0116835 (26 samples)
	minimum = 0.000228535 (26 samples)
	maximum = 0.0265331 (26 samples)
Injected packet size average = 1.06613 (26 samples)
Accepted packet size average = 1.06613 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 35785 (inst/sec)
gpgpu_simulation_rate = 9130 (cycle/sec)
gpgpu_silicon_slowdown = 76670x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (5,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 27: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 27 
gpu_sim_cycle = 14023
gpu_sim_insn = 30575
gpu_ipc =       2.1803
gpu_tot_sim_cycle = 388373
gpu_tot_sim_insn = 1497762
gpu_tot_ipc =       3.8565
gpu_tot_issued_cta = 246
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0917% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 412
partiton_level_parallism =       0.0307
partiton_level_parallism_total  =       0.0629
partiton_level_parallism_util =       1.1169
partiton_level_parallism_util_total  =       1.1439
L2_BW  =       2.6916 GB/Sec
L2_BW_total  =       5.0677 GB/Sec
gpu_total_sim_rate=35661

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 67760
	L1I_total_cache_misses = 8595
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1048, Miss = 784, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16086
	L1D_total_cache_misses = 12028
	L1D_total_cache_miss_rate = 0.7477
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1832
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0409
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1757
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 59165
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8595
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10318
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 67760

Total_core_cache_fail_stats:
ctas_completed 246, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4332288
gpgpu_n_tot_w_icount = 135384
gpgpu_n_stall_shd_mem = 110796
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10074
gpgpu_n_mem_write_global = 5768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 71094
gpgpu_n_store_insn = 62976
gpgpu_n_shmem_insn = 448950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 29312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 103320
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7476
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:4859234	W0_Scoreboard:2002627	W1:5904	W2:4920	W3:4920	W4:4920	W5:4920	W6:4920	W7:4920	W8:4920	W9:4920	W10:4920	W11:4920	W12:4920	W13:4920	W14:4920	W15:4920	W16:60600	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:134835	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 80592 {8:10074,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 471680 {40:1954,72:1956,136:1858,}
traffic_breakdown_coretomem[INST_ACC_R] = 68480 {8:8560,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1611840 {40:40296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 106384 {8:13298,}
traffic_breakdown_memtocore[INST_ACC_R] = 1369600 {40:34240,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 169 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46186 	7438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8284 	242 	49 	15740 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32185 	6412 	1814 	9694 	3149 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	318 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       356       312       321       233       215       135       135       135       135       428       356       430       339       393       368
dram[1]:        460       301       388       279       297       215       135       135       135       138       355       501       501       483       487       385
dram[2]:        343       376       294       322       210       235       135       135       135       138       343       426       330       435       366       400
dram[3]:        329       457       275       387       207       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       363       323       325       237       212       141       135       142       135       428       363       441       345       407       363
dram[5]:        479       303       402       275       331       207       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512632 n_nop=512576 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001951
n_activity=373 dram_eff=0.2681
bk0: 26a 512537i bk1: 24a 512583i bk2: 0a 512629i bk3: 0a 512630i bk4: 0a 512630i bk5: 0a 512632i bk6: 0a 512632i bk7: 0a 512632i bk8: 0a 512632i bk9: 0a 512632i bk10: 0a 512632i bk11: 0a 512632i bk12: 0a 512632i bk13: 0a 512633i bk14: 0a 512633i bk15: 0a 512635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000195 
total_CMD = 512632 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 512423 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 512632 
n_nop = 512576 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000423306
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512632 n_nop=512582 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001873
n_activity=290 dram_eff=0.331
bk0: 24a 512589i bk1: 24a 512587i bk2: 0a 512631i bk3: 0a 512631i bk4: 0a 512631i bk5: 0a 512631i bk6: 0a 512631i bk7: 0a 512631i bk8: 0a 512631i bk9: 0a 512632i bk10: 0a 512632i bk11: 0a 512633i bk12: 0a 512633i bk13: 0a 512633i bk14: 0a 512633i bk15: 0a 512633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 512632 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 512476 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 512632 
n_nop = 512582 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000237987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512632 n_nop=512582 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001873
n_activity=290 dram_eff=0.331
bk0: 24a 512587i bk1: 24a 512586i bk2: 0a 512631i bk3: 0a 512631i bk4: 0a 512631i bk5: 0a 512631i bk6: 0a 512631i bk7: 0a 512631i bk8: 0a 512631i bk9: 0a 512632i bk10: 0a 512632i bk11: 0a 512633i bk12: 0a 512633i bk13: 0a 512633i bk14: 0a 512633i bk15: 0a 512633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 512632 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 512476 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 512632 
n_nop = 512582 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000247741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512632 n_nop=512582 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001873
n_activity=290 dram_eff=0.331
bk0: 24a 512586i bk1: 24a 512585i bk2: 0a 512631i bk3: 0a 512631i bk4: 0a 512631i bk5: 0a 512631i bk6: 0a 512631i bk7: 0a 512631i bk8: 0a 512631i bk9: 0a 512632i bk10: 0a 512632i bk11: 0a 512633i bk12: 0a 512633i bk13: 0a 512633i bk14: 0a 512633i bk15: 0a 512633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 512632 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 512476 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 512632 
n_nop = 512582 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000237987
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512632 n_nop=512586 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001717
n_activity=269 dram_eff=0.3271
bk0: 24a 512586i bk1: 20a 512591i bk2: 0a 512631i bk3: 0a 512631i bk4: 0a 512631i bk5: 0a 512631i bk6: 0a 512631i bk7: 0a 512631i bk8: 0a 512631i bk9: 0a 512632i bk10: 0a 512632i bk11: 0a 512633i bk12: 0a 512633i bk13: 0a 512633i bk14: 0a 512633i bk15: 0a 512633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000172 
total_CMD = 512632 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 512487 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 512632 
n_nop = 512586 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000234086
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512632 n_nop=512590 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001561
n_activity=248 dram_eff=0.3226
bk0: 24a 512586i bk1: 16a 512597i bk2: 0a 512631i bk3: 0a 512631i bk4: 0a 512631i bk5: 0a 512631i bk6: 0a 512631i bk7: 0a 512631i bk8: 0a 512631i bk9: 0a 512632i bk10: 0a 512632i bk11: 0a 512633i bk12: 0a 512633i bk13: 0a 512633i bk14: 0a 512633i bk15: 0a 512633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000156 
total_CMD = 512632 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 512498 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 512632 
n_nop = 512590 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000222382

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7400, Miss = 26, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7442, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7663, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7148, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 7586, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 7212, Miss = 24, Miss_rate = 0.003, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 7295, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 7503, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7401, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 6980, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 7985, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6249, Miss = 16, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 87864
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0032
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33559
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 40296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13298
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34240
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=87864
icnt_total_pkts_simt_to_mem=31947
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.86099
	minimum = 5
	maximum = 60
Network latency average = 9.86099
	minimum = 5
	maximum = 60
Slowest packet = 111165
Flit latency average = 9.34218
	minimum = 5
	maximum = 60
Slowest flit = 118475
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00558606
	minimum = 0 (at node 0)
	maximum = 0.0216787 (at node 18)
Accepted packet rate average = 0.00558606
	minimum = 0 (at node 0)
	maximum = 0.0240319 (at node 1)
Injected flit rate average = 0.00616712
	minimum = 0 (at node 0)
	maximum = 0.0216787 (at node 18)
Accepted flit rate average= 0.00616712
	minimum = 0 (at node 0)
	maximum = 0.0240319 (at node 1)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2353 (27 samples)
	minimum = 5 (27 samples)
	maximum = 85.4815 (27 samples)
Network latency average = 11.1486 (27 samples)
	minimum = 5 (27 samples)
	maximum = 83.1481 (27 samples)
Flit latency average = 10.7199 (27 samples)
	minimum = 5 (27 samples)
	maximum = 83.1481 (27 samples)
Fragmentation average = 0 (27 samples)
	minimum = 0 (27 samples)
	maximum = 0 (27 samples)
Injected packet rate average = 0.0107598 (27 samples)
	minimum = 0.000699339 (27 samples)
	maximum = 0.0382539 (27 samples)
Accepted packet rate average = 0.0107598 (27 samples)
	minimum = 0.000220071 (27 samples)
	maximum = 0.0256147 (27 samples)
Injected flit rate average = 0.0114792 (27 samples)
	minimum = 0.000880284 (27 samples)
	maximum = 0.038389 (27 samples)
Accepted flit rate average = 0.0114792 (27 samples)
	minimum = 0.000220071 (27 samples)
	maximum = 0.0264405 (27 samples)
Injected packet size average = 1.06686 (27 samples)
Accepted packet size average = 1.06686 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 35661 (inst/sec)
gpgpu_simulation_rate = 9246 (cycle/sec)
gpgpu_silicon_slowdown = 75708x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (4,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 28: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 28 
gpu_sim_cycle = 14214
gpu_sim_insn = 24460
gpu_ipc =       1.7208
gpu_tot_sim_cycle = 402587
gpu_tot_sim_insn = 1522222
gpu_tot_ipc =       3.7811
gpu_tot_issued_cta = 250
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0915% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 412
partiton_level_parallism =       0.0318
partiton_level_parallism_total  =       0.0618
partiton_level_parallism_util =       1.0944
partiton_level_parallism_util_total  =       1.1429
L2_BW  =       2.3891 GB/Sec
L2_BW_total  =       4.9731 GB/Sec
gpu_total_sim_rate=34595

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68864
	L1I_total_cache_misses = 8735
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1021, Miss = 756, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16402
	L1D_total_cache_misses = 12280
	L1D_total_cache_miss_rate = 0.7487
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1864
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0402
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1789
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10514
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 68864

Total_core_cache_fail_stats:
ctas_completed 250, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4402944
gpgpu_n_tot_w_icount = 137592
gpgpu_n_stall_shd_mem = 112652
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10266
gpgpu_n_mem_write_global = 5888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 72250
gpgpu_n_store_insn = 64000
gpgpu_n_shmem_insn = 456250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 29824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 105000
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7652
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:4937259	W0_Scoreboard:2035812	W1:6000	W2:5000	W3:5000	W4:5000	W5:5000	W6:5000	W7:5000	W8:5000	W9:5000	W10:5000	W11:5000	W12:5000	W13:5000	W14:5000	W15:5000	W16:61592	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:137043	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 82128 {8:10266,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 478656 {40:2014,72:2012,136:1862,}
traffic_breakdown_coretomem[INST_ACC_R] = 69600 {8:8700,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1642560 {40:41064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 107888 {8:13486,}
traffic_breakdown_memtocore[INST_ACC_R] = 1392000 {40:34800,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 169 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47142 	7438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8421 	245 	49 	16052 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32533 	6788 	1876 	9844 	3169 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	330 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       356       312       321       233       215       135       135       135       135       428       356       430       339       393       368
dram[1]:        460       301       388       279       297       215       135       135       135       138       355       501       501       483       487       385
dram[2]:        343       376       294       322       210       235       135       135       135       138       343       426       330       435       366       400
dram[3]:        329       457       275       387       207       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       363       323       325       237       212       141       135       142       135       428       363       441       345       407       363
dram[5]:        479       303       402       275       331       207       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531394 n_nop=531338 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=373 dram_eff=0.2681
bk0: 26a 531299i bk1: 24a 531345i bk2: 0a 531391i bk3: 0a 531392i bk4: 0a 531392i bk5: 0a 531394i bk6: 0a 531394i bk7: 0a 531394i bk8: 0a 531394i bk9: 0a 531394i bk10: 0a 531394i bk11: 0a 531394i bk12: 0a 531394i bk13: 0a 531395i bk14: 0a 531395i bk15: 0a 531397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 531394 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 531185 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531394 
n_nop = 531338 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000094 
Either_Row_CoL_Bus_Util = 0.000105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00040836
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531394 n_nop=531344 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001807
n_activity=290 dram_eff=0.331
bk0: 24a 531351i bk1: 24a 531349i bk2: 0a 531393i bk3: 0a 531393i bk4: 0a 531393i bk5: 0a 531393i bk6: 0a 531393i bk7: 0a 531393i bk8: 0a 531393i bk9: 0a 531394i bk10: 0a 531394i bk11: 0a 531395i bk12: 0a 531395i bk13: 0a 531395i bk14: 0a 531395i bk15: 0a 531395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 531394 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 531238 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531394 
n_nop = 531344 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000229585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531394 n_nop=531344 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001807
n_activity=290 dram_eff=0.331
bk0: 24a 531349i bk1: 24a 531348i bk2: 0a 531393i bk3: 0a 531393i bk4: 0a 531393i bk5: 0a 531393i bk6: 0a 531393i bk7: 0a 531393i bk8: 0a 531393i bk9: 0a 531394i bk10: 0a 531394i bk11: 0a 531395i bk12: 0a 531395i bk13: 0a 531395i bk14: 0a 531395i bk15: 0a 531395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 531394 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 531238 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531394 
n_nop = 531344 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000238994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531394 n_nop=531344 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001807
n_activity=290 dram_eff=0.331
bk0: 24a 531348i bk1: 24a 531347i bk2: 0a 531393i bk3: 0a 531393i bk4: 0a 531393i bk5: 0a 531393i bk6: 0a 531393i bk7: 0a 531393i bk8: 0a 531393i bk9: 0a 531394i bk10: 0a 531394i bk11: 0a 531395i bk12: 0a 531395i bk13: 0a 531395i bk14: 0a 531395i bk15: 0a 531395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 531394 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 531238 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531394 
n_nop = 531344 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000229585
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531394 n_nop=531348 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001656
n_activity=269 dram_eff=0.3271
bk0: 24a 531348i bk1: 20a 531353i bk2: 0a 531393i bk3: 0a 531393i bk4: 0a 531393i bk5: 0a 531393i bk6: 0a 531393i bk7: 0a 531393i bk8: 0a 531393i bk9: 0a 531394i bk10: 0a 531394i bk11: 0a 531395i bk12: 0a 531395i bk13: 0a 531395i bk14: 0a 531395i bk15: 0a 531395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000166 
total_CMD = 531394 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 531249 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531394 
n_nop = 531348 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000087 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000226 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000225821
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=531394 n_nop=531352 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001505
n_activity=248 dram_eff=0.3226
bk0: 24a 531348i bk1: 16a 531359i bk2: 0a 531393i bk3: 0a 531393i bk4: 0a 531393i bk5: 0a 531393i bk6: 0a 531393i bk7: 0a 531393i bk8: 0a 531393i bk9: 0a 531394i bk10: 0a 531394i bk11: 0a 531395i bk12: 0a 531395i bk13: 0a 531395i bk14: 0a 531395i bk15: 0a 531395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000151 
total_CMD = 531394 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 531260 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 531394 
n_nop = 531352 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00021453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7482, Miss = 26, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7578, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7695, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7410, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 7694, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 7323, Miss = 24, Miss_rate = 0.003, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 7522, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 7567, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7476, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 7104, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 8049, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6480, Miss = 16, Miss_rate = 0.002, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 89380
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13486
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34119
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13486
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 34800
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=89380
icnt_total_pkts_simt_to_mem=32467
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.39228
	minimum = 5
	maximum = 74
Network latency average = 9.37805
	minimum = 5
	maximum = 74
Slowest packet = 113337
Flit latency average = 9.19843
	minimum = 5
	maximum = 74
Slowest flit = 120867
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00512796
	minimum = 0 (at node 0)
	maximum = 0.0184325 (at node 18)
Accepted packet rate average = 0.00512796
	minimum = 0 (at node 0)
	maximum = 0.0266639 (at node 6)
Injected flit rate average = 0.00530515
	minimum = 0 (at node 0)
	maximum = 0.0184325 (at node 18)
Accepted flit rate average= 0.00530515
	minimum = 0 (at node 0)
	maximum = 0.0266639 (at node 6)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1695 (28 samples)
	minimum = 5 (28 samples)
	maximum = 85.0714 (28 samples)
Network latency average = 11.0854 (28 samples)
	minimum = 5 (28 samples)
	maximum = 82.8214 (28 samples)
Flit latency average = 10.6655 (28 samples)
	minimum = 5 (28 samples)
	maximum = 82.8214 (28 samples)
Fragmentation average = 0 (28 samples)
	minimum = 0 (28 samples)
	maximum = 0 (28 samples)
Injected packet rate average = 0.0105586 (28 samples)
	minimum = 0.000674363 (28 samples)
	maximum = 0.037546 (28 samples)
Accepted packet rate average = 0.0105586 (28 samples)
	minimum = 0.000212211 (28 samples)
	maximum = 0.0256522 (28 samples)
Injected flit rate average = 0.0112587 (28 samples)
	minimum = 0.000848845 (28 samples)
	maximum = 0.0376762 (28 samples)
Accepted flit rate average = 0.0112587 (28 samples)
	minimum = 0.000212211 (28 samples)
	maximum = 0.0264485 (28 samples)
Injected packet size average = 1.0663 (28 samples)
Accepted packet size average = 1.0663 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 34595 (inst/sec)
gpgpu_simulation_rate = 9149 (cycle/sec)
gpgpu_silicon_slowdown = 76511x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (3,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 29: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 29 
gpu_sim_cycle = 13974
gpu_sim_insn = 18345
gpu_ipc =       1.3128
gpu_tot_sim_cycle = 416561
gpu_tot_sim_insn = 1540567
gpu_tot_ipc =       3.6983
gpu_tot_issued_cta = 253
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0914% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 412
partiton_level_parallism =       0.0185
partiton_level_parallism_total  =       0.0603
partiton_level_parallism_util =       1.0979
partiton_level_parallism_util_total  =       1.1424
L2_BW  =       1.6206 GB/Sec
L2_BW_total  =       4.8607 GB/Sec
gpu_total_sim_rate=34234

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 69692
	L1I_total_cache_misses = 8840
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1075, Miss = 812, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16558
	L1D_total_cache_misses = 12385
	L1D_total_cache_miss_rate = 0.7480
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1888
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0397
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1813
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2017
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60852
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8840
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10619
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5939
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 69692

Total_core_cache_fail_stats:
ctas_completed 253, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4455936
gpgpu_n_tot_w_icount = 139248
gpgpu_n_stall_shd_mem = 113963
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10368
gpgpu_n_mem_write_global = 5939
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 73117
gpgpu_n_store_insn = 64768
gpgpu_n_shmem_insn = 461725
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 106260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7703
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:4995098	W0_Scoreboard:2060047	W1:6072	W2:5060	W3:5060	W4:5060	W5:5060	W6:5060	W7:5060	W8:5060	W9:5060	W10:5060	W11:5060	W12:5060	W13:5060	W14:5060	W15:5060	W16:62336	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:138699	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 82944 {8:10368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 484920 {40:2017,72:2018,136:1904,}
traffic_breakdown_coretomem[INST_ACC_R] = 70440 {8:8805,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1658880 {40:41472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 109352 {8:13669,}
traffic_breakdown_memtocore[INST_ACC_R] = 1408800 {40:35220,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 169 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47733 	7438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8524 	247 	49 	16205 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32935 	6807 	1955 	9935 	3169 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	340 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       356       312       321       233       215       135       135       135       135       428       356       430       339       393       368
dram[1]:        460       301       388       279       297       215       135       135       135       138       355       501       501       483       487       385
dram[2]:        343       376       294       322       210       235       135       135       135       138       343       426       330       435       366       400
dram[3]:        329       457       275       387       207       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       363       323       325       237       212       141       135       142       135       428       363       441       345       407       363
dram[5]:        479       303       402       275       331       207       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=549839 n_nop=549783 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001819
n_activity=373 dram_eff=0.2681
bk0: 26a 549744i bk1: 24a 549790i bk2: 0a 549836i bk3: 0a 549837i bk4: 0a 549837i bk5: 0a 549839i bk6: 0a 549839i bk7: 0a 549839i bk8: 0a 549839i bk9: 0a 549839i bk10: 0a 549839i bk11: 0a 549839i bk12: 0a 549839i bk13: 0a 549840i bk14: 0a 549840i bk15: 0a 549842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000182 
total_CMD = 549839 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 549630 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549839 
n_nop = 549783 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000394661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=549839 n_nop=549789 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001746
n_activity=290 dram_eff=0.331
bk0: 24a 549796i bk1: 24a 549794i bk2: 0a 549838i bk3: 0a 549838i bk4: 0a 549838i bk5: 0a 549838i bk6: 0a 549838i bk7: 0a 549838i bk8: 0a 549838i bk9: 0a 549839i bk10: 0a 549839i bk11: 0a 549840i bk12: 0a 549840i bk13: 0a 549840i bk14: 0a 549840i bk15: 0a 549840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 549839 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 549683 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549839 
n_nop = 549789 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000221883
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=549839 n_nop=549789 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001746
n_activity=290 dram_eff=0.331
bk0: 24a 549794i bk1: 24a 549793i bk2: 0a 549838i bk3: 0a 549838i bk4: 0a 549838i bk5: 0a 549838i bk6: 0a 549838i bk7: 0a 549838i bk8: 0a 549838i bk9: 0a 549839i bk10: 0a 549839i bk11: 0a 549840i bk12: 0a 549840i bk13: 0a 549840i bk14: 0a 549840i bk15: 0a 549840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 549839 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 549683 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549839 
n_nop = 549789 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000230977
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=549839 n_nop=549789 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001746
n_activity=290 dram_eff=0.331
bk0: 24a 549793i bk1: 24a 549792i bk2: 0a 549838i bk3: 0a 549838i bk4: 0a 549838i bk5: 0a 549838i bk6: 0a 549838i bk7: 0a 549838i bk8: 0a 549838i bk9: 0a 549839i bk10: 0a 549839i bk11: 0a 549840i bk12: 0a 549840i bk13: 0a 549840i bk14: 0a 549840i bk15: 0a 549840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000175 
total_CMD = 549839 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 549683 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549839 
n_nop = 549789 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000091 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000221883
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=549839 n_nop=549793 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00016
n_activity=269 dram_eff=0.3271
bk0: 24a 549793i bk1: 20a 549798i bk2: 0a 549838i bk3: 0a 549838i bk4: 0a 549838i bk5: 0a 549838i bk6: 0a 549838i bk7: 0a 549838i bk8: 0a 549838i bk9: 0a 549839i bk10: 0a 549839i bk11: 0a 549840i bk12: 0a 549840i bk13: 0a 549840i bk14: 0a 549840i bk15: 0a 549840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 549839 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 549694 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549839 
n_nop = 549793 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000080 
Either_Row_CoL_Bus_Util = 0.000084 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000218246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=549839 n_nop=549797 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001455
n_activity=248 dram_eff=0.3226
bk0: 24a 549793i bk1: 16a 549804i bk2: 0a 549838i bk3: 0a 549838i bk4: 0a 549838i bk5: 0a 549838i bk6: 0a 549838i bk7: 0a 549838i bk8: 0a 549838i bk9: 0a 549839i bk10: 0a 549839i bk11: 0a 549840i bk12: 0a 549840i bk13: 0a 549840i bk14: 0a 549840i bk15: 0a 549840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000145 
total_CMD = 549839 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 549705 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 549839 
n_nop = 549797 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000207333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7635, Miss = 26, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7626, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7719, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7526, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 7718, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 7500, Miss = 24, Miss_rate = 0.003, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 7614, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 7615, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7629, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 7140, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 8097, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6572, Miss = 16, Miss_rate = 0.002, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 90391
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13669
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34539
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41472
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13669
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=90391
icnt_total_pkts_simt_to_mem=32857
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.79117
	minimum = 5
	maximum = 54
Network latency average = 8.79117
	minimum = 5
	maximum = 54
Slowest packet = 114846
Flit latency average = 8.41827
	minimum = 5
	maximum = 54
Slowest flit = 122444
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00336339
	minimum = 0 (at node 0)
	maximum = 0.0126664 (at node 20)
Accepted packet rate average = 0.00336339
	minimum = 0 (at node 0)
	maximum = 0.0241162 (at node 10)
Injected flit rate average = 0.00371325
	minimum = 0 (at node 0)
	maximum = 0.0126664 (at node 20)
Accepted flit rate average= 0.00371325
	minimum = 0 (at node 0)
	maximum = 0.0241162 (at node 10)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0874 (29 samples)
	minimum = 5 (29 samples)
	maximum = 84 (29 samples)
Network latency average = 11.0063 (29 samples)
	minimum = 5 (29 samples)
	maximum = 81.8276 (29 samples)
Flit latency average = 10.588 (29 samples)
	minimum = 5 (29 samples)
	maximum = 81.8276 (29 samples)
Fragmentation average = 0 (29 samples)
	minimum = 0 (29 samples)
	maximum = 0 (29 samples)
Injected packet rate average = 0.0103105 (29 samples)
	minimum = 0.000651109 (29 samples)
	maximum = 0.0366881 (29 samples)
Accepted packet rate average = 0.0103105 (29 samples)
	minimum = 0.000204894 (29 samples)
	maximum = 0.0255992 (29 samples)
Injected flit rate average = 0.0109985 (29 samples)
	minimum = 0.000819574 (29 samples)
	maximum = 0.0368138 (29 samples)
Accepted flit rate average = 0.0109985 (29 samples)
	minimum = 0.000204894 (29 samples)
	maximum = 0.026368 (29 samples)
Injected packet size average = 1.06672 (29 samples)
Accepted packet size average = 1.06672 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 34234 (inst/sec)
gpgpu_simulation_rate = 9256 (cycle/sec)
gpgpu_silicon_slowdown = 75626x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (2,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z20needle_cuda_shared_2PiS_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 30: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 30 
gpu_sim_cycle = 14160
gpu_sim_insn = 12230
gpu_ipc =       0.8637
gpu_tot_sim_cycle = 430721
gpu_tot_sim_insn = 1552797
gpu_tot_ipc =       3.6051
gpu_tot_issued_cta = 255
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0914% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 412
partiton_level_parallism =       0.0160
partiton_level_parallism_total  =       0.0589
partiton_level_parallism_util =       1.0561
partiton_level_parallism_util_total  =       1.1416
L2_BW  =       1.1991 GB/Sec
L2_BW_total  =       4.7403 GB/Sec
gpu_total_sim_rate=33756

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70244
	L1I_total_cache_misses = 8910
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1154, Miss = 877, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16716
	L1D_total_cache_misses = 12511
	L1D_total_cache_miss_rate = 0.7484
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1904
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0394
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1829
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61334
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8910
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10717
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5999
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70244

Total_core_cache_fail_stats:
ctas_completed 255, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
8805, 549, 
gpgpu_n_tot_thrd_icount = 4491264
gpgpu_n_tot_w_icount = 140352
gpgpu_n_stall_shd_mem = 114891
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10464
gpgpu_n_mem_write_global = 5999
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 73695
gpgpu_n_store_insn = 65280
gpgpu_n_shmem_insn = 465375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 107100
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7791
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:5034053	W0_Scoreboard:2076598	W1:6120	W2:5100	W3:5100	W4:5100	W5:5100	W6:5100	W7:5100	W8:5100	W9:5100	W10:5100	W11:5100	W12:5100	W13:5100	W14:5100	W15:5100	W16:62832	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:139803	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83712 {8:10464,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 488408 {40:2047,72:2046,136:1906,}
traffic_breakdown_coretomem[INST_ACC_R] = 71000 {8:8875,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1674240 {40:41856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110104 {8:13763,}
traffic_breakdown_memtocore[INST_ACC_R] = 1420000 {40:35500,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 168 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:140 	98 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48211 	7438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8593 	248 	49 	16361 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33288 	6826 	1993 	10003 	3169 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	352 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 278/14 = 19.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       356       312       321       233       215       135       135       135       135       428       356       430       339       393       368
dram[1]:        460       301       388       279       297       215       135       135       135       138       355       501       501       483       487       385
dram[2]:        343       376       294       322       210       235       135       135       135       138       343       426       330       435       366       400
dram[3]:        329       457       275       387       207       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       363       323       325       237       212       141       135       142       135       428       363       441       345       407       363
dram[5]:        479       303       402       275       331       207       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568529 n_nop=568473 n_act=4 n_pre=2 n_ref_event=94858718469712 n_req=50 n_rd=50 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001759
n_activity=373 dram_eff=0.2681
bk0: 26a 568434i bk1: 24a 568480i bk2: 0a 568526i bk3: 0a 568527i bk4: 0a 568527i bk5: 0a 568529i bk6: 0a 568529i bk7: 0a 568529i bk8: 0a 568529i bk9: 0a 568529i bk10: 0a 568529i bk11: 0a 568529i bk12: 0a 568529i bk13: 0a 568530i bk14: 0a 568530i bk15: 0a 568532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000176 
total_CMD = 568529 
util_bw = 100 
Wasted_Col = 85 
Wasted_Row = 24 
Idle = 568320 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568529 
n_nop = 568473 
Read = 50 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 94858718469712 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 50 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000381687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568529 n_nop=568479 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001689
n_activity=290 dram_eff=0.331
bk0: 24a 568486i bk1: 24a 568484i bk2: 0a 568528i bk3: 0a 568528i bk4: 0a 568528i bk5: 0a 568528i bk6: 0a 568528i bk7: 0a 568528i bk8: 0a 568528i bk9: 0a 568529i bk10: 0a 568529i bk11: 0a 568530i bk12: 0a 568530i bk13: 0a 568530i bk14: 0a 568530i bk15: 0a 568530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 568529 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 568373 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568529 
n_nop = 568479 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000214589
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568529 n_nop=568479 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001689
n_activity=290 dram_eff=0.331
bk0: 24a 568484i bk1: 24a 568483i bk2: 0a 568528i bk3: 0a 568528i bk4: 0a 568528i bk5: 0a 568528i bk6: 0a 568528i bk7: 0a 568528i bk8: 0a 568528i bk9: 0a 568529i bk10: 0a 568529i bk11: 0a 568530i bk12: 0a 568530i bk13: 0a 568530i bk14: 0a 568530i bk15: 0a 568530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 568529 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 568373 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568529 
n_nop = 568479 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000223383
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568529 n_nop=568479 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001689
n_activity=290 dram_eff=0.331
bk0: 24a 568483i bk1: 24a 568482i bk2: 0a 568528i bk3: 0a 568528i bk4: 0a 568528i bk5: 0a 568528i bk6: 0a 568528i bk7: 0a 568528i bk8: 0a 568528i bk9: 0a 568529i bk10: 0a 568529i bk11: 0a 568530i bk12: 0a 568530i bk13: 0a 568530i bk14: 0a 568530i bk15: 0a 568530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000169 
total_CMD = 568529 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 568373 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568529 
n_nop = 568479 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000214589
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568529 n_nop=568483 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001548
n_activity=269 dram_eff=0.3271
bk0: 24a 568483i bk1: 20a 568488i bk2: 0a 568528i bk3: 0a 568528i bk4: 0a 568528i bk5: 0a 568528i bk6: 0a 568528i bk7: 0a 568528i bk8: 0a 568528i bk9: 0a 568529i bk10: 0a 568529i bk11: 0a 568530i bk12: 0a 568530i bk13: 0a 568530i bk14: 0a 568530i bk15: 0a 568530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000155 
total_CMD = 568529 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 568384 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568529 
n_nop = 568483 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000077 
Either_Row_CoL_Bus_Util = 0.000081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000211071
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=568529 n_nop=568487 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001407
n_activity=248 dram_eff=0.3226
bk0: 24a 568483i bk1: 16a 568494i bk2: 0a 568528i bk3: 0a 568528i bk4: 0a 568528i bk5: 0a 568528i bk6: 0a 568528i bk7: 0a 568528i bk8: 0a 568528i bk9: 0a 568529i bk10: 0a 568529i bk11: 0a 568530i bk12: 0a 568530i bk13: 0a 568530i bk14: 0a 568530i bk15: 0a 568530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 568529 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 568395 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 568529 
n_nop = 568487 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000200517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7728, Miss = 26, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7658, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7735, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7638, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 7734, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 7616, Miss = 24, Miss_rate = 0.003, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 7706, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 7647, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7722, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 7164, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 8129, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6672, Miss = 16, Miss_rate = 0.002, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 91149
L2_total_cache_misses = 278
L2_total_cache_miss_rate = 0.0030
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41856
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13763
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34819
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41856
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13763
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35500
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=91149
icnt_total_pkts_simt_to_mem=33117
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.39533
	minimum = 5
	maximum = 58
Network latency average = 8.3811
	minimum = 5
	maximum = 58
Slowest packet = 116044
Flit latency average = 8.23477
	minimum = 5
	maximum = 58
Slowest flit = 123774
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00257376
	minimum = 0 (at node 0)
	maximum = 0.00819209 (at node 20)
Accepted packet rate average = 0.00257376
	minimum = 0 (at node 0)
	maximum = 0.0267655 (at node 13)
Injected flit rate average = 0.00266269
	minimum = 0 (at node 0)
	maximum = 0.00918079 (at node 13)
Accepted flit rate average= 0.00266269
	minimum = 0 (at node 0)
	maximum = 0.0267655 (at node 13)
Injected packet length average = 1.03455
Accepted packet length average = 1.03455
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9977 (30 samples)
	minimum = 5 (30 samples)
	maximum = 83.1333 (30 samples)
Network latency average = 10.9188 (30 samples)
	minimum = 5 (30 samples)
	maximum = 81.0333 (30 samples)
Flit latency average = 10.5096 (30 samples)
	minimum = 5 (30 samples)
	maximum = 81.0333 (30 samples)
Fragmentation average = 0 (30 samples)
	minimum = 0 (30 samples)
	maximum = 0 (30 samples)
Injected packet rate average = 0.0100526 (30 samples)
	minimum = 0.000629405 (30 samples)
	maximum = 0.0357382 (30 samples)
Accepted packet rate average = 0.0100526 (30 samples)
	minimum = 0.000198064 (30 samples)
	maximum = 0.0256381 (30 samples)
Injected flit rate average = 0.0107206 (30 samples)
	minimum = 0.000792255 (30 samples)
	maximum = 0.0358927 (30 samples)
Accepted flit rate average = 0.0107206 (30 samples)
	minimum = 0.000198064 (30 samples)
	maximum = 0.0263813 (30 samples)
Injected packet size average = 1.06645 (30 samples)
Accepted packet size average = 1.06645 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 33756 (inst/sec)
gpgpu_simulation_rate = 9363 (cycle/sec)
gpgpu_silicon_slowdown = 74762x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de898..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc4e1de890..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de88c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de888..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de884..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc4e1de880..

GPGPU-Sim PTX: cudaLaunch for 0x0x564602ce9e28 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_iiii' to stream 0, gridDim= (1,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z20needle_cuda_shared_2PiS_iiii'
Destroy streams for kernel 31: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_iiii 
kernel_launch_uid = 31 
gpu_sim_cycle = 14044
gpu_sim_insn = 6115
gpu_ipc =       0.4354
gpu_tot_sim_cycle = 444765
gpu_tot_sim_insn = 1558912
gpu_tot_ipc =       3.5050
gpu_tot_issued_cta = 256
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0914% 
max_total_param_size = 0
gpu_stall_dramfull = 83
gpu_stall_icnt2sh    = 412
partiton_level_parallism =       0.0061
partiton_level_parallism_total  =       0.0572
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.1411
L2_BW  =       0.5375 GB/Sec
L2_BW_total  =       4.6076 GB/Sec
gpu_total_sim_rate=33168

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 70520
	L1I_total_cache_misses = 8945
	L1I_total_cache_miss_rate = 0.1268
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1206, Miss = 912, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1127, Miss = 847, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1073, Miss = 791, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1154, Miss = 875, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 16768
	L1D_total_cache_misses = 12546
	L1D_total_cache_miss_rate = 0.7482
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1912
	L1C_total_cache_misses = 75
	L1C_total_cache_miss_rate = 0.0392
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10498
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1837
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 75
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61575
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8945
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70520

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
9357, 549, 
gpgpu_n_tot_thrd_icount = 4508928
gpgpu_n_tot_w_icount = 140904
gpgpu_n_stall_shd_mem = 115328
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10498
gpgpu_n_mem_write_global = 6016
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 73984
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 467200
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 107520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7808
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43	W0_Idle:5053416	W0_Scoreboard:2084769	W1:6144	W2:5120	W3:5120	W4:5120	W5:5120	W6:5120	W7:5120	W8:5120	W9:5120	W10:5120	W11:5120	W12:5120	W13:5120	W14:5120	W15:5120	W16:63080	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:140355	WS1:549	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 83984 {8:10498,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 490496 {40:2048,72:2048,136:1920,}
traffic_breakdown_coretomem[INST_ACC_R] = 71280 {8:8910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1679680 {40:41992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 110592 {8:13824,}
traffic_breakdown_memtocore[INST_ACC_R] = 1425600 {40:35640,}
maxmflatency = 507 
max_icnt2mem_latency = 82 
maxmrqlatency = 21 
max_icnt2sh_latency = 163 
averagemflatency = 168 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 20 
mrq_lat_table:141 	98 	0 	38 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48407 	7439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8628 	248 	49 	16412 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33424 	6838 	2017 	10028 	3169 	370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	364 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       326      8222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1529      9112         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3979     10035         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5638     10916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6460     11819         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      7316     12707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.666667 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 281/14 = 20.071428
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        363       356       312       321       233       215       135       135       135       135       428       356       430       339       393       368
dram[1]:        460       301       388       279       297       215       135       135       135       138       355       501       501       483       487       385
dram[2]:        343       376       294       322       210       235       135       135       135       138       343       426       330       435       366       400
dram[3]:        329       457       275       387       207       326       135       135       136       135       486       341       477       486       384       480
dram[4]:        380       363       323       325       237       212       141       135       142       135       428       363       441       345       407       363
dram[5]:        479       303       402       275       331       207       135       135       135       135       349       507       507       487       500       386
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587066 n_nop=587006 n_act=5 n_pre=2 n_ref_event=94858718469712 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001806
n_activity=413 dram_eff=0.2567
bk0: 26a 586971i bk1: 24a 587017i bk2: 0a 587063i bk3: 0a 587064i bk4: 0a 587064i bk5: 0a 587066i bk6: 0a 587066i bk7: 0a 587066i bk8: 0a 587066i bk9: 0a 587066i bk10: 3a 587050i bk11: 0a 587065i bk12: 0a 587066i bk13: 0a 587067i bk14: 0a 587067i bk15: 0a 587069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924528
Row_Buffer_Locality_read = 0.924528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.678774
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000181 
total_CMD = 587066 
util_bw = 106 
Wasted_Col = 99 
Wasted_Row = 24 
Idle = 586837 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 587066 
n_nop = 587006 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 2 
n_ref = 94858718469712 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 53 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000090 
Either_Row_CoL_Bus_Util = 0.000102 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000410516
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587066 n_nop=587016 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001635
n_activity=290 dram_eff=0.331
bk0: 24a 587023i bk1: 24a 587021i bk2: 0a 587065i bk3: 0a 587065i bk4: 0a 587065i bk5: 0a 587065i bk6: 0a 587065i bk7: 0a 587065i bk8: 0a 587065i bk9: 0a 587066i bk10: 0a 587066i bk11: 0a 587067i bk12: 0a 587067i bk13: 0a 587067i bk14: 0a 587067i bk15: 0a 587067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 587066 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 586910 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 587066 
n_nop = 587016 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000207813
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587066 n_nop=587016 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001635
n_activity=290 dram_eff=0.331
bk0: 24a 587021i bk1: 24a 587020i bk2: 0a 587065i bk3: 0a 587065i bk4: 0a 587065i bk5: 0a 587065i bk6: 0a 587065i bk7: 0a 587065i bk8: 0a 587065i bk9: 0a 587066i bk10: 0a 587066i bk11: 0a 587067i bk12: 0a 587067i bk13: 0a 587067i bk14: 0a 587067i bk15: 0a 587067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 587066 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 586910 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 587066 
n_nop = 587016 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00021633
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587066 n_nop=587016 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001635
n_activity=290 dram_eff=0.331
bk0: 24a 587020i bk1: 24a 587019i bk2: 0a 587065i bk3: 0a 587065i bk4: 0a 587065i bk5: 0a 587065i bk6: 0a 587065i bk7: 0a 587065i bk8: 0a 587065i bk9: 0a 587066i bk10: 0a 587066i bk11: 0a 587067i bk12: 0a 587067i bk13: 0a 587067i bk14: 0a 587067i bk15: 0a 587067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000164 
total_CMD = 587066 
util_bw = 96 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 586910 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 587066 
n_nop = 587016 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000082 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000207813
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587066 n_nop=587020 n_act=2 n_pre=0 n_ref_event=4565658604079112714 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001499
n_activity=269 dram_eff=0.3271
bk0: 24a 587020i bk1: 20a 587025i bk2: 0a 587065i bk3: 0a 587065i bk4: 0a 587065i bk5: 0a 587065i bk6: 0a 587065i bk7: 0a 587065i bk8: 0a 587065i bk9: 0a 587066i bk10: 0a 587066i bk11: 0a 587067i bk12: 0a 587067i bk13: 0a 587067i bk14: 0a 587067i bk15: 0a 587067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000150 
total_CMD = 587066 
util_bw = 88 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 586921 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 587066 
n_nop = 587020 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000075 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000204406
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=587066 n_nop=587024 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001363
n_activity=248 dram_eff=0.3226
bk0: 24a 587020i bk1: 16a 587031i bk2: 0a 587065i bk3: 0a 587065i bk4: 0a 587065i bk5: 0a 587065i bk6: 0a 587065i bk7: 0a 587065i bk8: 0a 587065i bk9: 0a 587066i bk10: 0a 587066i bk11: 0a 587067i bk12: 0a 587067i bk13: 0a 587067i bk14: 0a 587067i bk15: 0a 587067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000136 
total_CMD = 587066 
util_bw = 80 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 586932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 587066 
n_nop = 587024 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000068 
Either_Row_CoL_Bus_Util = 0.000072 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000194186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7786, Miss = 29, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[1]: Access = 7674, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 382
L2_cache_bank[2]: Access = 7744, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 192
L2_cache_bank[3]: Access = 7674, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 384
L2_cache_bank[4]: Access = 7742, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 193
L2_cache_bank[5]: Access = 7674, Miss = 24, Miss_rate = 0.003, Pending_hits = 45, Reservation_fails = 284
L2_cache_bank[6]: Access = 7734, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[7]: Access = 7663, Miss = 24, Miss_rate = 0.003, Pending_hits = 48, Reservation_fails = 376
L2_cache_bank[8]: Access = 7770, Miss = 24, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 191
L2_cache_bank[9]: Access = 7176, Miss = 20, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 288
L2_cache_bank[10]: Access = 8145, Miss = 24, Miss_rate = 0.003, Pending_hits = 36, Reservation_fails = 291
L2_cache_bank[11]: Access = 6704, Miss = 16, Miss_rate = 0.002, Pending_hits = 24, Reservation_fails = 193
L2_total_cache_accesses = 91486
L2_total_cache_misses = 281
L2_total_cache_miss_rate = 0.0031
L2_total_cache_pending_hits = 405
L2_total_cache_reservation_fails = 3156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34959
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 405
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3156
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 207
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 41992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 13824
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35640
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3156
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=91486
icnt_total_pkts_simt_to_mem=33247
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.1773
	minimum = 5
	maximum = 45
Network latency average = 8.1773
	minimum = 5
	maximum = 45
Slowest packet = 116695
Flit latency average = 7.78373
	minimum = 5
	maximum = 45
Slowest flit = 124459
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00111554
	minimum = 0 (at node 1)
	maximum = 0.00612361 (at node 0)
Accepted packet rate average = 0.00111554
	minimum = 0 (at node 1)
	maximum = 0.023996 (at node 0)
Injected flit rate average = 0.00123158
	minimum = 0 (at node 1)
	maximum = 0.00925662 (at node 0)
Accepted flit rate average= 0.00123158
	minimum = 0 (at node 1)
	maximum = 0.023996 (at node 0)
Injected packet length average = 1.10402
Accepted packet length average = 1.10402
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9067 (31 samples)
	minimum = 5 (31 samples)
	maximum = 81.9032 (31 samples)
Network latency average = 10.8303 (31 samples)
	minimum = 5 (31 samples)
	maximum = 79.871 (31 samples)
Flit latency average = 10.4217 (31 samples)
	minimum = 5 (31 samples)
	maximum = 79.871 (31 samples)
Fragmentation average = 0 (31 samples)
	minimum = 0 (31 samples)
	maximum = 0 (31 samples)
Injected packet rate average = 0.00976435 (31 samples)
	minimum = 0.000609102 (31 samples)
	maximum = 0.0347829 (31 samples)
Accepted packet rate average = 0.00976435 (31 samples)
	minimum = 0.000191675 (31 samples)
	maximum = 0.0255851 (31 samples)
Injected flit rate average = 0.0104145 (31 samples)
	minimum = 0.000766699 (31 samples)
	maximum = 0.0350335 (31 samples)
Accepted flit rate average = 0.0104145 (31 samples)
	minimum = 0.000191675 (31 samples)
	maximum = 0.0263044 (31 samples)
Injected packet size average = 1.06659 (31 samples)
Accepted packet size average = 1.06659 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 33168 (inst/sec)
gpgpu_simulation_rate = 9463 (cycle/sec)
gpgpu_silicon_slowdown = 73972x
GPGPU-Sim: *** exit detected ***
