// Seed: 274172620
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    inout integer id_10,
    input id_11,
    input id_12,
    output logic id_13
);
  assign id_2 = id_5;
endmodule
