{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701899734725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701899734726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 18:55:34 2023 " "Processing started: Wed Dec 06 18:55:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701899734726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701899734726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab04 -c Lab04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701899734726 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701899736153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA4bits " "Found entity 1: ULA4bits" {  } { { "ULA4bits.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_decod_bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_decod_bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_DECOD_BCD " "Found entity 1: ULA_DECOD_BCD" {  } { { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4BITS " "Found entity 1: MUX4BITS" {  } { { "MUX4BITS.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/MUX4BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1BIT " "Found entity 1: MUX1BIT" {  } { { "MUX1BIT.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/MUX1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab01.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01 " "Found entity 1: LAB01" {  } { { "LAB01.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/LAB01.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/HA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd_g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd_g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_BCD_G " "Found entity 1: DECOD_BCD_G" {  } { { "DECOD_BCD_G.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_G.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd_f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd_f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_BCD_F " "Found entity 1: DECOD_BCD_F" {  } { { "DECOD_BCD_F.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_F.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd_e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd_e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_BCD_E " "Found entity 1: DECOD_BCD_E" {  } { { "DECOD_BCD_E.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_E.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_BCD_D " "Found entity 1: DECOD_BCD_D" {  } { { "DECOD_BCD_D.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_BCD_C " "Found entity 1: DECOD_BCD_C" {  } { { "DECOD_BCD_C.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_BCD_B " "Found entity 1: DECOD_BCD_B" {  } { { "DECOD_BCD_B.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_BCD_A " "Found entity 1: DECOD_BCD_A" {  } { { "DECOD_BCD_A.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_bcd_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_bcd_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECOD_BCD_4b " "Found entity 1: DECOD_BCD_4b" {  } { { "DECOD_BCD_4b.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701899736581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701899736581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA_DECOD_BCD " "Elaborating entity \"ULA_DECOD_BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701899736809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA4bits ULA4bits:inst " "Elaborating entity \"ULA4bits\" for hierarchy \"ULA4bits:inst\"" {  } { { "ULA_DECOD_BCD.bdf" "inst" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 240 520 688 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899736879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4BITS ULA4bits:inst\|MUX4BITS:inst9 " "Elaborating entity \"MUX4BITS\" for hierarchy \"ULA4bits:inst\|MUX4BITS:inst9\"" {  } { { "ULA4bits.bdf" "inst9" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA4bits.bdf" { { 256 640 768 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899736905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1BIT ULA4bits:inst\|MUX4BITS:inst9\|MUX1BIT:inst " "Elaborating entity \"MUX1BIT\" for hierarchy \"ULA4bits:inst\|MUX4BITS:inst9\|MUX1BIT:inst\"" {  } { { "MUX4BITS.bdf" "inst" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/MUX4BITS.bdf" { { 248 232 328 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899736924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAB01 ULA4bits:inst\|LAB01:inst " "Elaborating entity \"LAB01\" for hierarchy \"ULA4bits:inst\|LAB01:inst\"" {  } { { "ULA4bits.bdf" "inst" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA4bits.bdf" { { 200 184 312 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899736979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ULA4bits:inst\|LAB01:inst\|FA:inst4 " "Elaborating entity \"FA\" for hierarchy \"ULA4bits:inst\|LAB01:inst\|FA:inst4\"" {  } { { "LAB01.bdf" "inst4" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/LAB01.bdf" { { 208 736 832 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899736996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA ULA4bits:inst\|LAB01:inst\|HA:inst " "Elaborating entity \"HA\" for hierarchy \"ULA4bits:inst\|LAB01:inst\|HA:inst\"" {  } { { "LAB01.bdf" "inst" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/LAB01.bdf" { { 208 160 256 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899737016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_BCD_4b DECOD_BCD_4b:inst2 " "Elaborating entity \"DECOD_BCD_4b\" for hierarchy \"DECOD_BCD_4b:inst2\"" {  } { { "ULA_DECOD_BCD.bdf" "inst2" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 240 904 1040 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899737044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_BCD_A DECOD_BCD_4b:inst2\|DECOD_BCD_A:OUT_A " "Elaborating entity \"DECOD_BCD_A\" for hierarchy \"DECOD_BCD_4b:inst2\|DECOD_BCD_A:OUT_A\"" {  } { { "DECOD_BCD_4b.bdf" "OUT_A" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_4b.bdf" { { 80 536 672 176 "OUT_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899737058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_BCD_B DECOD_BCD_4b:inst2\|DECOD_BCD_B:inst " "Elaborating entity \"DECOD_BCD_B\" for hierarchy \"DECOD_BCD_4b:inst2\|DECOD_BCD_B:inst\"" {  } { { "DECOD_BCD_4b.bdf" "inst" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_4b.bdf" { { 184 536 664 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899737076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_BCD_C DECOD_BCD_4b:inst2\|DECOD_BCD_C:OUT_C " "Elaborating entity \"DECOD_BCD_C\" for hierarchy \"DECOD_BCD_4b:inst2\|DECOD_BCD_C:OUT_C\"" {  } { { "DECOD_BCD_4b.bdf" "OUT_C" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_4b.bdf" { { 288 536 664 384 "OUT_C" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899737094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_BCD_D DECOD_BCD_4b:inst2\|DECOD_BCD_D:OUT_D " "Elaborating entity \"DECOD_BCD_D\" for hierarchy \"DECOD_BCD_4b:inst2\|DECOD_BCD_D:OUT_D\"" {  } { { "DECOD_BCD_4b.bdf" "OUT_D" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_4b.bdf" { { 392 536 664 488 "OUT_D" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899737108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_BCD_E DECOD_BCD_4b:inst2\|DECOD_BCD_E:OUT_E " "Elaborating entity \"DECOD_BCD_E\" for hierarchy \"DECOD_BCD_4b:inst2\|DECOD_BCD_E:OUT_E\"" {  } { { "DECOD_BCD_4b.bdf" "OUT_E" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_4b.bdf" { { 496 536 664 592 "OUT_E" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899737122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_BCD_F DECOD_BCD_4b:inst2\|DECOD_BCD_F:OUT_F " "Elaborating entity \"DECOD_BCD_F\" for hierarchy \"DECOD_BCD_4b:inst2\|DECOD_BCD_F:OUT_F\"" {  } { { "DECOD_BCD_4b.bdf" "OUT_F" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_4b.bdf" { { 600 536 664 696 "OUT_F" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899737136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECOD_BCD_G DECOD_BCD_4b:inst2\|DECOD_BCD_G:OUT_G " "Elaborating entity \"DECOD_BCD_G\" for hierarchy \"DECOD_BCD_4b:inst2\|DECOD_BCD_G:OUT_G\"" {  } { { "DECOD_BCD_4b.bdf" "OUT_G" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/DECOD_BCD_4b.bdf" { { 704 528 664 800 "OUT_G" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701899737151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701899738472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701899739210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701899739210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701899739547 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701899739547 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701899739547 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701899739547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701899739590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 18:55:39 2023 " "Processing ended: Wed Dec 06 18:55:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701899739590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701899739590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701899739590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701899739590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701899741211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701899741212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 18:55:40 2023 " "Processing started: Wed Dec 06 18:55:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701899741212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701899741212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab04 -c Lab04 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab04 -c Lab04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701899741212 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701899741446 ""}
{ "Info" "0" "" "Project  = Lab04" {  } {  } 0 0 "Project  = Lab04" 0 0 "Fitter" 0 0 1701899741448 ""}
{ "Info" "0" "" "Revision = Lab04" {  } {  } 0 0 "Revision = Lab04" 0 0 "Fitter" 0 0 1701899741448 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1701899741598 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab04 EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design Lab04" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1701899741741 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1701899741809 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1701899741809 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701899742255 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701899742285 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701899742652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701899742652 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701899742652 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701899742652 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899742663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899742663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899742663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899742663 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899742663 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701899742663 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701899742666 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_Z " "Pin FLAG_Z not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { FLAG_Z } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 280 688 864 296 "FLAG_Z" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLAG_Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FLAG_N " "Pin FLAG_N not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { FLAG_N } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 296 688 864 312 "FLAG_N" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLAG_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Pin A not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { A } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 264 1040 1216 280 "A" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B " "Pin B not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { B } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 280 1040 1216 296 "B" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { C } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 296 1040 1216 312 "C" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D " "Pin D not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { D } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 312 1040 1216 328 "D" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E " "Pin E not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { E } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 328 1040 1216 344 "E" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F " "Pin F not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { F } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 344 1040 1216 360 "F" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "G " "Pin G not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { G } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 360 1040 1216 376 "G" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In_A\[0\] " "Pin In_A\[0\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { In_A[0] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 264 352 520 280 "In_A" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In_B\[0\] " "Pin In_B\[0\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { In_B[0] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 280 352 520 296 "In_B" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In_B\[1\] " "Pin In_B\[1\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { In_B[1] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 280 352 520 296 "In_B" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In_A\[1\] " "Pin In_A\[1\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { In_A[1] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 264 352 520 280 "In_A" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[0\] " "Pin op_sel\[0\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { op_sel[0] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 296 352 520 312 "op_sel" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[1\] " "Pin op_sel\[1\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { op_sel[1] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 296 352 520 312 "op_sel" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { op_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In_B\[2\] " "Pin In_B\[2\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { In_B[2] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 280 352 520 296 "In_B" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In_A\[2\] " "Pin In_A\[2\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { In_A[2] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 264 352 520 280 "In_A" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In_B\[3\] " "Pin In_B\[3\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { In_B[3] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 280 352 520 296 "In_B" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "In_A\[3\] " "Pin In_A\[3\] not assigned to an exact location on the device" {  } { { "g:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartusii/quartus/bin64/pin_planner.ppl" { In_A[3] } } } { "ULA_DECOD_BCD.bdf" "" { Schematic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/ULA_DECOD_BCD.bdf" { { 264 352 520 280 "In_A" "" } } } } { "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { In_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1701899743268 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1701899743268 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab04.sdc " "Synopsys Design Constraints File file not found: 'Lab04.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701899743789 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701899743790 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1701899743791 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1701899743792 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701899743793 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1701899743793 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701899743794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701899743800 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701899743801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701899743801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701899743802 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701899743803 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701899743804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701899743804 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701899743805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701899743805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1701899743806 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701899743806 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 10 9 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 10 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1701899743809 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1701899743809 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701899743809 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 14 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701899743812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701899743812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701899743812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701899743812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701899743812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701899743812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701899743812 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1701899743812 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1701899743812 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701899743812 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899743862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701899744893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899744962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701899744972 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701899745105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899745105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701899745405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "G:/UFRGS/CD/lab01_RCA/lab04/projeto/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1701899745906 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701899745906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899745966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1701899745968 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1701899745968 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701899745968 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1701899745978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701899746025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701899746371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701899746414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701899746804 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899747220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/UFRGS/CD/lab01_RCA/lab04/projeto/output_files/Lab04.fit.smsg " "Generated suppressed messages file G:/UFRGS/CD/lab01_RCA/lab04/projeto/output_files/Lab04.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701899747924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701899748259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 18:55:48 2023 " "Processing ended: Wed Dec 06 18:55:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701899748259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701899748259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701899748259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701899748259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701899749682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701899749682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 18:55:49 2023 " "Processing started: Wed Dec 06 18:55:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701899749682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701899749682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab04 -c Lab04 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab04 -c Lab04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701899749682 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701899750666 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701899750691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701899751109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 18:55:51 2023 " "Processing ended: Wed Dec 06 18:55:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701899751109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701899751109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701899751109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701899751109 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701899751723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701899752740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701899752741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 18:55:51 2023 " "Processing started: Wed Dec 06 18:55:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701899752741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701899752741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab04 -c Lab04 " "Command: quartus_sta Lab04 -c Lab04" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701899752742 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1701899752949 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701899753159 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1701899753222 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1701899753223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab04.sdc " "Synopsys Design Constraints File file not found: 'Lab04.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1701899753440 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1701899753441 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1701899753442 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1701899753442 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1701899753443 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1701899753443 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1701899753445 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1701899753454 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1701899753457 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899753459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899753511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899753523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899753528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899753539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899753542 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1701899753570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1701899753607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1701899754149 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1701899754184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1701899754184 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1701899754185 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1701899754185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754235 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1701899754265 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1701899754368 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1701899754368 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1701899754368 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1701899754368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1701899754409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1701899754625 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1701899754626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701899754824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 18:55:54 2023 " "Processing ended: Wed Dec 06 18:55:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701899754824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701899754824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701899754824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701899754824 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701899755542 ""}
