----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- Module Name: TOP_MODUL - Behavioral
----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity TOP_MODUL is
    Port ( vara : in STD_LOGIC;
           varb : in STD_LOGIC);
end TOP_MODUL;

architecture Behavioral of TOP_MODUL is

begin
process(vara, varb)
begin

end process;
end Behavioral;
