-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_utils_v2_0_6 \
  "../../../ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_18 \
  "../../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_15 \
  "../../../ipstatic/hdl/floating_point_v7_1_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_15 \
  "../../../ipstatic/hdl/floating_point_v7_1_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../ipstatic/hdl/verilog/neuron_fadd_32ns_32ns_32_7_full_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/neuron_faddfsub_32ns_32ns_32_7_full_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/neuron_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/neuron_fdiv_32ns_32ns_32_16_no_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/neuron_flow_control_loop_pipe_sequential_init.v" \
  "../../../ipstatic/hdl/verilog/neuron_fmul_32ns_32ns_32_4_max_dsp_1.v" \
  "../../../ipstatic/hdl/verilog/neuron_neuron_Pipeline_VITIS_LOOP_15_1.v" \
  "../../../ipstatic/hdl/verilog/neuron_neuron_Pipeline_VITIS_LOOP_15_1_neuron_tanh_in_ROM_AUTO_1R.v" \
  "../../../ipstatic/hdl/verilog/neuron.v" \
  "../../../ipstatic/hdl/ip/neuron_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v" \
  "../../../ipstatic/hdl/ip/neuron_fadd_32ns_32ns_32_7_full_dsp_1_ip.v" \
  "../../../ipstatic/hdl/ip/neuron_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
  "../../../ipstatic/hdl/ip/neuron_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" \
  "../../../ipstatic/hdl/ip/neuron_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
  "../../../../neuron_ipcheck.gen/sources_1/ip/neuron_0/sim/neuron_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

