design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/top_module_project6,top_module_project6,RUN_2025.05.29_19.10.38,flow completed,0h11m37s0ms,0h3m44s0ms,8120.0,1.0,3654.0,-1,9.57847,1476.06,2739,0,0,0,0,0,0,0,348,347,0,0,2717192,58511,0.0,-1,0.0,0.0,-6.07,0.0,-1,0.0,0.0,-36.02,-1,0.0,62.46,69.1,47.4,59.31,27.47,4785,6176,68,1419,0,0,0,5834,42,0,41,69,412,155,35,2347,1053,1067,32,65422,13718,7020,17164,3654,106978,965289.5392,0.00303,0.0148,3.67e-05,0.00377,0.0187,1.03e-07,0.00433,0.0219,2.02e-07,13.260000000000002,56.07,17.83484929552345,50,1,45,153.18,153.6,0.3,0,10,0.55,1,sky130_fd_sc_hd,AREA 0
