library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity complement_2 is
	port( a: in std_logic_vector(3 downto 0);
			cmplt2 : out std_logic_vector(3 downto 0)
			);
end;

architecture archi_complement_2 of complement_2 is
begin
	