<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="26" Lut="45" T_Register="3331(26)" T_Alu="558(0)" T_Lut="7355(45)" T_Bsram="22(0)">
    <SubModule name="cpu_1" Register="637" Alu="63" Lut="2176" T_Register="1925(637)" T_Alu="222(63)" T_Lut="3859(2176)">
        <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1060" T_Register="992(992)" T_Alu="10(10)" T_Lut="1060(1060)"/>
        <SubModule name="SignExtendSelector" Lut="47" T_Lut="47(47)"/>
        <SubModule name="csrFile" Register="296" Alu="12" Lut="364" T_Register="296(296)" T_Alu="12(12)" T_Lut="364(364)"/>
        <SubModule name="control_stall_id" Alu="10" Lut="7" T_Alu="10(10)" T_Lut="7(7)"/>
        <SubModule name="cpu_alu" Alu="84" Lut="120" T_Alu="84(84)" T_Lut="120(120)"/>
        <SubModule name="control_alu" Lut="14" T_Lut="14(14)"/>
        <SubModule name="control_bypass_ex" Alu="43" T_Alu="43(43)"/>
        <SubModule name="mem_write_selector" Lut="71" T_Lut="71(71)"/>
    </SubModule>
    <SubModule name="bu" Lut="376" T_Lut="376(376)"/>
    <SubModule name="clint_inst" Register="161" Alu="126" Lut="142" T_Register="161(161)" T_Alu="126(126)" T_Lut="142(142)"/>
    <SubModule name="mem" Register="79" Lut="114" Bsram="8" T_Register="79(79)" T_Lut="114(114)" T_Bsram="8(8)"/>
    <SubModule name="bm" Register="1" Lut="3" T_Register="1(1)" T_Lut="3(3)"/>
    <SubModule name="flashController" Register="91" Lut="312" T_Register="218(91)" T_Lut="542(312)">
        <SubModule name="navigator" Register="127" Lut="230" T_Register="127(127)" T_Lut="230(230)"/>
    </SubModule>
    <SubModule name="programMemory_inst" Lut="10" T_Lut="10(10)" T_Bsram="8(0)">
        <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM2_0" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM2_1" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM2_2" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM2_3" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
    <SubModule name="pll_usb"/>
    <SubModule name="usb" Register="64" Lut="97" T_Register="376(64)" T_Alu="43(0)" T_Lut="421(97)" T_Bsram="1(0)">
        <SubModule name="usb_host" Register="163" Lut="108" T_Register="312(163)" T_Alu="43(0)" T_Lut="324(108)" T_Bsram="1(0)">
            <SubModule name="ukp" Register="149" Alu="43" Lut="216" T_Register="149(149)" T_Alu="43(43)" T_Lut="216(216)" T_Bsram="1(0)">
                <SubModule name="ukprom" Bsram="1" T_Bsram="1(1)"/>
            </SubModule>
        </SubModule>
    </SubModule>
    <SubModule name="Gowin_PLL_inst"/>
    <SubModule name="Gowin_CLKDIV_inst"/>
    <SubModule name="ppu_inst" Register="67" Alu="21" Lut="1296" T_Register="79(67)" T_Alu="21(21)" T_Lut="1312(1296)" T_Bsram="5(0)">
        <SubModule name="fifo_data" Register="6" Lut="8" Bsram="1" T_Register="6(6)" T_Lut="8(8)" T_Bsram="1(1)"/>
        <SubModule name="fifo_address" Register="6" Lut="8" Bsram="1" T_Register="6(6)" T_Lut="8(8)" T_Bsram="1(1)"/>
        <SubModule name="text_Buffer" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="attributes_Buffer" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="sprite_buffer" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
    <SubModule name="u_Reset_Sync" Register="4" Alu="4" Lut="2" T_Register="4(4)" T_Alu="4(4)" T_Lut="2(2)"/>
    <SubModule name="svo_hdmi_inst_1" Register="4" Lut="1" T_Register="420(4)" T_Alu="111(0)" T_Lut="510(1)">
        <SubModule name="svo_tcard" Register="44" Lut="53" T_Register="44(44)" T_Lut="53(53)"/>
        <SubModule name="svo_enc" Register="264" Alu="6" Lut="229" T_Register="264(264)" T_Alu="6(6)" T_Lut="229(229)"/>
        <SubModule name="svo_tmds_0" Register="35" Alu="35" Lut="66" T_Register="35(35)" T_Alu="35(35)" T_Lut="66(66)"/>
        <SubModule name="svo_tmds_1" Register="38" Alu="35" Lut="96" T_Register="38(38)" T_Alu="35(35)" T_Lut="96(96)"/>
        <SubModule name="svo_tmds_2" Register="35" Alu="35" Lut="65" T_Register="35(35)" T_Alu="35(35)" T_Lut="65(65)"/>
    </SubModule>
    <SubModule name="counter1mhz" Register="42" Alu="31" Lut="19" T_Register="42(42)" T_Alu="31(31)" T_Lut="19(19)"/>
</Module>
