INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ps2Interface
INFO: [VRFC 10-2458] undeclared symbol tx_parity, assumed default net type wire [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0/src/Ps2Interface.v:296]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0/src/KeyboardCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyboardCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0/sim/KeyboardCtrl_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyboardCtrl_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyboardEvent
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:15]
INFO: [VRFC 10-2458] undeclared symbol skey_valid, assumed default net type wire [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:25]
INFO: [VRFC 10-311] analyzing module KeyboardDecoder
INFO: [VRFC 10-2458] undeclared symbol pulse_been_ready, assumed default net type wire [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:105]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/College/LDL/FinalProject/clock_divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divisor
INFO: [VRFC 10-311] analyzing module one_second
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.srcs/sources_1/new/game.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.srcs/sources_1/new/game.v:1]
INFO: [VRFC 10-311] analyzing module game_single
ERROR: [VRFC 10-2865] module 'game_single' ignored due to previous errors [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.srcs/sources_1/new/game.v:3]
