#ifndef __PANELC0MMON_H_
#define __PANELC0MMON_H_
#ifndef UINT8
	typedef unsigned char __UINT8;
	#define UINT8 __UINT8
#endif
#ifndef UINT16
	typedef unsigned short __UINT16;
	#define UINT16 __UINT16
#endif
#ifndef UINT32
	typedef unsigned int __UINT32;
	#define UINT32 __UINT32
#endif
#ifdef CONFIG_CUSTOMER_TV010
	#define PanelNameSize  40
#else
	#define PanelNameSize  32
#endif
#define PMIC_NAME_SIZE 12

typedef struct _PANEL_CONFIG_PARAMETER{

	UINT8 iCONFIG_DISPLAY_PORT:2;				//0: single port, 1: double port, 2:4 port
	UINT8 iCONFIG_DISPLAY_COLOR_BITS:2;			//0: 30bits, 1:24 bits, 2: 18bits
	UINT8 iCONFIG_DISPLAY_EVEN_RSV1_BIT:1;		//0: Indicate 0, 1: Indicate 1
	UINT8 iCONFIG_DISPLAY_ODD_RSV1_BIT:1;		//0: Indicate 0, 1: Indicate 1
	UINT8 iCONFIG_DISPLAY_BITMAPPING_TABLE:1;	//0: Table1, 1:Table2
	UINT8 iCONFIG_DISPLAY_PORTAB_SWAP:1;		//0: No Swap, 1: Swap , 4 port lvds has 24 type mapping tables
	//1 byte

	UINT8 iCONFIG_DISPLAY_RED_BLUE_SWAP:1;		//0: No Swap, 1: Swap
	UINT8 iCONFIG_DISPLAY_MSB_LSB_SWAP:1;		//0: No Swap, 1: Swap
	UINT8 iCONFIG_DISPLAY_SKEW_DATA_OUTPUT:1;	//0: Disable, 1: Skew data output
	UINT8 iCONFIG_DISPLAY_OUTPUT_INVERSE:1;		//0: No Swap, 1: Swap
	UINT8 iCONFIG_DISPLAY_VERTICAL_SYNC_NORMAL:1;
	UINT8 iCONFIG_DISPLAY_HORIZONTAL_SYNC_NORMAL:1;
	UINT8 iCONFIG_DISPLAY_RATIO_4X3:2;
	//2 bytes

	UINT16 iCONFIG_DISPLAY_CLOCK_MAX;		//119
	UINT16 iCONFIG_DISPLAY_CLOCK_MIN;
	UINT16 iCONFIG_DISPLAY_REFRESH_RATE;			//75
	UINT32 iCONFIG_DISPLAY_CLOCK_TYPICAL;		//70*1000000 // hsliao 20081008
        //11 bytes

	UINT16 iCONFIG_DISP_HORIZONTAL_TOTAL;		//(1688 -1)
	UINT16 iCONFIG_DISP_VERTICAL_TOTAL;			//(1066 - 1)
        //15 bytes

	UINT8 iCONFIG_DISP_HSYNC_WIDTH;				//(32 - 1)
	UINT8 iCONFIG_DISP_VSYNC_LENGTH;			//(6 - 1)
        //17 bytes

	UINT16 iCONFIG_DISP_DEN_STA_HPOS;			//200//201//32
	UINT16 iCONFIG_DISP_DEN_END_HPOS;// 				1480//1482//1312
	UINT16 iCONFIG_DISP_DEN_STA_VPOS;// 				16//frank@1118 Change 5bits to 16 bits to solve overflow problem
	UINT16 iCONFIG_DISP_DEN_END_VPOS;// 				1040
        //25 bytes

	UINT16 iCONFIG_DISP_ACT_STA_HPOS:3;// 				0
	UINT16 iCONFIG_DISP_ACT_END_HPOS:13;// 				1280
	UINT16 iCONFIG_DISP_ACT_STA_VPOS:3;// 				0
	UINT16 iCONFIG_DISP_ACT_END_VPOS:13;// 				1024
        //33 bytes

	UINT16 iCONFIG_DISP_HSYNC_LASTLINE;// 				(1688 - 1)
	UINT8 iCONFIG_DISP_DCLK_DELAY;// 					0
	UINT8 _iCONFIG_DISP_ACT_STA_BIOS;// 				0x00
	UINT8 iCONFIG_DEFAULT_DPLL_M_DIVIDER;//			0x68 //hpwang 20071119 set default DCLK=(27*104/8)/2/2=87.75MHz
	UINT8 iCONFIG_DEFAULT_DPLL_N_DIVIDER;//			0x18
        //39 bytes

	UINT16 iPANEL_TO_LVDS_ON_ms;//						50 // Delay(T1+T2): Panel Power --> LVDS Signal
	UINT16 iLVDS_TO_LIGHT_ON_ms;//						200 // Delay(T3):    Settings: LVDS Signal --> Backlight On

	UINT16 iLIGHT_TO_LDVS_OFF_ms;//					200 // Delay(T4):    Turn Off backlight and delay to turn off LVDS signal
	UINT16 iLVDS_TO_PANEL_OFF_ms;//					40 // Delay(T5+T6): LVDS Signal Off --> Panel Power Off
        //47 bytes

	UINT16 iPANEL_OFF_TO_ON_ms;//						1000 // Delay(T7):    Totally Off --> Next On
	UINT16 iCONFIG_BACKLIGHT_PWM_FREQ;//				10000
	UINT8 iCONFIG_BACKLIGHT_PWM_DUTY;//				10
	UINT8 iFIX_LAST_LINE_ENABLE;//				0
	UINT8 iFIX_LAST_LINE_4X_ENABLE;//				0
	UINT8 iVFLIP;//									0
        //55 bytes

	UINT8 iPICASSO_CONTROL_ON;
	UINT8 i3D_DISPLAY_SUPPORT;
	UINT8 i3D_LINE_ALTERNATIVE_SUPPORT;
	UINT8 i3D_PR_OUTPUT_LR_SWAP;
	UINT8 i3D_SG_OUTPUT_120HZ_ON;
	UINT8 i3D_SG_24HZ_OUTPUT_FHD_ON;
	UINT8 iSCALER_2D_3D_CVT_HWSHIFT_ENABLE;
        //62 bytes

	//append new parameters 2012-3-21
	UINT16 iCONFIG_DISP_VERTICAL_TOTAL_50Hz_MIN;
	UINT16 iCONFIG_DISP_VERTICAL_TOTAL_50Hz_MAX;
	UINT16 iCONFIG_DISP_VERTICAL_TOTAL_60Hz_MIN;
	UINT16 iCONFIG_DISP_VERTICAL_TOTAL_60Hz_MAX;
        //70 bytes

	UINT8 iCONFIG_LVDS_4_PORTS_INDEX;
	UINT8 iCONFIG_LVDS_PN_SWAP;
	UINT8 iCONFIG_LVDS_MIRROR;
        //73 bytes

	UINT32 iCONFIG_DISPLAY_PORT_CONFIG1;
	UINT32 iCONFIG_DISPLAY_PORT_CONFIG2;
	UINT8 iCONFIG_SR_MODE;
	UINT8 iCONFIG_SR_PIXEL_MODE;
	UINT8 iCONFIG_SFG_SEG_NUM;
	UINT8 iCONFIG_SFG_PORT_NUM;
	UINT8 iCONFIG_PANEL_TYPE;	// (0:LVDS 2k1k only), (1: VBY_ONE 4k2K), (2: LVDS 4k2k+2k1k (NEED define CUSTOM INDEX))
	UINT8 iCONFIG_PANEL_CUSTOM_INDEX; // 0: none, 1: M3_CMI_55, 2: PA168_AU55,
        //87 bytes

	UINT8 i3D_DISPLAY_TIMING;
	// 88 byte
	
    UINT8 iCONFIG_CUSTOMER_PANEL_ID;

	//Reserve for new parameters
	UINT16 iPANEL_TO_backlight_ON_ms;//Panel to Backlight_PWM on delay
	UINT16 iPANEL_TO_backlight_OFF_ms;//BL_EN to Backlight_PWM off delay
	UINT16 iPANEL_OFF_TO_ON_Min_Protect_ms;//panel off to on delay
	UINT16 iCONFIG_DISP_RESVER07;//fix MAC8QQC-1982//sizeof is 100byte now. don't add more item

	//95 bytes
	UINT16 iPANEL_WIDTH_MM;
	UINT16 iPANEL_HEIGHT_MM;
	UINT16 iBACKLIGHT_PWM_48HZ_FREQ;
	UINT16 iBACKLIGHT_PWM_50HZ_FREQ;
	UINT16 iBACKLIGHT_PWM_60HZ_FREQ; 
	UINT16 iLEDdriver_InitCurrent;
	//96 bytes
#ifdef CONFIG_CUSTOM_SN_PANEL
	//105 bytes
	UINT32 iPixelClk60Hz;
	UINT16 iHTotal60Hz;
	UINT16 iVTotal60Hz;
	UINT8  iHSyncWidth_60Hz;
	UINT8  iVSyncWidth_60Hz;
	UINT16 iHFrontPorch_60Hz;
	UINT16 iHbackPorch_60Hz;
	UINT16 iVFrontPorch_60Hz;
	UINT16 iVbackPorch_60Hz;

	UINT32 iPixelClk50Hz;
	UINT16 iHTotal50Hz;
	UINT16 iVTotal50Hz;
	UINT8  iHSyncWidth_50Hz;
	UINT8  iVSyncWidth_50Hz;
	UINT16 iHFrontPorch_50Hz;
	UINT16 iHbackPorch_50Hz;
	UINT16 iVFrontPorch_50Hz;
	UINT16 iVbackPorch_50Hz;

	UINT32 iPixelClk48Hz;
	UINT16 iHTotal48Hz;
	UINT16 iVTotal48Hz;
	UINT8 iHSyncWidth_48Hz;
	UINT8 iVSyncWidth_48Hz;
	UINT16 iHFrontPorch_48Hz;
	UINT16 iHbackPorch_48Hz;
	UINT16 iVFrontPorch_48Hz;
	UINT16 iVbackPorch_48Hz;
#ifdef CONFIG_TCON_LESS
	UINT8  iTcon_Index;
	//160 byte
	char iBuf[31];
#else
	//159 byte
	char iBuf[32];
#endif
	//191 byte
#endif	
char sPanelName[PanelNameSize];
#ifdef CONFIG_CUSTOM_SN_PANEL//611 byte
	//UINT8 iSnBin_Data[SN_BIN_LEN];	
	SN_PANEL_INFO snInfo[1];
#endif
    char sPmicName[PMIC_NAME_SIZE];
    UINT8 iCONFIG_PMIC_I2C_ADDR;
    UINT8 iCONFIG_PMIC_I2C_PORT;
    UINT8 iCONFIG_PMIC_BIN_SIZE;
    UINT8 iCONFIG_PMIC_RESERVED;

#ifdef CONFIG_CUSTOMER_TV010
	////for TV010
	UINT8 iCONFIG_BACKLIGHT_DUTYMAX;
	UINT8 iCONFIG_BACKLIGHT_DUTYMIN;
	UINT8 iCONFIG_PANEL_GAMMA_TYPE;

	UINT8 iCONFIG_TCON_MODE0:2;
	UINT8 iCONFIG_TCON_MODE1:2;
	UINT8 iCONFIG_HDREN:2;
	UINT8 iCONFIG_LDEN:2;

	UINT8 iCONFIG_PANELSIZE;
	UINT8 iCONFIG_IPWMFeq;
	UINT8 iCONFIG_IPWMDuty;
	UINT8 iCONFIG_VPWMFeq;
	UINT8 iCONFIG_VPWMDuty;

	UINT8 iCONFIG_SSC_Enable:1;
	UINT8 iCONFIG_SSC_Freq:6;
	UINT8 iCONFIG_EYE_TX_Enable:1;
	UINT8 iCONFIG_SSC_Level:4;  // 0.5 x level
	UINT8 iCONFIG_TCON_TYPE:4;

	UINT8 iCONFIG_Enable_FLL_Clock_Adjust:1;
	UINT8 iCONFIG_FLL_NEW_MODE_SYNTHESISN_Val:3;
	UINT8 iCONFIG_Fix_last_line_systhesisn_ratio:4;

	UINT8 iCONFIG_LD_Alogorithm_Soc;
	UINT16 iCONFIG_LD_Partition_Amount;

	UINT32 iCONFIG_OFFRS_TIMEOUT;

	UINT32 iCONFIG_LD_Enable:1;
	UINT32 iCONFIG_LD_SPIDecoderMcuInPower_Enable:1;
	UINT32 iCONFIG_EYE_TX_Amplitude_Current:4;
	UINT32 iCONFIG_EYE_TX_Termination_Res:2;
	UINT32 iCONFIG_EYE_TX_Bias_Voltage:3;
	UINT32 iCONFIG_EYE_TX_Emphasis_Current:3;
	UINT32 iCONFIG_EYE_TX_Output_Enable:6;
	UINT32 iCONFIG_Force60Hz_Nosignal_PlayPic:1;
	UINT32 iCONFIG_SSC_FineTune_Enable:1;
	UINT32 iCONFIG_FORCE_HDR_VIVID_Enable:1;
	UINT32 iCONFIG_VIP_HDR_3DLUT_ENABLE:1;
	UINT32 iCONFIG_EYE_EPI_TX_Enable:1;
	UINT32 iCONFIG_RESERVE01:7;

	UINT8 iCONFIG_buf[24];
#endif

} __attribute__((aligned(4))) PANEL_CONFIG_PARAMETER;

typedef enum {
	P_LVDS_2K1K,				//VDS output 2k1k timing only
	P_VBY1_4K2K,				//V By 1	 output 4k2k timing only
	P_VBY1_8K4K,				//V By 1	 output 8k4k timing only
	P_LVDS_4K_2K_BOOTCODE_2K,	//LVDS output 4k2k and 2k1k timing, bootcode use 2k1k120
	P_LVDS_4K_2K_BOOTCODE_4K,	//LVDS output 4k2k and 2k1k timing, bootcode use 4k2k30
	P_EPI_TYPE,
	P_LVDS_TO_HDMI,
	P_DISP_TO_TVOX,
	P_MINI_LVDS,
	P_VBY1_TO_LVDS,
	P_VBY1_TO_HDMI,
	P_VBY1_TO_LVDS_2K,
	P_HSLVDS_TYPE,
	P_CEDS,
	P_CHPI,
	P_ISP,
	P_VBY1_TO_LVDS_TO_HDMI,
	P_USIT,
	P_VBY1_TO_HDMI_MEMC_FREERUN,
	P_RESERVED,
	P_PANEL_TYPE_MAX
}PANEL_TYPE;

typedef enum {
	VBY_ONE_PANEL_INX8903_4K2K_600M_1S_8L,
	VBY_ONE_PANEL_LG_4K2K_600M_1S_8L,
	VBY_ONE_PANEL_CHINASTAR_4K2K_600M_2S_8L,
	VBY_ONE_PANEL_LG_4K2K_120HZ_1S_16L,
	VBY_ONE_PANEL_LG_4K2K_120HZ_2S_16L,
	VBY_ONE_PANEL_LG_4K2K_120HZ_4S_16L,
	VBY_ONE_PANEL_innolux_4K2K_600M_1S_8L,
	VBY_ONE_PANEL_LG_4K2K_600M_2S_8L,
	VBY_ONE_PANEL_LG_OLED_4K2K_120HZ_4S_16L,
	VBY_ONE_PANEL_SAMSUNG_LSC650FN10_4K2K_2S_8L,
	VBY_ONE_PANEL_SAMSUNG_LSC750FF03_G_4K2K_2S_16L,
	VBY_ONE_PANEL_SAMSUNG_LSC750FF04_G_4K2K_2S_16L,
	VBY_ONE_PANEL_AUO_T500QVN03P7_4K2K_2S_8L,
	VBY_ONE_PANEL_AUO_T550QVN05P6_4K2K_2S_8L,
	VBY_ONE_PANEL_AUO_T650QVN08P7_4K2K_2S_16L,
	VBY_ONE_PANEL_4K2K_to_H5X,
	VBY_ONE_PANEL_LG_4K2K_600M_1S_8L_NEW, // add to support 4K panel pwm problem
	VBY_ONE_PANEL_4K2K_TO_HDMI_2K1K,
	VBY_ONE_PANEL_8K4K_60HZ_1S_32L,
	VBY_ONE_PANEL_8K4K_DOWNSAMPLE_4K60HZ_1S_32L,
	VBY_ONE_PANEL_8K4K_60HZ_OSD4K2K_1S_32L,
	VBY_ONE_PANEL_8K4K_60HZ_OSD2K_PIP2K_1S_32L,
	VBY_ONE_PANEL_8K4K_60HZ_OSD4K_PIP2K_1S_32L,
	VBY_ONE_PANEL_4K2K_OSD2K1K_to_H5X_MIX,
	VBY_ONE_PANEL_4K2K_OSD2K1K_to_H5X_SPLIT,
	VBY_ONE_PANEL_4K2K_OSD1K2K_to_H5X_SPLIT,
	VBY_ONE_PANEL_4K2K_OSD2K2K_to_H5X_SPLIT,
	VBY_ONE_PANEL_LG_4K2K_600M_1S_8L_OVER_OSD,

	/* 4k2k30 / 2k1k120 dynamic output timing series*/
	DYNAMIC_OUTPUT_PANEL_SERIES_BEGIN=0x20,
	P_M3_CMI_55,		// Millet3 + CMI 55" 4k2k panel
	P_M3_CMI_55_P1032,	// Millet3 +  CMI 55" 4k2k panel
	P_SKY_V420DK1_LS1,
	P_SKY_V500DK2_LS1,
	VBY_ONE_PANEL_INX8903_4K2K_VBY1,
	VBY_ONE_PANEL_INX8901_4K2K_VBY1,		// Millet4
	VBY_ONE_PANEL_INX8922_4K2K_VBY1,
	P_M4_Default_4k2k,
	P_M4_Default_2k1k,
	P_PA168_AU_55,
	DYNAMIC_OUTPUT_PANEL_SERIES_MAX=0x30,

	P_USIT_BEGIN = 0x51,
	P_USIT_50INCH_UHD60_12LANE,
	P_USIT_PANEL_MAX = 0x60,

	VBY_ONE_PANEL_RTK_VB1_4K2K_TO_LVDS,
	VBY_ONE_PANEL_RTK_VB1_4K2K_TO_LVDS_NEW_VER,

	P_EPI_LG_47_ART5,
	P_EPI_LG_43_4K2K,
	P_EPI_LG_49_4K2K,
	P_EPI_LG_65_4K2K,
	P_EPI_LG_V18_49INCH_UHD60_6LANE_FINAL_DISABLE_MPLUS,
	P_EPI_LG_V18_49INCH_UHD60_6LANE_DISABLE_MPLUS,
	P_EPI_LG_V18_55INCH_UHD60_6LANE_FINAL_DISABLE_MPLUS,
	P_EPI_LG_V18_55INCH_UHD60_6LANE_DISABLE_MPLUS,
	P_EPI_LG_V18_65INCH_UHD60_8LANE_DISABLE_MPLUS,
	/* IP*/
	P_EPI_LG_MPLUS_RGBW_PANEL_BEGIN=0x81,
	P_EPI_LG_LC430DGG_UHD60_12LANE,
	P_EPI_LG_LC430EGG_UHD60_6LANE,
	P_EPI_LG_LC550EGG_UHD60_6LANE,
	P_EPI_LG_LC490EGG_UHD60_6LANE,
	P_EPI_LG_SJ8000_UHD120_12LANE,
	P_EPI_LG_V18_49INCH_UHD60_6LANE,
	P_EPI_LG_V18_49INCH_UHD60_6LANE_FINAL,
	P_EPI_LG_V18_55UJ63_UHD60_6LANE,
	P_EPI_LG_V18_55UJ63_UHD60_6LANE_FINAL,
	P_EPI_LG_V18_65INCH_UHD60_8LANE,
	P_EPI_LG_V17_55INCH_UHD60_6LANE,
	P_EPI_LG_V20_49INCH_UHD60_6LANE,
	P_EPI_LG_V19_55UM75_UHD60_6LANE,
	P_EPI_LG_MPLUS_RGBW_PANEL_MAX=0xA0,
	/* IP*/
	P_CEDS_LG_BOE_RGBW_PANEL_BEGIN=0xA1,
	P_CEDS_LG_HV430QUB_UHD60_12LANE,
	P_CEDS_LG_HV490QUB_UHD60_12LANE,
	P_CEDS_LG_HV550QUB_UHD60_12LANE,
	P_CEDS_LG_49INCH_UHD60_12LANE,
	P_CEDS_LG_BOE_RGBW_PANEL_MAX=0xB0,
	/* mLVDS Panel*/
	P_MINI_LVDS_PANEL_BEGIN=0xB1,
	P_MINI_LVDS_CSOT_PANEL,
	P_MINI_LVDS_BOE_PANEL,
	P_MINI_LVDS_SHARP_70_PANEL,
	P_MINI_LVDS_PANEL_MAX=0xC0,
	/*  Panel*/
	P_CEDS_PANEL_BEGIN=0xC1,
	P_CEDS_BOE_UHD60_12LANE_PANEL,
	P_CEDS_BOE_HV550QUB_H81_PANEL,
	P_CEDS_PANEL_MAX=0xD0,
	/*  Panel */
	P_CHPI_BEGIN = 0xD1,
	P_CHPI_55INCH_UHD60_6LANE_HIMAX,
	P_CHPI_55INCH_UHD60_6LANE_ILITEK,
	P_CHPI_55INCH_UHD60_6LANE_RAYDIUM,
	P_CHPI_BC_TRIGGER,
	P_CHPI_PANEL_MAX = 0xE0,
	/*  Panel */
	P_ISP_BEGIN = 0xE1,
	P_ISP_50INCH_UHD60_12LANE,
	P_ISP_43INCH_UHD60_12LANE,
	P_ISP_PANEL_MAX = 0xF0,
	/* FRC IC*/
	P_FRC_LG_8K60HZ,

	P_PANEL_CUSTOM_INDEX_MAX
}PANEL_CUSTOM_INDEX;	//PANEL_CUSTOM_INDEX;
#endif
