
micro2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003554  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  080036dc  080036dc  000136dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003720  08003720  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003720  08003720  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003720  08003720  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003720  08003720  00013720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003724  08003724  00013724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003728  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000000c  08003734  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08003734  0002010c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6df  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a53  00000000  00000000  0002c71b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  0002e170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008e8  00000000  00000000  0002eb00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a42c  00000000  00000000  0002f3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d45d  00000000  00000000  00049814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009945d  00000000  00000000  00056c71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f00ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026c0  00000000  00000000  000f0120  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080036c4 	.word	0x080036c4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080036c4 	.word	0x080036c4

080001c8 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af02      	add	r7, sp, #8
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80001d2:	79fb      	ldrb	r3, [r7, #7]
 80001d4:	f023 030f 	bic.w	r3, r3, #15
 80001d8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	011b      	lsls	r3, r3, #4
 80001de:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80001e0:	7bfb      	ldrb	r3, [r7, #15]
 80001e2:	f043 030c 	orr.w	r3, r3, #12
 80001e6:	b2db      	uxtb	r3, r3
 80001e8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80001ea:	7bfb      	ldrb	r3, [r7, #15]
 80001ec:	f043 0308 	orr.w	r3, r3, #8
 80001f0:	b2db      	uxtb	r3, r3
 80001f2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80001f4:	7bbb      	ldrb	r3, [r7, #14]
 80001f6:	f043 030c 	orr.w	r3, r3, #12
 80001fa:	b2db      	uxtb	r3, r3
 80001fc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80001fe:	7bbb      	ldrb	r3, [r7, #14]
 8000200:	f043 0308 	orr.w	r3, r3, #8
 8000204:	b2db      	uxtb	r3, r3
 8000206:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000208:	f107 0208 	add.w	r2, r7, #8
 800020c:	2364      	movs	r3, #100	; 0x64
 800020e:	9300      	str	r3, [sp, #0]
 8000210:	2304      	movs	r3, #4
 8000212:	214e      	movs	r1, #78	; 0x4e
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <lcd_send_cmd+0x5c>)
 8000216:	f000 feed 	bl	8000ff4 <HAL_I2C_Master_Transmit>
}
 800021a:	bf00      	nop
 800021c:	3710      	adds	r7, #16
 800021e:	46bd      	mov	sp, r7
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	20000028 	.word	0x20000028

08000228 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b086      	sub	sp, #24
 800022c:	af02      	add	r7, sp, #8
 800022e:	4603      	mov	r3, r0
 8000230:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	f023 030f 	bic.w	r3, r3, #15
 8000238:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800023a:	79fb      	ldrb	r3, [r7, #7]
 800023c:	011b      	lsls	r3, r3, #4
 800023e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000240:	7bfb      	ldrb	r3, [r7, #15]
 8000242:	f043 030d 	orr.w	r3, r3, #13
 8000246:	b2db      	uxtb	r3, r3
 8000248:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800024a:	7bfb      	ldrb	r3, [r7, #15]
 800024c:	f043 0309 	orr.w	r3, r3, #9
 8000250:	b2db      	uxtb	r3, r3
 8000252:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000254:	7bbb      	ldrb	r3, [r7, #14]
 8000256:	f043 030d 	orr.w	r3, r3, #13
 800025a:	b2db      	uxtb	r3, r3
 800025c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800025e:	7bbb      	ldrb	r3, [r7, #14]
 8000260:	f043 0309 	orr.w	r3, r3, #9
 8000264:	b2db      	uxtb	r3, r3
 8000266:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000268:	f107 0208 	add.w	r2, r7, #8
 800026c:	2364      	movs	r3, #100	; 0x64
 800026e:	9300      	str	r3, [sp, #0]
 8000270:	2304      	movs	r3, #4
 8000272:	214e      	movs	r1, #78	; 0x4e
 8000274:	4803      	ldr	r0, [pc, #12]	; (8000284 <lcd_send_data+0x5c>)
 8000276:	f000 febd 	bl	8000ff4 <HAL_I2C_Master_Transmit>
}
 800027a:	bf00      	nop
 800027c:	3710      	adds	r7, #16
 800027e:	46bd      	mov	sp, r7
 8000280:	bd80      	pop	{r7, pc}
 8000282:	bf00      	nop
 8000284:	20000028 	.word	0x20000028

08000288 <lcd_enviar>:

void lcd_enviar(char *string,int row,int col)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b084      	sub	sp, #16
 800028c:	af00      	add	r7, sp, #0
 800028e:	60f8      	str	r0, [r7, #12]
 8000290:	60b9      	str	r1, [r7, #8]
 8000292:	607a      	str	r2, [r7, #4]
	lcd_put_cur(row,col);
 8000294:	6879      	ldr	r1, [r7, #4]
 8000296:	68b8      	ldr	r0, [r7, #8]
 8000298:	f000 f81e 	bl	80002d8 <lcd_put_cur>
	lcd_send_string(string);
 800029c:	68f8      	ldr	r0, [r7, #12]
 800029e:	f000 f877 	bl	8000390 <lcd_send_string>
}
 80002a2:	bf00      	nop
 80002a4:	3710      	adds	r7, #16
 80002a6:	46bd      	mov	sp, r7
 80002a8:	bd80      	pop	{r7, pc}

080002aa <lcd_clear>:

void lcd_clear (void)
{
 80002aa:	b580      	push	{r7, lr}
 80002ac:	b082      	sub	sp, #8
 80002ae:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 80002b0:	2080      	movs	r0, #128	; 0x80
 80002b2:	f7ff ff89 	bl	80001c8 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 80002b6:	2300      	movs	r3, #0
 80002b8:	607b      	str	r3, [r7, #4]
 80002ba:	e005      	b.n	80002c8 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 80002bc:	2020      	movs	r0, #32
 80002be:	f7ff ffb3 	bl	8000228 <lcd_send_data>
	for (int i=0; i<70; i++)
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	3301      	adds	r3, #1
 80002c6:	607b      	str	r3, [r7, #4]
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b45      	cmp	r3, #69	; 0x45
 80002cc:	ddf6      	ble.n	80002bc <lcd_clear+0x12>
	}
}
 80002ce:	bf00      	nop
 80002d0:	bf00      	nop
 80002d2:	3708      	adds	r7, #8
 80002d4:	46bd      	mov	sp, r7
 80002d6:	bd80      	pop	{r7, pc}

080002d8 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]
 80002e0:	6039      	str	r1, [r7, #0]
    switch (row)
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d003      	beq.n	80002f0 <lcd_put_cur+0x18>
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	2b01      	cmp	r3, #1
 80002ec:	d005      	beq.n	80002fa <lcd_put_cur+0x22>
 80002ee:	e009      	b.n	8000304 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002f6:	603b      	str	r3, [r7, #0]
            break;
 80002f8:	e004      	b.n	8000304 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80002fa:	683b      	ldr	r3, [r7, #0]
 80002fc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000300:	603b      	str	r3, [r7, #0]
            break;
 8000302:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000304:	683b      	ldr	r3, [r7, #0]
 8000306:	b2db      	uxtb	r3, r3
 8000308:	4618      	mov	r0, r3
 800030a:	f7ff ff5d 	bl	80001c8 <lcd_send_cmd>
}
 800030e:	bf00      	nop
 8000310:	3708      	adds	r7, #8
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}

08000316 <lcd_init>:


void lcd_init (void)
{
 8000316:	b580      	push	{r7, lr}
 8000318:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800031a:	2032      	movs	r0, #50	; 0x32
 800031c:	f000 fb2c 	bl	8000978 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000320:	2030      	movs	r0, #48	; 0x30
 8000322:	f7ff ff51 	bl	80001c8 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000326:	2005      	movs	r0, #5
 8000328:	f000 fb26 	bl	8000978 <HAL_Delay>
	lcd_send_cmd (0x30);
 800032c:	2030      	movs	r0, #48	; 0x30
 800032e:	f7ff ff4b 	bl	80001c8 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000332:	2001      	movs	r0, #1
 8000334:	f000 fb20 	bl	8000978 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000338:	2030      	movs	r0, #48	; 0x30
 800033a:	f7ff ff45 	bl	80001c8 <lcd_send_cmd>
	HAL_Delay(10);
 800033e:	200a      	movs	r0, #10
 8000340:	f000 fb1a 	bl	8000978 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000344:	2020      	movs	r0, #32
 8000346:	f7ff ff3f 	bl	80001c8 <lcd_send_cmd>
	HAL_Delay(10);
 800034a:	200a      	movs	r0, #10
 800034c:	f000 fb14 	bl	8000978 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000350:	2028      	movs	r0, #40	; 0x28
 8000352:	f7ff ff39 	bl	80001c8 <lcd_send_cmd>
	HAL_Delay(1);
 8000356:	2001      	movs	r0, #1
 8000358:	f000 fb0e 	bl	8000978 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800035c:	2008      	movs	r0, #8
 800035e:	f7ff ff33 	bl	80001c8 <lcd_send_cmd>
	HAL_Delay(1);
 8000362:	2001      	movs	r0, #1
 8000364:	f000 fb08 	bl	8000978 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000368:	2001      	movs	r0, #1
 800036a:	f7ff ff2d 	bl	80001c8 <lcd_send_cmd>
	HAL_Delay(1);
 800036e:	2001      	movs	r0, #1
 8000370:	f000 fb02 	bl	8000978 <HAL_Delay>
	HAL_Delay(1);
 8000374:	2001      	movs	r0, #1
 8000376:	f000 faff 	bl	8000978 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800037a:	2006      	movs	r0, #6
 800037c:	f7ff ff24 	bl	80001c8 <lcd_send_cmd>
	HAL_Delay(1);
 8000380:	2001      	movs	r0, #1
 8000382:	f000 faf9 	bl	8000978 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000386:	200c      	movs	r0, #12
 8000388:	f7ff ff1e 	bl	80001c8 <lcd_send_cmd>
}
 800038c:	bf00      	nop
 800038e:	bd80      	pop	{r7, pc}

08000390 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000398:	e006      	b.n	80003a8 <lcd_send_string+0x18>
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	1c5a      	adds	r2, r3, #1
 800039e:	607a      	str	r2, [r7, #4]
 80003a0:	781b      	ldrb	r3, [r3, #0]
 80003a2:	4618      	mov	r0, r3
 80003a4:	f7ff ff40 	bl	8000228 <lcd_send_data>
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d1f4      	bne.n	800039a <lcd_send_string+0xa>
}
 80003b0:	bf00      	nop
 80003b2:	bf00      	nop
 80003b4:	3708      	adds	r7, #8
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
	...

080003bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003c0:	f000 fa74 	bl	80008ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003c4:	f000 f828 	bl	8000418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003c8:	f000 f8f2 	bl	80005b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80003cc:	f000 f8c0 	bl	8000550 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80003d0:	f000 f87e 	bl	80004d0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
lcd_init();
 80003d4:	f7ff ff9f 	bl	8000316 <lcd_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  lcd_enviar("pi = 3.1416", 0, 2);
 80003d8:	2202      	movs	r2, #2
 80003da:	2100      	movs	r1, #0
 80003dc:	480b      	ldr	r0, [pc, #44]	; (800040c <main+0x50>)
 80003de:	f7ff ff53 	bl	8000288 <lcd_enviar>
	  HAL_Delay(5000);
 80003e2:	f241 3088 	movw	r0, #5000	; 0x1388
 80003e6:	f000 fac7 	bl	8000978 <HAL_Delay>
	  lcd_clear();
 80003ea:	f7ff ff5e 	bl	80002aa <lcd_clear>
	  HAL_GPIO_TogglePin(green_GPIO_Port, green_Pin);
 80003ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003f2:	4807      	ldr	r0, [pc, #28]	; (8000410 <main+0x54>)
 80003f4:	f000 fd54 	bl	8000ea0 <HAL_GPIO_TogglePin>
	  HAL_Delay(5000);
 80003f8:	f241 3088 	movw	r0, #5000	; 0x1388
 80003fc:	f000 fabc 	bl	8000978 <HAL_Delay>
	  count++;
 8000400:	4b04      	ldr	r3, [pc, #16]	; (8000414 <main+0x58>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	3301      	adds	r3, #1
 8000406:	4a03      	ldr	r2, [pc, #12]	; (8000414 <main+0x58>)
 8000408:	6013      	str	r3, [r2, #0]
	  lcd_enviar("pi = 3.1416", 0, 2);
 800040a:	e7e5      	b.n	80003d8 <main+0x1c>
 800040c:	080036dc 	.word	0x080036dc
 8000410:	48000400 	.word	0x48000400
 8000414:	20000104 	.word	0x20000104

08000418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b09c      	sub	sp, #112	; 0x70
 800041c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800041e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000422:	2228      	movs	r2, #40	; 0x28
 8000424:	2100      	movs	r1, #0
 8000426:	4618      	mov	r0, r3
 8000428:	f003 f944 	bl	80036b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800042c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000430:	2200      	movs	r2, #0
 8000432:	601a      	str	r2, [r3, #0]
 8000434:	605a      	str	r2, [r3, #4]
 8000436:	609a      	str	r2, [r3, #8]
 8000438:	60da      	str	r2, [r3, #12]
 800043a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800043c:	463b      	mov	r3, r7
 800043e:	2234      	movs	r2, #52	; 0x34
 8000440:	2100      	movs	r1, #0
 8000442:	4618      	mov	r0, r3
 8000444:	f003 f936 	bl	80036b4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000448:	2303      	movs	r3, #3
 800044a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800044c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000450:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000452:	2300      	movs	r3, #0
 8000454:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000456:	2301      	movs	r3, #1
 8000458:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800045a:	2310      	movs	r3, #16
 800045c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800045e:	2302      	movs	r3, #2
 8000460:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000462:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000466:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000468:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800046c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800046e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000472:	4618      	mov	r0, r3
 8000474:	f001 f95a 	bl	800172c <HAL_RCC_OscConfig>
 8000478:	4603      	mov	r3, r0
 800047a:	2b00      	cmp	r3, #0
 800047c:	d001      	beq.n	8000482 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800047e:	f000 f8ff 	bl	8000680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000482:	230f      	movs	r3, #15
 8000484:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000486:	2302      	movs	r3, #2
 8000488:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800048a:	2300      	movs	r3, #0
 800048c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800048e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000492:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000494:	2300      	movs	r3, #0
 8000496:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000498:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800049c:	2102      	movs	r1, #2
 800049e:	4618      	mov	r0, r3
 80004a0:	f002 f982 	bl	80027a8 <HAL_RCC_ClockConfig>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <SystemClock_Config+0x96>
  {
    Error_Handler();
 80004aa:	f000 f8e9 	bl	8000680 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80004ae:	2320      	movs	r3, #32
 80004b0:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80004b2:	2300      	movs	r3, #0
 80004b4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004b6:	463b      	mov	r3, r7
 80004b8:	4618      	mov	r0, r3
 80004ba:	f002 fbab 	bl	8002c14 <HAL_RCCEx_PeriphCLKConfig>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80004c4:	f000 f8dc 	bl	8000680 <Error_Handler>
  }
}
 80004c8:	bf00      	nop
 80004ca:	3770      	adds	r7, #112	; 0x70
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}

080004d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004d4:	4b1b      	ldr	r3, [pc, #108]	; (8000544 <MX_I2C1_Init+0x74>)
 80004d6:	4a1c      	ldr	r2, [pc, #112]	; (8000548 <MX_I2C1_Init+0x78>)
 80004d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80004da:	4b1a      	ldr	r3, [pc, #104]	; (8000544 <MX_I2C1_Init+0x74>)
 80004dc:	4a1b      	ldr	r2, [pc, #108]	; (800054c <MX_I2C1_Init+0x7c>)
 80004de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80004e0:	4b18      	ldr	r3, [pc, #96]	; (8000544 <MX_I2C1_Init+0x74>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004e6:	4b17      	ldr	r3, [pc, #92]	; (8000544 <MX_I2C1_Init+0x74>)
 80004e8:	2201      	movs	r2, #1
 80004ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004ec:	4b15      	ldr	r3, [pc, #84]	; (8000544 <MX_I2C1_Init+0x74>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80004f2:	4b14      	ldr	r3, [pc, #80]	; (8000544 <MX_I2C1_Init+0x74>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80004f8:	4b12      	ldr	r3, [pc, #72]	; (8000544 <MX_I2C1_Init+0x74>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004fe:	4b11      	ldr	r3, [pc, #68]	; (8000544 <MX_I2C1_Init+0x74>)
 8000500:	2200      	movs	r2, #0
 8000502:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000504:	4b0f      	ldr	r3, [pc, #60]	; (8000544 <MX_I2C1_Init+0x74>)
 8000506:	2200      	movs	r2, #0
 8000508:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800050a:	480e      	ldr	r0, [pc, #56]	; (8000544 <MX_I2C1_Init+0x74>)
 800050c:	f000 fce2 	bl	8000ed4 <HAL_I2C_Init>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000516:	f000 f8b3 	bl	8000680 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800051a:	2100      	movs	r1, #0
 800051c:	4809      	ldr	r0, [pc, #36]	; (8000544 <MX_I2C1_Init+0x74>)
 800051e:	f001 f86d 	bl	80015fc <HAL_I2CEx_ConfigAnalogFilter>
 8000522:	4603      	mov	r3, r0
 8000524:	2b00      	cmp	r3, #0
 8000526:	d001      	beq.n	800052c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000528:	f000 f8aa 	bl	8000680 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800052c:	2100      	movs	r1, #0
 800052e:	4805      	ldr	r0, [pc, #20]	; (8000544 <MX_I2C1_Init+0x74>)
 8000530:	f001 f8af 	bl	8001692 <HAL_I2CEx_ConfigDigitalFilter>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800053a:	f000 f8a1 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800053e:	bf00      	nop
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	20000028 	.word	0x20000028
 8000548:	40005400 	.word	0x40005400
 800054c:	2000090e 	.word	0x2000090e

08000550 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000554:	4b14      	ldr	r3, [pc, #80]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 8000556:	4a15      	ldr	r2, [pc, #84]	; (80005ac <MX_USART2_UART_Init+0x5c>)
 8000558:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800055a:	4b13      	ldr	r3, [pc, #76]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 800055c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000560:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000562:	4b11      	ldr	r3, [pc, #68]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000568:	4b0f      	ldr	r3, [pc, #60]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 800056a:	2200      	movs	r2, #0
 800056c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800056e:	4b0e      	ldr	r3, [pc, #56]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 8000570:	2200      	movs	r2, #0
 8000572:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000574:	4b0c      	ldr	r3, [pc, #48]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 8000576:	220c      	movs	r2, #12
 8000578:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800057a:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 800057c:	2200      	movs	r2, #0
 800057e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000580:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 8000582:	2200      	movs	r2, #0
 8000584:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000586:	4b08      	ldr	r3, [pc, #32]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 8000588:	2200      	movs	r2, #0
 800058a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800058c:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 800058e:	2200      	movs	r2, #0
 8000590:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000592:	4805      	ldr	r0, [pc, #20]	; (80005a8 <MX_USART2_UART_Init+0x58>)
 8000594:	f002 fcd0 	bl	8002f38 <HAL_UART_Init>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800059e:	f000 f86f 	bl	8000680 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	2000007c 	.word	0x2000007c
 80005ac:	40004400 	.word	0x40004400

080005b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08a      	sub	sp, #40	; 0x28
 80005b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b6:	f107 0314 	add.w	r3, r7, #20
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
 80005be:	605a      	str	r2, [r3, #4]
 80005c0:	609a      	str	r2, [r3, #8]
 80005c2:	60da      	str	r2, [r3, #12]
 80005c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005c6:	4b2b      	ldr	r3, [pc, #172]	; (8000674 <MX_GPIO_Init+0xc4>)
 80005c8:	695b      	ldr	r3, [r3, #20]
 80005ca:	4a2a      	ldr	r2, [pc, #168]	; (8000674 <MX_GPIO_Init+0xc4>)
 80005cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80005d0:	6153      	str	r3, [r2, #20]
 80005d2:	4b28      	ldr	r3, [pc, #160]	; (8000674 <MX_GPIO_Init+0xc4>)
 80005d4:	695b      	ldr	r3, [r3, #20]
 80005d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80005da:	613b      	str	r3, [r7, #16]
 80005dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005de:	4b25      	ldr	r3, [pc, #148]	; (8000674 <MX_GPIO_Init+0xc4>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	4a24      	ldr	r2, [pc, #144]	; (8000674 <MX_GPIO_Init+0xc4>)
 80005e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005e8:	6153      	str	r3, [r2, #20]
 80005ea:	4b22      	ldr	r3, [pc, #136]	; (8000674 <MX_GPIO_Init+0xc4>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	4b1f      	ldr	r3, [pc, #124]	; (8000674 <MX_GPIO_Init+0xc4>)
 80005f8:	695b      	ldr	r3, [r3, #20]
 80005fa:	4a1e      	ldr	r2, [pc, #120]	; (8000674 <MX_GPIO_Init+0xc4>)
 80005fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000600:	6153      	str	r3, [r2, #20]
 8000602:	4b1c      	ldr	r3, [pc, #112]	; (8000674 <MX_GPIO_Init+0xc4>)
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800060e:	4b19      	ldr	r3, [pc, #100]	; (8000674 <MX_GPIO_Init+0xc4>)
 8000610:	695b      	ldr	r3, [r3, #20]
 8000612:	4a18      	ldr	r2, [pc, #96]	; (8000674 <MX_GPIO_Init+0xc4>)
 8000614:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000618:	6153      	str	r3, [r2, #20]
 800061a:	4b16      	ldr	r3, [pc, #88]	; (8000674 <MX_GPIO_Init+0xc4>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(green_GPIO_Port, green_Pin, GPIO_PIN_RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800062c:	4812      	ldr	r0, [pc, #72]	; (8000678 <MX_GPIO_Init+0xc8>)
 800062e:	f000 fc1f 	bl	8000e70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000632:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000636:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000638:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800063c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063e:	2300      	movs	r3, #0
 8000640:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000642:	f107 0314 	add.w	r3, r7, #20
 8000646:	4619      	mov	r1, r3
 8000648:	480c      	ldr	r0, [pc, #48]	; (800067c <MX_GPIO_Init+0xcc>)
 800064a:	f000 fa9f 	bl	8000b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : green_Pin */
  GPIO_InitStruct.Pin = green_Pin;
 800064e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000652:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000654:	2301      	movs	r3, #1
 8000656:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	2300      	movs	r3, #0
 800065a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065c:	2300      	movs	r3, #0
 800065e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(green_GPIO_Port, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	4804      	ldr	r0, [pc, #16]	; (8000678 <MX_GPIO_Init+0xc8>)
 8000668:	f000 fa90 	bl	8000b8c <HAL_GPIO_Init>

}
 800066c:	bf00      	nop
 800066e:	3728      	adds	r7, #40	; 0x28
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	40021000 	.word	0x40021000
 8000678:	48000400 	.word	0x48000400
 800067c:	48000800 	.word	0x48000800

08000680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000684:	b672      	cpsid	i
}
 8000686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000688:	e7fe      	b.n	8000688 <Error_Handler+0x8>
	...

0800068c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000692:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <HAL_MspInit+0x44>)
 8000694:	699b      	ldr	r3, [r3, #24]
 8000696:	4a0e      	ldr	r2, [pc, #56]	; (80006d0 <HAL_MspInit+0x44>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6193      	str	r3, [r2, #24]
 800069e:	4b0c      	ldr	r3, [pc, #48]	; (80006d0 <HAL_MspInit+0x44>)
 80006a0:	699b      	ldr	r3, [r3, #24]
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006aa:	4b09      	ldr	r3, [pc, #36]	; (80006d0 <HAL_MspInit+0x44>)
 80006ac:	69db      	ldr	r3, [r3, #28]
 80006ae:	4a08      	ldr	r2, [pc, #32]	; (80006d0 <HAL_MspInit+0x44>)
 80006b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b4:	61d3      	str	r3, [r2, #28]
 80006b6:	4b06      	ldr	r3, [pc, #24]	; (80006d0 <HAL_MspInit+0x44>)
 80006b8:	69db      	ldr	r3, [r3, #28]
 80006ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006be:	603b      	str	r3, [r7, #0]
 80006c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80006c2:	2007      	movs	r0, #7
 80006c4:	f000 fa2e 	bl	8000b24 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006c8:	bf00      	nop
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40021000 	.word	0x40021000

080006d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08a      	sub	sp, #40	; 0x28
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a17      	ldr	r2, [pc, #92]	; (8000750 <HAL_I2C_MspInit+0x7c>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d128      	bne.n	8000748 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	4b17      	ldr	r3, [pc, #92]	; (8000754 <HAL_I2C_MspInit+0x80>)
 80006f8:	695b      	ldr	r3, [r3, #20]
 80006fa:	4a16      	ldr	r2, [pc, #88]	; (8000754 <HAL_I2C_MspInit+0x80>)
 80006fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000700:	6153      	str	r3, [r2, #20]
 8000702:	4b14      	ldr	r3, [pc, #80]	; (8000754 <HAL_I2C_MspInit+0x80>)
 8000704:	695b      	ldr	r3, [r3, #20]
 8000706:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800070a:	613b      	str	r3, [r7, #16]
 800070c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800070e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000714:	2312      	movs	r3, #18
 8000716:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800071c:	2303      	movs	r3, #3
 800071e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000720:	2304      	movs	r3, #4
 8000722:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000724:	f107 0314 	add.w	r3, r7, #20
 8000728:	4619      	mov	r1, r3
 800072a:	480b      	ldr	r0, [pc, #44]	; (8000758 <HAL_I2C_MspInit+0x84>)
 800072c:	f000 fa2e 	bl	8000b8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000730:	4b08      	ldr	r3, [pc, #32]	; (8000754 <HAL_I2C_MspInit+0x80>)
 8000732:	69db      	ldr	r3, [r3, #28]
 8000734:	4a07      	ldr	r2, [pc, #28]	; (8000754 <HAL_I2C_MspInit+0x80>)
 8000736:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800073a:	61d3      	str	r3, [r2, #28]
 800073c:	4b05      	ldr	r3, [pc, #20]	; (8000754 <HAL_I2C_MspInit+0x80>)
 800073e:	69db      	ldr	r3, [r3, #28]
 8000740:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000748:	bf00      	nop
 800074a:	3728      	adds	r7, #40	; 0x28
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	40005400 	.word	0x40005400
 8000754:	40021000 	.word	0x40021000
 8000758:	48000400 	.word	0x48000400

0800075c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b08a      	sub	sp, #40	; 0x28
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000764:	f107 0314 	add.w	r3, r7, #20
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
 8000772:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a17      	ldr	r2, [pc, #92]	; (80007d8 <HAL_UART_MspInit+0x7c>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d128      	bne.n	80007d0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800077e:	4b17      	ldr	r3, [pc, #92]	; (80007dc <HAL_UART_MspInit+0x80>)
 8000780:	69db      	ldr	r3, [r3, #28]
 8000782:	4a16      	ldr	r2, [pc, #88]	; (80007dc <HAL_UART_MspInit+0x80>)
 8000784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000788:	61d3      	str	r3, [r2, #28]
 800078a:	4b14      	ldr	r3, [pc, #80]	; (80007dc <HAL_UART_MspInit+0x80>)
 800078c:	69db      	ldr	r3, [r3, #28]
 800078e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <HAL_UART_MspInit+0x80>)
 8000798:	695b      	ldr	r3, [r3, #20]
 800079a:	4a10      	ldr	r2, [pc, #64]	; (80007dc <HAL_UART_MspInit+0x80>)
 800079c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007a0:	6153      	str	r3, [r2, #20]
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <HAL_UART_MspInit+0x80>)
 80007a4:	695b      	ldr	r3, [r3, #20]
 80007a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007ae:	230c      	movs	r3, #12
 80007b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b2:	2302      	movs	r3, #2
 80007b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b6:	2300      	movs	r3, #0
 80007b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ba:	2300      	movs	r3, #0
 80007bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007be:	2307      	movs	r3, #7
 80007c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c2:	f107 0314 	add.w	r3, r7, #20
 80007c6:	4619      	mov	r1, r3
 80007c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007cc:	f000 f9de 	bl	8000b8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007d0:	bf00      	nop
 80007d2:	3728      	adds	r7, #40	; 0x28
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40004400 	.word	0x40004400
 80007dc:	40021000 	.word	0x40021000

080007e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007e4:	e7fe      	b.n	80007e4 <NMI_Handler+0x4>

080007e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007ea:	e7fe      	b.n	80007ea <HardFault_Handler+0x4>

080007ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f0:	e7fe      	b.n	80007f0 <MemManage_Handler+0x4>

080007f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007f2:	b480      	push	{r7}
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007f6:	e7fe      	b.n	80007f6 <BusFault_Handler+0x4>

080007f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <UsageFault_Handler+0x4>

080007fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr

0800081a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800082c:	f000 f884 	bl	8000938 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000830:	bf00      	nop
 8000832:	bd80      	pop	{r7, pc}

08000834 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000838:	4b06      	ldr	r3, [pc, #24]	; (8000854 <SystemInit+0x20>)
 800083a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800083e:	4a05      	ldr	r2, [pc, #20]	; (8000854 <SystemInit+0x20>)
 8000840:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000844:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000848:	bf00      	nop
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000858:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000890 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800085c:	f7ff ffea 	bl	8000834 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000860:	480c      	ldr	r0, [pc, #48]	; (8000894 <LoopForever+0x6>)
  ldr r1, =_edata
 8000862:	490d      	ldr	r1, [pc, #52]	; (8000898 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000864:	4a0d      	ldr	r2, [pc, #52]	; (800089c <LoopForever+0xe>)
  movs r3, #0
 8000866:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000868:	e002      	b.n	8000870 <LoopCopyDataInit>

0800086a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800086a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800086c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800086e:	3304      	adds	r3, #4

08000870 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000870:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000872:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000874:	d3f9      	bcc.n	800086a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000876:	4a0a      	ldr	r2, [pc, #40]	; (80008a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000878:	4c0a      	ldr	r4, [pc, #40]	; (80008a4 <LoopForever+0x16>)
  movs r3, #0
 800087a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800087c:	e001      	b.n	8000882 <LoopFillZerobss>

0800087e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800087e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000880:	3204      	adds	r2, #4

08000882 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000882:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000884:	d3fb      	bcc.n	800087e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000886:	f002 fef1 	bl	800366c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800088a:	f7ff fd97 	bl	80003bc <main>

0800088e <LoopForever>:

LoopForever:
    b LoopForever
 800088e:	e7fe      	b.n	800088e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000890:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000894:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000898:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800089c:	08003728 	.word	0x08003728
  ldr r2, =_sbss
 80008a0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008a4:	2000010c 	.word	0x2000010c

080008a8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008a8:	e7fe      	b.n	80008a8 <ADC1_IRQHandler>
	...

080008ac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008b0:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <HAL_Init+0x28>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a07      	ldr	r2, [pc, #28]	; (80008d4 <HAL_Init+0x28>)
 80008b6:	f043 0310 	orr.w	r3, r3, #16
 80008ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008bc:	2003      	movs	r0, #3
 80008be:	f000 f931 	bl	8000b24 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008c2:	2000      	movs	r0, #0
 80008c4:	f000 f808 	bl	80008d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008c8:	f7ff fee0 	bl	800068c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008cc:	2300      	movs	r3, #0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40022000 	.word	0x40022000

080008d8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008e0:	4b12      	ldr	r3, [pc, #72]	; (800092c <HAL_InitTick+0x54>)
 80008e2:	681a      	ldr	r2, [r3, #0]
 80008e4:	4b12      	ldr	r3, [pc, #72]	; (8000930 <HAL_InitTick+0x58>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	4619      	mov	r1, r3
 80008ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80008f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008f6:	4618      	mov	r0, r3
 80008f8:	f000 f93b 	bl	8000b72 <HAL_SYSTICK_Config>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000902:	2301      	movs	r3, #1
 8000904:	e00e      	b.n	8000924 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	2b0f      	cmp	r3, #15
 800090a:	d80a      	bhi.n	8000922 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800090c:	2200      	movs	r2, #0
 800090e:	6879      	ldr	r1, [r7, #4]
 8000910:	f04f 30ff 	mov.w	r0, #4294967295
 8000914:	f000 f911 	bl	8000b3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000918:	4a06      	ldr	r2, [pc, #24]	; (8000934 <HAL_InitTick+0x5c>)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800091e:	2300      	movs	r3, #0
 8000920:	e000      	b.n	8000924 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000922:	2301      	movs	r3, #1
}
 8000924:	4618      	mov	r0, r3
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20000000 	.word	0x20000000
 8000930:	20000008 	.word	0x20000008
 8000934:	20000004 	.word	0x20000004

08000938 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800093c:	4b06      	ldr	r3, [pc, #24]	; (8000958 <HAL_IncTick+0x20>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	461a      	mov	r2, r3
 8000942:	4b06      	ldr	r3, [pc, #24]	; (800095c <HAL_IncTick+0x24>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4413      	add	r3, r2
 8000948:	4a04      	ldr	r2, [pc, #16]	; (800095c <HAL_IncTick+0x24>)
 800094a:	6013      	str	r3, [r2, #0]
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	20000008 	.word	0x20000008
 800095c:	20000108 	.word	0x20000108

08000960 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  return uwTick;  
 8000964:	4b03      	ldr	r3, [pc, #12]	; (8000974 <HAL_GetTick+0x14>)
 8000966:	681b      	ldr	r3, [r3, #0]
}
 8000968:	4618      	mov	r0, r3
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	20000108 	.word	0x20000108

08000978 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000980:	f7ff ffee 	bl	8000960 <HAL_GetTick>
 8000984:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000990:	d005      	beq.n	800099e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000992:	4b0a      	ldr	r3, [pc, #40]	; (80009bc <HAL_Delay+0x44>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	461a      	mov	r2, r3
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	4413      	add	r3, r2
 800099c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800099e:	bf00      	nop
 80009a0:	f7ff ffde 	bl	8000960 <HAL_GetTick>
 80009a4:	4602      	mov	r2, r0
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	68fa      	ldr	r2, [r7, #12]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d8f7      	bhi.n	80009a0 <HAL_Delay+0x28>
  {
  }
}
 80009b0:	bf00      	nop
 80009b2:	bf00      	nop
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000008 	.word	0x20000008

080009c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	f003 0307 	and.w	r3, r3, #7
 80009ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009d0:	4b0c      	ldr	r3, [pc, #48]	; (8000a04 <__NVIC_SetPriorityGrouping+0x44>)
 80009d2:	68db      	ldr	r3, [r3, #12]
 80009d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009d6:	68ba      	ldr	r2, [r7, #8]
 80009d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009dc:	4013      	ands	r3, r2
 80009de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009f2:	4a04      	ldr	r2, [pc, #16]	; (8000a04 <__NVIC_SetPriorityGrouping+0x44>)
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	60d3      	str	r3, [r2, #12]
}
 80009f8:	bf00      	nop
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	e000ed00 	.word	0xe000ed00

08000a08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a0c:	4b04      	ldr	r3, [pc, #16]	; (8000a20 <__NVIC_GetPriorityGrouping+0x18>)
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	0a1b      	lsrs	r3, r3, #8
 8000a12:	f003 0307 	and.w	r3, r3, #7
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	6039      	str	r1, [r7, #0]
 8000a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	db0a      	blt.n	8000a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	490c      	ldr	r1, [pc, #48]	; (8000a70 <__NVIC_SetPriority+0x4c>)
 8000a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a42:	0112      	lsls	r2, r2, #4
 8000a44:	b2d2      	uxtb	r2, r2
 8000a46:	440b      	add	r3, r1
 8000a48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a4c:	e00a      	b.n	8000a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	b2da      	uxtb	r2, r3
 8000a52:	4908      	ldr	r1, [pc, #32]	; (8000a74 <__NVIC_SetPriority+0x50>)
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	f003 030f 	and.w	r3, r3, #15
 8000a5a:	3b04      	subs	r3, #4
 8000a5c:	0112      	lsls	r2, r2, #4
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	440b      	add	r3, r1
 8000a62:	761a      	strb	r2, [r3, #24]
}
 8000a64:	bf00      	nop
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr
 8000a70:	e000e100 	.word	0xe000e100
 8000a74:	e000ed00 	.word	0xe000ed00

08000a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b089      	sub	sp, #36	; 0x24
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	f003 0307 	and.w	r3, r3, #7
 8000a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a8c:	69fb      	ldr	r3, [r7, #28]
 8000a8e:	f1c3 0307 	rsb	r3, r3, #7
 8000a92:	2b04      	cmp	r3, #4
 8000a94:	bf28      	it	cs
 8000a96:	2304      	movcs	r3, #4
 8000a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	2b06      	cmp	r3, #6
 8000aa0:	d902      	bls.n	8000aa8 <NVIC_EncodePriority+0x30>
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	3b03      	subs	r3, #3
 8000aa6:	e000      	b.n	8000aaa <NVIC_EncodePriority+0x32>
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aac:	f04f 32ff 	mov.w	r2, #4294967295
 8000ab0:	69bb      	ldr	r3, [r7, #24]
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	43da      	mvns	r2, r3
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	401a      	ands	r2, r3
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aca:	43d9      	mvns	r1, r3
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad0:	4313      	orrs	r3, r2
         );
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3724      	adds	r7, #36	; 0x24
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
	...

08000ae0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	3b01      	subs	r3, #1
 8000aec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000af0:	d301      	bcc.n	8000af6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000af2:	2301      	movs	r3, #1
 8000af4:	e00f      	b.n	8000b16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000af6:	4a0a      	ldr	r2, [pc, #40]	; (8000b20 <SysTick_Config+0x40>)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	3b01      	subs	r3, #1
 8000afc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000afe:	210f      	movs	r1, #15
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	f7ff ff8e 	bl	8000a24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b08:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <SysTick_Config+0x40>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b0e:	4b04      	ldr	r3, [pc, #16]	; (8000b20 <SysTick_Config+0x40>)
 8000b10:	2207      	movs	r2, #7
 8000b12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	e000e010 	.word	0xe000e010

08000b24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b2c:	6878      	ldr	r0, [r7, #4]
 8000b2e:	f7ff ff47 	bl	80009c0 <__NVIC_SetPriorityGrouping>
}
 8000b32:	bf00      	nop
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}

08000b3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b3a:	b580      	push	{r7, lr}
 8000b3c:	b086      	sub	sp, #24
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	4603      	mov	r3, r0
 8000b42:	60b9      	str	r1, [r7, #8]
 8000b44:	607a      	str	r2, [r7, #4]
 8000b46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b4c:	f7ff ff5c 	bl	8000a08 <__NVIC_GetPriorityGrouping>
 8000b50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	68b9      	ldr	r1, [r7, #8]
 8000b56:	6978      	ldr	r0, [r7, #20]
 8000b58:	f7ff ff8e 	bl	8000a78 <NVIC_EncodePriority>
 8000b5c:	4602      	mov	r2, r0
 8000b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b62:	4611      	mov	r1, r2
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff ff5d 	bl	8000a24 <__NVIC_SetPriority>
}
 8000b6a:	bf00      	nop
 8000b6c:	3718      	adds	r7, #24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b082      	sub	sp, #8
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f7ff ffb0 	bl	8000ae0 <SysTick_Config>
 8000b80:	4603      	mov	r3, r0
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
	...

08000b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b087      	sub	sp, #28
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b9a:	e14e      	b.n	8000e3a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba8:	4013      	ands	r3, r2
 8000baa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	f000 8140 	beq.w	8000e34 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	f003 0303 	and.w	r3, r3, #3
 8000bbc:	2b01      	cmp	r3, #1
 8000bbe:	d005      	beq.n	8000bcc <HAL_GPIO_Init+0x40>
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	f003 0303 	and.w	r3, r3, #3
 8000bc8:	2b02      	cmp	r3, #2
 8000bca:	d130      	bne.n	8000c2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	689b      	ldr	r3, [r3, #8]
 8000bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	2203      	movs	r2, #3
 8000bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bdc:	43db      	mvns	r3, r3
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	4013      	ands	r3, r2
 8000be2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	68da      	ldr	r2, [r3, #12]
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c02:	2201      	movs	r2, #1
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0a:	43db      	mvns	r3, r3
 8000c0c:	693a      	ldr	r2, [r7, #16]
 8000c0e:	4013      	ands	r3, r2
 8000c10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	091b      	lsrs	r3, r3, #4
 8000c18:	f003 0201 	and.w	r2, r3, #1
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	f003 0303 	and.w	r3, r3, #3
 8000c36:	2b03      	cmp	r3, #3
 8000c38:	d017      	beq.n	8000c6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	005b      	lsls	r3, r3, #1
 8000c44:	2203      	movs	r2, #3
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	43db      	mvns	r3, r3
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	689a      	ldr	r2, [r3, #8]
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	005b      	lsls	r3, r3, #1
 8000c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f003 0303 	and.w	r3, r3, #3
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	d123      	bne.n	8000cbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	08da      	lsrs	r2, r3, #3
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	3208      	adds	r2, #8
 8000c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	f003 0307 	and.w	r3, r3, #7
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	220f      	movs	r2, #15
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	43db      	mvns	r3, r3
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	4013      	ands	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	691a      	ldr	r2, [r3, #16]
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	f003 0307 	and.w	r3, r3, #7
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	08da      	lsrs	r2, r3, #3
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	3208      	adds	r2, #8
 8000cb8:	6939      	ldr	r1, [r7, #16]
 8000cba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	2203      	movs	r2, #3
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f003 0203 	and.w	r2, r3, #3
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	693a      	ldr	r2, [r7, #16]
 8000cf0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	f000 809a 	beq.w	8000e34 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d00:	4b55      	ldr	r3, [pc, #340]	; (8000e58 <HAL_GPIO_Init+0x2cc>)
 8000d02:	699b      	ldr	r3, [r3, #24]
 8000d04:	4a54      	ldr	r2, [pc, #336]	; (8000e58 <HAL_GPIO_Init+0x2cc>)
 8000d06:	f043 0301 	orr.w	r3, r3, #1
 8000d0a:	6193      	str	r3, [r2, #24]
 8000d0c:	4b52      	ldr	r3, [pc, #328]	; (8000e58 <HAL_GPIO_Init+0x2cc>)
 8000d0e:	699b      	ldr	r3, [r3, #24]
 8000d10:	f003 0301 	and.w	r3, r3, #1
 8000d14:	60bb      	str	r3, [r7, #8]
 8000d16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d18:	4a50      	ldr	r2, [pc, #320]	; (8000e5c <HAL_GPIO_Init+0x2d0>)
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	089b      	lsrs	r3, r3, #2
 8000d1e:	3302      	adds	r3, #2
 8000d20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	f003 0303 	and.w	r3, r3, #3
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	220f      	movs	r2, #15
 8000d30:	fa02 f303 	lsl.w	r3, r2, r3
 8000d34:	43db      	mvns	r3, r3
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	4013      	ands	r3, r2
 8000d3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d42:	d013      	beq.n	8000d6c <HAL_GPIO_Init+0x1e0>
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	4a46      	ldr	r2, [pc, #280]	; (8000e60 <HAL_GPIO_Init+0x2d4>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d00d      	beq.n	8000d68 <HAL_GPIO_Init+0x1dc>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a45      	ldr	r2, [pc, #276]	; (8000e64 <HAL_GPIO_Init+0x2d8>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d007      	beq.n	8000d64 <HAL_GPIO_Init+0x1d8>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	4a44      	ldr	r2, [pc, #272]	; (8000e68 <HAL_GPIO_Init+0x2dc>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d101      	bne.n	8000d60 <HAL_GPIO_Init+0x1d4>
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	e006      	b.n	8000d6e <HAL_GPIO_Init+0x1e2>
 8000d60:	2305      	movs	r3, #5
 8000d62:	e004      	b.n	8000d6e <HAL_GPIO_Init+0x1e2>
 8000d64:	2302      	movs	r3, #2
 8000d66:	e002      	b.n	8000d6e <HAL_GPIO_Init+0x1e2>
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e000      	b.n	8000d6e <HAL_GPIO_Init+0x1e2>
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	697a      	ldr	r2, [r7, #20]
 8000d70:	f002 0203 	and.w	r2, r2, #3
 8000d74:	0092      	lsls	r2, r2, #2
 8000d76:	4093      	lsls	r3, r2
 8000d78:	693a      	ldr	r2, [r7, #16]
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d7e:	4937      	ldr	r1, [pc, #220]	; (8000e5c <HAL_GPIO_Init+0x2d0>)
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	089b      	lsrs	r3, r3, #2
 8000d84:	3302      	adds	r3, #2
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d8c:	4b37      	ldr	r3, [pc, #220]	; (8000e6c <HAL_GPIO_Init+0x2e0>)
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	43db      	mvns	r3, r3
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4013      	ands	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d003      	beq.n	8000db0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	4313      	orrs	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000db0:	4a2e      	ldr	r2, [pc, #184]	; (8000e6c <HAL_GPIO_Init+0x2e0>)
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000db6:	4b2d      	ldr	r3, [pc, #180]	; (8000e6c <HAL_GPIO_Init+0x2e0>)
 8000db8:	68db      	ldr	r3, [r3, #12]
 8000dba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d003      	beq.n	8000dda <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000dda:	4a24      	ldr	r2, [pc, #144]	; (8000e6c <HAL_GPIO_Init+0x2e0>)
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000de0:	4b22      	ldr	r3, [pc, #136]	; (8000e6c <HAL_GPIO_Init+0x2e0>)
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	43db      	mvns	r3, r3
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	4013      	ands	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d003      	beq.n	8000e04 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e04:	4a19      	ldr	r2, [pc, #100]	; (8000e6c <HAL_GPIO_Init+0x2e0>)
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <HAL_GPIO_Init+0x2e0>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	43db      	mvns	r3, r3
 8000e14:	693a      	ldr	r2, [r7, #16]
 8000e16:	4013      	ands	r3, r2
 8000e18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d003      	beq.n	8000e2e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000e26:	693a      	ldr	r2, [r7, #16]
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e2e:	4a0f      	ldr	r2, [pc, #60]	; (8000e6c <HAL_GPIO_Init+0x2e0>)
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	3301      	adds	r3, #1
 8000e38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	fa22 f303 	lsr.w	r3, r2, r3
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	f47f aea9 	bne.w	8000b9c <HAL_GPIO_Init+0x10>
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	bf00      	nop
 8000e4e:	371c      	adds	r7, #28
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40010000 	.word	0x40010000
 8000e60:	48000400 	.word	0x48000400
 8000e64:	48000800 	.word	0x48000800
 8000e68:	48000c00 	.word	0x48000c00
 8000e6c:	40010400 	.word	0x40010400

08000e70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	460b      	mov	r3, r1
 8000e7a:	807b      	strh	r3, [r7, #2]
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e80:	787b      	ldrb	r3, [r7, #1]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d003      	beq.n	8000e8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e86:	887a      	ldrh	r2, [r7, #2]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e8c:	e002      	b.n	8000e94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e8e:	887a      	ldrh	r2, [r7, #2]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e94:	bf00      	nop
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr

08000ea0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	695b      	ldr	r3, [r3, #20]
 8000eb0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000eb2:	887a      	ldrh	r2, [r7, #2]
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	041a      	lsls	r2, r3, #16
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	43d9      	mvns	r1, r3
 8000ebe:	887b      	ldrh	r3, [r7, #2]
 8000ec0:	400b      	ands	r3, r1
 8000ec2:	431a      	orrs	r2, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	619a      	str	r2, [r3, #24]
}
 8000ec8:	bf00      	nop
 8000eca:	3714      	adds	r7, #20
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d101      	bne.n	8000ee6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e081      	b.n	8000fea <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d106      	bne.n	8000f00 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff fbea 	bl	80006d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2224      	movs	r2, #36	; 0x24
 8000f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f022 0201 	bic.w	r2, r2, #1
 8000f16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000f24:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	689a      	ldr	r2, [r3, #8]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f34:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	68db      	ldr	r3, [r3, #12]
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d107      	bne.n	8000f4e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	689a      	ldr	r2, [r3, #8]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	e006      	b.n	8000f5c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	689a      	ldr	r2, [r3, #8]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000f5a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d104      	bne.n	8000f6e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f6c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	687a      	ldr	r2, [r7, #4]
 8000f76:	6812      	ldr	r2, [r2, #0]
 8000f78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f80:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	68da      	ldr	r2, [r3, #12]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f90:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	691a      	ldr	r2, [r3, #16]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	699b      	ldr	r3, [r3, #24]
 8000fa2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	69d9      	ldr	r1, [r3, #28]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6a1a      	ldr	r2, [r3, #32]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	430a      	orrs	r2, r1
 8000fba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f042 0201 	orr.w	r2, r2, #1
 8000fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2220      	movs	r2, #32
 8000fd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	607a      	str	r2, [r7, #4]
 8000ffe:	461a      	mov	r2, r3
 8001000:	460b      	mov	r3, r1
 8001002:	817b      	strh	r3, [r7, #10]
 8001004:	4613      	mov	r3, r2
 8001006:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800100e:	b2db      	uxtb	r3, r3
 8001010:	2b20      	cmp	r3, #32
 8001012:	f040 80da 	bne.w	80011ca <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800101c:	2b01      	cmp	r3, #1
 800101e:	d101      	bne.n	8001024 <HAL_I2C_Master_Transmit+0x30>
 8001020:	2302      	movs	r3, #2
 8001022:	e0d3      	b.n	80011cc <HAL_I2C_Master_Transmit+0x1d8>
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2201      	movs	r2, #1
 8001028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800102c:	f7ff fc98 	bl	8000960 <HAL_GetTick>
 8001030:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2319      	movs	r3, #25
 8001038:	2201      	movs	r2, #1
 800103a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800103e:	68f8      	ldr	r0, [r7, #12]
 8001040:	f000 f8f0 	bl	8001224 <I2C_WaitOnFlagUntilTimeout>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e0be      	b.n	80011cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2221      	movs	r2, #33	; 0x21
 8001052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	2210      	movs	r2, #16
 800105a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	2200      	movs	r2, #0
 8001062:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	893a      	ldrh	r2, [r7, #8]
 800106e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	2200      	movs	r2, #0
 8001074:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800107a:	b29b      	uxth	r3, r3
 800107c:	2bff      	cmp	r3, #255	; 0xff
 800107e:	d90e      	bls.n	800109e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	22ff      	movs	r2, #255	; 0xff
 8001084:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800108a:	b2da      	uxtb	r2, r3
 800108c:	8979      	ldrh	r1, [r7, #10]
 800108e:	4b51      	ldr	r3, [pc, #324]	; (80011d4 <HAL_I2C_Master_Transmit+0x1e0>)
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001096:	68f8      	ldr	r0, [r7, #12]
 8001098:	f000 fa7e 	bl	8001598 <I2C_TransferConfig>
 800109c:	e06c      	b.n	8001178 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010ac:	b2da      	uxtb	r2, r3
 80010ae:	8979      	ldrh	r1, [r7, #10]
 80010b0:	4b48      	ldr	r3, [pc, #288]	; (80011d4 <HAL_I2C_Master_Transmit+0x1e0>)
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010b8:	68f8      	ldr	r0, [r7, #12]
 80010ba:	f000 fa6d 	bl	8001598 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80010be:	e05b      	b.n	8001178 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80010c0:	697a      	ldr	r2, [r7, #20]
 80010c2:	6a39      	ldr	r1, [r7, #32]
 80010c4:	68f8      	ldr	r0, [r7, #12]
 80010c6:	f000 f8fc 	bl	80012c2 <I2C_WaitOnTXISFlagUntilTimeout>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e07b      	b.n	80011cc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d8:	781a      	ldrb	r2, [r3, #0]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e4:	1c5a      	adds	r2, r3, #1
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	3b01      	subs	r3, #1
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010fc:	3b01      	subs	r3, #1
 80010fe:	b29a      	uxth	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001108:	b29b      	uxth	r3, r3
 800110a:	2b00      	cmp	r3, #0
 800110c:	d034      	beq.n	8001178 <HAL_I2C_Master_Transmit+0x184>
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001112:	2b00      	cmp	r3, #0
 8001114:	d130      	bne.n	8001178 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	6a3b      	ldr	r3, [r7, #32]
 800111c:	2200      	movs	r2, #0
 800111e:	2180      	movs	r1, #128	; 0x80
 8001120:	68f8      	ldr	r0, [r7, #12]
 8001122:	f000 f87f 	bl	8001224 <I2C_WaitOnFlagUntilTimeout>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	e04d      	b.n	80011cc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001134:	b29b      	uxth	r3, r3
 8001136:	2bff      	cmp	r3, #255	; 0xff
 8001138:	d90e      	bls.n	8001158 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	22ff      	movs	r2, #255	; 0xff
 800113e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001144:	b2da      	uxtb	r2, r3
 8001146:	8979      	ldrh	r1, [r7, #10]
 8001148:	2300      	movs	r3, #0
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f000 fa21 	bl	8001598 <I2C_TransferConfig>
 8001156:	e00f      	b.n	8001178 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800115c:	b29a      	uxth	r2, r3
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001166:	b2da      	uxtb	r2, r3
 8001168:	8979      	ldrh	r1, [r7, #10]
 800116a:	2300      	movs	r3, #0
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001172:	68f8      	ldr	r0, [r7, #12]
 8001174:	f000 fa10 	bl	8001598 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800117c:	b29b      	uxth	r3, r3
 800117e:	2b00      	cmp	r3, #0
 8001180:	d19e      	bne.n	80010c0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001182:	697a      	ldr	r2, [r7, #20]
 8001184:	6a39      	ldr	r1, [r7, #32]
 8001186:	68f8      	ldr	r0, [r7, #12]
 8001188:	f000 f8e2 	bl	8001350 <I2C_WaitOnSTOPFlagUntilTimeout>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e01a      	b.n	80011cc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2220      	movs	r2, #32
 800119c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	6859      	ldr	r1, [r3, #4]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <HAL_I2C_Master_Transmit+0x1e4>)
 80011aa:	400b      	ands	r3, r1
 80011ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	2220      	movs	r2, #32
 80011b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2200      	movs	r2, #0
 80011ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80011c6:	2300      	movs	r3, #0
 80011c8:	e000      	b.n	80011cc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80011ca:	2302      	movs	r3, #2
  }
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3718      	adds	r7, #24
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	80002000 	.word	0x80002000
 80011d8:	fe00e800 	.word	0xfe00e800

080011dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d103      	bne.n	80011fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2200      	movs	r2, #0
 80011f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	2b01      	cmp	r3, #1
 8001206:	d007      	beq.n	8001218 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	699a      	ldr	r2, [r3, #24]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f042 0201 	orr.w	r2, r2, #1
 8001216:	619a      	str	r2, [r3, #24]
  }
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	603b      	str	r3, [r7, #0]
 8001230:	4613      	mov	r3, r2
 8001232:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001234:	e031      	b.n	800129a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800123c:	d02d      	beq.n	800129a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800123e:	f7ff fb8f 	bl	8000960 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	429a      	cmp	r2, r3
 800124c:	d302      	bcc.n	8001254 <I2C_WaitOnFlagUntilTimeout+0x30>
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d122      	bne.n	800129a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	699a      	ldr	r2, [r3, #24]
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	4013      	ands	r3, r2
 800125e:	68ba      	ldr	r2, [r7, #8]
 8001260:	429a      	cmp	r2, r3
 8001262:	bf0c      	ite	eq
 8001264:	2301      	moveq	r3, #1
 8001266:	2300      	movne	r3, #0
 8001268:	b2db      	uxtb	r3, r3
 800126a:	461a      	mov	r2, r3
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	429a      	cmp	r2, r3
 8001270:	d113      	bne.n	800129a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001276:	f043 0220 	orr.w	r2, r3, #32
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2220      	movs	r2, #32
 8001282:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	2200      	movs	r2, #0
 800128a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2200      	movs	r2, #0
 8001292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e00f      	b.n	80012ba <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	699a      	ldr	r2, [r3, #24]
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	4013      	ands	r3, r2
 80012a4:	68ba      	ldr	r2, [r7, #8]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	bf0c      	ite	eq
 80012aa:	2301      	moveq	r3, #1
 80012ac:	2300      	movne	r3, #0
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	461a      	mov	r2, r3
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d0be      	beq.n	8001236 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b084      	sub	sp, #16
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	60f8      	str	r0, [r7, #12]
 80012ca:	60b9      	str	r1, [r7, #8]
 80012cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80012ce:	e033      	b.n	8001338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80012d0:	687a      	ldr	r2, [r7, #4]
 80012d2:	68b9      	ldr	r1, [r7, #8]
 80012d4:	68f8      	ldr	r0, [r7, #12]
 80012d6:	f000 f87f 	bl	80013d8 <I2C_IsErrorOccurred>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e031      	b.n	8001348 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012ea:	d025      	beq.n	8001338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012ec:	f7ff fb38 	bl	8000960 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	68ba      	ldr	r2, [r7, #8]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d302      	bcc.n	8001302 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d11a      	bne.n	8001338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	2b02      	cmp	r3, #2
 800130e:	d013      	beq.n	8001338 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001314:	f043 0220 	orr.w	r2, r3, #32
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2220      	movs	r2, #32
 8001320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2200      	movs	r2, #0
 8001328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2200      	movs	r2, #0
 8001330:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e007      	b.n	8001348 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	2b02      	cmp	r3, #2
 8001344:	d1c4      	bne.n	80012d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001346:	2300      	movs	r3, #0
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800135c:	e02f      	b.n	80013be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	68b9      	ldr	r1, [r7, #8]
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f000 f838 	bl	80013d8 <I2C_IsErrorOccurred>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e02d      	b.n	80013ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001372:	f7ff faf5 	bl	8000960 <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	68ba      	ldr	r2, [r7, #8]
 800137e:	429a      	cmp	r2, r3
 8001380:	d302      	bcc.n	8001388 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d11a      	bne.n	80013be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	f003 0320 	and.w	r3, r3, #32
 8001392:	2b20      	cmp	r3, #32
 8001394:	d013      	beq.n	80013be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139a:	f043 0220 	orr.w	r2, r3, #32
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	2220      	movs	r2, #32
 80013a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	2200      	movs	r2, #0
 80013ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	2200      	movs	r2, #0
 80013b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e007      	b.n	80013ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	f003 0320 	and.w	r3, r3, #32
 80013c8:	2b20      	cmp	r3, #32
 80013ca:	d1c8      	bne.n	800135e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	; 0x28
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	f003 0310 	and.w	r3, r3, #16
 8001400:	2b00      	cmp	r3, #0
 8001402:	d068      	beq.n	80014d6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2210      	movs	r2, #16
 800140a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800140c:	e049      	b.n	80014a2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001414:	d045      	beq.n	80014a2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001416:	f7ff faa3 	bl	8000960 <HAL_GetTick>
 800141a:	4602      	mov	r2, r0
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	68ba      	ldr	r2, [r7, #8]
 8001422:	429a      	cmp	r2, r3
 8001424:	d302      	bcc.n	800142c <I2C_IsErrorOccurred+0x54>
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d13a      	bne.n	80014a2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001436:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800143e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800144a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800144e:	d121      	bne.n	8001494 <I2C_IsErrorOccurred+0xbc>
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001456:	d01d      	beq.n	8001494 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001458:	7cfb      	ldrb	r3, [r7, #19]
 800145a:	2b20      	cmp	r3, #32
 800145c:	d01a      	beq.n	8001494 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800146c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800146e:	f7ff fa77 	bl	8000960 <HAL_GetTick>
 8001472:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001474:	e00e      	b.n	8001494 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001476:	f7ff fa73 	bl	8000960 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b19      	cmp	r3, #25
 8001482:	d907      	bls.n	8001494 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001484:	6a3b      	ldr	r3, [r7, #32]
 8001486:	f043 0320 	orr.w	r3, r3, #32
 800148a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8001492:	e006      	b.n	80014a2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	699b      	ldr	r3, [r3, #24]
 800149a:	f003 0320 	and.w	r3, r3, #32
 800149e:	2b20      	cmp	r3, #32
 80014a0:	d1e9      	bne.n	8001476 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	f003 0320 	and.w	r3, r3, #32
 80014ac:	2b20      	cmp	r3, #32
 80014ae:	d003      	beq.n	80014b8 <I2C_IsErrorOccurred+0xe0>
 80014b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d0aa      	beq.n	800140e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80014b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d103      	bne.n	80014c8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2220      	movs	r2, #32
 80014c6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80014c8:	6a3b      	ldr	r3, [r7, #32]
 80014ca:	f043 0304 	orr.w	r3, r3, #4
 80014ce:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d00b      	beq.n	8001500 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80014e8:	6a3b      	ldr	r3, [r7, #32]
 80014ea:	f043 0301 	orr.w	r3, r3, #1
 80014ee:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001506:	2b00      	cmp	r3, #0
 8001508:	d00b      	beq.n	8001522 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800150a:	6a3b      	ldr	r3, [r7, #32]
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800151a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001528:	2b00      	cmp	r3, #0
 800152a:	d00b      	beq.n	8001544 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800152c:	6a3b      	ldr	r3, [r7, #32]
 800152e:	f043 0302 	orr.w	r3, r3, #2
 8001532:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f44f 7200 	mov.w	r2, #512	; 0x200
 800153c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8001544:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001548:	2b00      	cmp	r3, #0
 800154a:	d01c      	beq.n	8001586 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800154c:	68f8      	ldr	r0, [r7, #12]
 800154e:	f7ff fe45 	bl	80011dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6859      	ldr	r1, [r3, #4]
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <I2C_IsErrorOccurred+0x1bc>)
 800155e:	400b      	ands	r3, r1
 8001560:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001566:	6a3b      	ldr	r3, [r7, #32]
 8001568:	431a      	orrs	r2, r3
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2220      	movs	r2, #32
 8001572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2200      	movs	r2, #0
 8001582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8001586:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800158a:	4618      	mov	r0, r3
 800158c:	3728      	adds	r7, #40	; 0x28
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	fe00e800 	.word	0xfe00e800

08001598 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001598:	b480      	push	{r7}
 800159a:	b087      	sub	sp, #28
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	607b      	str	r3, [r7, #4]
 80015a2:	460b      	mov	r3, r1
 80015a4:	817b      	strh	r3, [r7, #10]
 80015a6:	4613      	mov	r3, r2
 80015a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80015aa:	897b      	ldrh	r3, [r7, #10]
 80015ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80015b0:	7a7b      	ldrb	r3, [r7, #9]
 80015b2:	041b      	lsls	r3, r3, #16
 80015b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80015b8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80015be:	6a3b      	ldr	r3, [r7, #32]
 80015c0:	4313      	orrs	r3, r2
 80015c2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015c6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	685a      	ldr	r2, [r3, #4]
 80015ce:	6a3b      	ldr	r3, [r7, #32]
 80015d0:	0d5b      	lsrs	r3, r3, #21
 80015d2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80015d6:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <I2C_TransferConfig+0x60>)
 80015d8:	430b      	orrs	r3, r1
 80015da:	43db      	mvns	r3, r3
 80015dc:	ea02 0103 	and.w	r1, r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	697a      	ldr	r2, [r7, #20]
 80015e6:	430a      	orrs	r2, r1
 80015e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80015ea:	bf00      	nop
 80015ec:	371c      	adds	r7, #28
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	03ff63ff 	.word	0x03ff63ff

080015fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b20      	cmp	r3, #32
 8001610:	d138      	bne.n	8001684 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001618:	2b01      	cmp	r3, #1
 800161a:	d101      	bne.n	8001620 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800161c:	2302      	movs	r3, #2
 800161e:	e032      	b.n	8001686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2201      	movs	r2, #1
 8001624:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2224      	movs	r2, #36	; 0x24
 800162c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f022 0201 	bic.w	r2, r2, #1
 800163e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800164e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	6819      	ldr	r1, [r3, #0]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	683a      	ldr	r2, [r7, #0]
 800165c:	430a      	orrs	r2, r1
 800165e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f042 0201 	orr.w	r2, r2, #1
 800166e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2220      	movs	r2, #32
 8001674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001680:	2300      	movs	r3, #0
 8001682:	e000      	b.n	8001686 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001684:	2302      	movs	r3, #2
  }
}
 8001686:	4618      	mov	r0, r3
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001692:	b480      	push	{r7}
 8001694:	b085      	sub	sp, #20
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
 800169a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016a2:	b2db      	uxtb	r3, r3
 80016a4:	2b20      	cmp	r3, #32
 80016a6:	d139      	bne.n	800171c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d101      	bne.n	80016b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80016b2:	2302      	movs	r3, #2
 80016b4:	e033      	b.n	800171e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2201      	movs	r2, #1
 80016ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2224      	movs	r2, #36	; 0x24
 80016c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f022 0201 	bic.w	r2, r2, #1
 80016d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80016e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	021b      	lsls	r3, r3, #8
 80016ea:	68fa      	ldr	r2, [r7, #12]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f042 0201 	orr.w	r2, r2, #1
 8001706:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2220      	movs	r2, #32
 800170c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2200      	movs	r2, #0
 8001714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001718:	2300      	movs	r3, #0
 800171a:	e000      	b.n	800171e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800171c:	2302      	movs	r3, #2
  }
}
 800171e:	4618      	mov	r0, r3
 8001720:	3714      	adds	r7, #20
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
	...

0800172c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001732:	af00      	add	r7, sp, #0
 8001734:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001738:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800173c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800173e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001742:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d102      	bne.n	8001752 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	f001 b823 	b.w	8002798 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001756:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	2b00      	cmp	r3, #0
 8001764:	f000 817d 	beq.w	8001a62 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001768:	4bbc      	ldr	r3, [pc, #752]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 030c 	and.w	r3, r3, #12
 8001770:	2b04      	cmp	r3, #4
 8001772:	d00c      	beq.n	800178e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001774:	4bb9      	ldr	r3, [pc, #740]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f003 030c 	and.w	r3, r3, #12
 800177c:	2b08      	cmp	r3, #8
 800177e:	d15c      	bne.n	800183a <HAL_RCC_OscConfig+0x10e>
 8001780:	4bb6      	ldr	r3, [pc, #728]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800178c:	d155      	bne.n	800183a <HAL_RCC_OscConfig+0x10e>
 800178e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001792:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001796:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800179a:	fa93 f3a3 	rbit	r3, r3
 800179e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80017a2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a6:	fab3 f383 	clz	r3, r3
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	095b      	lsrs	r3, r3, #5
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	f043 0301 	orr.w	r3, r3, #1
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d102      	bne.n	80017c0 <HAL_RCC_OscConfig+0x94>
 80017ba:	4ba8      	ldr	r3, [pc, #672]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	e015      	b.n	80017ec <HAL_RCC_OscConfig+0xc0>
 80017c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017c4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80017cc:	fa93 f3a3 	rbit	r3, r3
 80017d0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80017d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017d8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80017dc:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80017e0:	fa93 f3a3 	rbit	r3, r3
 80017e4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80017e8:	4b9c      	ldr	r3, [pc, #624]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80017ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ec:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017f0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80017f4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80017f8:	fa92 f2a2 	rbit	r2, r2
 80017fc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001800:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001804:	fab2 f282 	clz	r2, r2
 8001808:	b2d2      	uxtb	r2, r2
 800180a:	f042 0220 	orr.w	r2, r2, #32
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	f002 021f 	and.w	r2, r2, #31
 8001814:	2101      	movs	r1, #1
 8001816:	fa01 f202 	lsl.w	r2, r1, r2
 800181a:	4013      	ands	r3, r2
 800181c:	2b00      	cmp	r3, #0
 800181e:	f000 811f 	beq.w	8001a60 <HAL_RCC_OscConfig+0x334>
 8001822:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001826:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	f040 8116 	bne.w	8001a60 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	f000 bfaf 	b.w	8002798 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800183a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800183e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800184a:	d106      	bne.n	800185a <HAL_RCC_OscConfig+0x12e>
 800184c:	4b83      	ldr	r3, [pc, #524]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a82      	ldr	r2, [pc, #520]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 8001852:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001856:	6013      	str	r3, [r2, #0]
 8001858:	e036      	b.n	80018c8 <HAL_RCC_OscConfig+0x19c>
 800185a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800185e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d10c      	bne.n	8001884 <HAL_RCC_OscConfig+0x158>
 800186a:	4b7c      	ldr	r3, [pc, #496]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a7b      	ldr	r2, [pc, #492]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 8001870:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001874:	6013      	str	r3, [r2, #0]
 8001876:	4b79      	ldr	r3, [pc, #484]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a78      	ldr	r2, [pc, #480]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 800187c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	e021      	b.n	80018c8 <HAL_RCC_OscConfig+0x19c>
 8001884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001888:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001894:	d10c      	bne.n	80018b0 <HAL_RCC_OscConfig+0x184>
 8001896:	4b71      	ldr	r3, [pc, #452]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a70      	ldr	r2, [pc, #448]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 800189c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a0:	6013      	str	r3, [r2, #0]
 80018a2:	4b6e      	ldr	r3, [pc, #440]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a6d      	ldr	r2, [pc, #436]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80018a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018ac:	6013      	str	r3, [r2, #0]
 80018ae:	e00b      	b.n	80018c8 <HAL_RCC_OscConfig+0x19c>
 80018b0:	4b6a      	ldr	r3, [pc, #424]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a69      	ldr	r2, [pc, #420]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80018b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018ba:	6013      	str	r3, [r2, #0]
 80018bc:	4b67      	ldr	r3, [pc, #412]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a66      	ldr	r2, [pc, #408]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80018c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018c6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018c8:	4b64      	ldr	r3, [pc, #400]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80018ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018cc:	f023 020f 	bic.w	r2, r3, #15
 80018d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	495f      	ldr	r1, [pc, #380]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80018de:	4313      	orrs	r3, r2
 80018e0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d059      	beq.n	80019a6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f2:	f7ff f835 	bl	8000960 <HAL_GetTick>
 80018f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018fa:	e00a      	b.n	8001912 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018fc:	f7ff f830 	bl	8000960 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	2b64      	cmp	r3, #100	; 0x64
 800190a:	d902      	bls.n	8001912 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	f000 bf43 	b.w	8002798 <HAL_RCC_OscConfig+0x106c>
 8001912:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001916:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800191e:	fa93 f3a3 	rbit	r3, r3
 8001922:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001926:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800192a:	fab3 f383 	clz	r3, r3
 800192e:	b2db      	uxtb	r3, r3
 8001930:	095b      	lsrs	r3, r3, #5
 8001932:	b2db      	uxtb	r3, r3
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	b2db      	uxtb	r3, r3
 800193a:	2b01      	cmp	r3, #1
 800193c:	d102      	bne.n	8001944 <HAL_RCC_OscConfig+0x218>
 800193e:	4b47      	ldr	r3, [pc, #284]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	e015      	b.n	8001970 <HAL_RCC_OscConfig+0x244>
 8001944:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001948:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800194c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001950:	fa93 f3a3 	rbit	r3, r3
 8001954:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001958:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800195c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001960:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001964:	fa93 f3a3 	rbit	r3, r3
 8001968:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800196c:	4b3b      	ldr	r3, [pc, #236]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 800196e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001970:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001974:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001978:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800197c:	fa92 f2a2 	rbit	r2, r2
 8001980:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8001984:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8001988:	fab2 f282 	clz	r2, r2
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	f042 0220 	orr.w	r2, r2, #32
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	f002 021f 	and.w	r2, r2, #31
 8001998:	2101      	movs	r1, #1
 800199a:	fa01 f202 	lsl.w	r2, r1, r2
 800199e:	4013      	ands	r3, r2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d0ab      	beq.n	80018fc <HAL_RCC_OscConfig+0x1d0>
 80019a4:	e05d      	b.n	8001a62 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a6:	f7fe ffdb 	bl	8000960 <HAL_GetTick>
 80019aa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ae:	e00a      	b.n	80019c6 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019b0:	f7fe ffd6 	bl	8000960 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b64      	cmp	r3, #100	; 0x64
 80019be:	d902      	bls.n	80019c6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	f000 bee9 	b.w	8002798 <HAL_RCC_OscConfig+0x106c>
 80019c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019ca:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ce:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80019d2:	fa93 f3a3 	rbit	r3, r3
 80019d6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80019da:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019de:	fab3 f383 	clz	r3, r3
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	095b      	lsrs	r3, r3, #5
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d102      	bne.n	80019f8 <HAL_RCC_OscConfig+0x2cc>
 80019f2:	4b1a      	ldr	r3, [pc, #104]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	e015      	b.n	8001a24 <HAL_RCC_OscConfig+0x2f8>
 80019f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019fc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a00:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001a04:	fa93 f3a3 	rbit	r3, r3
 8001a08:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001a0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a10:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001a14:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001a18:	fa93 f3a3 	rbit	r3, r3
 8001a1c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001a20:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <HAL_RCC_OscConfig+0x330>)
 8001a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a24:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a28:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001a2c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001a30:	fa92 f2a2 	rbit	r2, r2
 8001a34:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001a38:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001a3c:	fab2 f282 	clz	r2, r2
 8001a40:	b2d2      	uxtb	r2, r2
 8001a42:	f042 0220 	orr.w	r2, r2, #32
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	f002 021f 	and.w	r2, r2, #31
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a52:	4013      	ands	r3, r2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1ab      	bne.n	80019b0 <HAL_RCC_OscConfig+0x284>
 8001a58:	e003      	b.n	8001a62 <HAL_RCC_OscConfig+0x336>
 8001a5a:	bf00      	nop
 8001a5c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	f000 817d 	beq.w	8001d72 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001a78:	4ba6      	ldr	r3, [pc, #664]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 030c 	and.w	r3, r3, #12
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d00b      	beq.n	8001a9c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001a84:	4ba3      	ldr	r3, [pc, #652]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f003 030c 	and.w	r3, r3, #12
 8001a8c:	2b08      	cmp	r3, #8
 8001a8e:	d172      	bne.n	8001b76 <HAL_RCC_OscConfig+0x44a>
 8001a90:	4ba0      	ldr	r3, [pc, #640]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d16c      	bne.n	8001b76 <HAL_RCC_OscConfig+0x44a>
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001aa6:	fa93 f3a3 	rbit	r3, r3
 8001aaa:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8001aae:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ab2:	fab3 f383 	clz	r3, r3
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	095b      	lsrs	r3, r3, #5
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d102      	bne.n	8001acc <HAL_RCC_OscConfig+0x3a0>
 8001ac6:	4b93      	ldr	r3, [pc, #588]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	e013      	b.n	8001af4 <HAL_RCC_OscConfig+0x3c8>
 8001acc:	2302      	movs	r3, #2
 8001ace:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001ad6:	fa93 f3a3 	rbit	r3, r3
 8001ada:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001ade:	2302      	movs	r3, #2
 8001ae0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001ae4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001ae8:	fa93 f3a3 	rbit	r3, r3
 8001aec:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001af0:	4b88      	ldr	r3, [pc, #544]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af4:	2202      	movs	r2, #2
 8001af6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001afa:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001afe:	fa92 f2a2 	rbit	r2, r2
 8001b02:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001b06:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001b0a:	fab2 f282 	clz	r2, r2
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	f042 0220 	orr.w	r2, r2, #32
 8001b14:	b2d2      	uxtb	r2, r2
 8001b16:	f002 021f 	and.w	r2, r2, #31
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b20:	4013      	ands	r3, r2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d00a      	beq.n	8001b3c <HAL_RCC_OscConfig+0x410>
 8001b26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b2a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	691b      	ldr	r3, [r3, #16]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d002      	beq.n	8001b3c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	f000 be2e 	b.w	8002798 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b3c:	4b75      	ldr	r3, [pc, #468]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b48:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	21f8      	movs	r1, #248	; 0xf8
 8001b52:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b56:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001b5a:	fa91 f1a1 	rbit	r1, r1
 8001b5e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001b62:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001b66:	fab1 f181 	clz	r1, r1
 8001b6a:	b2c9      	uxtb	r1, r1
 8001b6c:	408b      	lsls	r3, r1
 8001b6e:	4969      	ldr	r1, [pc, #420]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001b70:	4313      	orrs	r3, r2
 8001b72:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b74:	e0fd      	b.n	8001d72 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	691b      	ldr	r3, [r3, #16]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 8088 	beq.w	8001c98 <HAL_RCC_OscConfig+0x56c>
 8001b88:	2301      	movs	r3, #1
 8001b8a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001b92:	fa93 f3a3 	rbit	r3, r3
 8001b96:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001b9a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b9e:	fab3 f383 	clz	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ba8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	461a      	mov	r2, r3
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7fe fed4 	bl	8000960 <HAL_GetTick>
 8001bb8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbc:	e00a      	b.n	8001bd4 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bbe:	f7fe fecf 	bl	8000960 <HAL_GetTick>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d902      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	f000 bde2 	b.w	8002798 <HAL_RCC_OscConfig+0x106c>
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bda:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001bde:	fa93 f3a3 	rbit	r3, r3
 8001be2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001be6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bea:	fab3 f383 	clz	r3, r3
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	095b      	lsrs	r3, r3, #5
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d102      	bne.n	8001c04 <HAL_RCC_OscConfig+0x4d8>
 8001bfe:	4b45      	ldr	r3, [pc, #276]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	e013      	b.n	8001c2c <HAL_RCC_OscConfig+0x500>
 8001c04:	2302      	movs	r3, #2
 8001c06:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001c0e:	fa93 f3a3 	rbit	r3, r3
 8001c12:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001c16:	2302      	movs	r3, #2
 8001c18:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001c1c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001c20:	fa93 f3a3 	rbit	r3, r3
 8001c24:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001c28:	4b3a      	ldr	r3, [pc, #232]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001c32:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001c36:	fa92 f2a2 	rbit	r2, r2
 8001c3a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001c3e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001c42:	fab2 f282 	clz	r2, r2
 8001c46:	b2d2      	uxtb	r2, r2
 8001c48:	f042 0220 	orr.w	r2, r2, #32
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	f002 021f 	and.w	r2, r2, #31
 8001c52:	2101      	movs	r1, #1
 8001c54:	fa01 f202 	lsl.w	r2, r1, r2
 8001c58:	4013      	ands	r3, r2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0af      	beq.n	8001bbe <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c5e:	4b2d      	ldr	r3, [pc, #180]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	21f8      	movs	r1, #248	; 0xf8
 8001c74:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001c7c:	fa91 f1a1 	rbit	r1, r1
 8001c80:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001c84:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001c88:	fab1 f181 	clz	r1, r1
 8001c8c:	b2c9      	uxtb	r1, r1
 8001c8e:	408b      	lsls	r3, r1
 8001c90:	4920      	ldr	r1, [pc, #128]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001c92:	4313      	orrs	r3, r2
 8001c94:	600b      	str	r3, [r1, #0]
 8001c96:	e06c      	b.n	8001d72 <HAL_RCC_OscConfig+0x646>
 8001c98:	2301      	movs	r3, #1
 8001c9a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001ca2:	fa93 f3a3 	rbit	r3, r3
 8001ca6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001caa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cae:	fab3 f383 	clz	r3, r3
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cb8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc4:	f7fe fe4c 	bl	8000960 <HAL_GetTick>
 8001cc8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ccc:	e00a      	b.n	8001ce4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cce:	f7fe fe47 	bl	8000960 <HAL_GetTick>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d902      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	f000 bd5a 	b.w	8002798 <HAL_RCC_OscConfig+0x106c>
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cea:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001cee:	fa93 f3a3 	rbit	r3, r3
 8001cf2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001cf6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cfa:	fab3 f383 	clz	r3, r3
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	095b      	lsrs	r3, r3, #5
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d104      	bne.n	8001d18 <HAL_RCC_OscConfig+0x5ec>
 8001d0e:	4b01      	ldr	r3, [pc, #4]	; (8001d14 <HAL_RCC_OscConfig+0x5e8>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	e015      	b.n	8001d40 <HAL_RCC_OscConfig+0x614>
 8001d14:	40021000 	.word	0x40021000
 8001d18:	2302      	movs	r3, #2
 8001d1a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001d22:	fa93 f3a3 	rbit	r3, r3
 8001d26:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001d30:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001d34:	fa93 f3a3 	rbit	r3, r3
 8001d38:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001d3c:	4bc8      	ldr	r3, [pc, #800]	; (8002060 <HAL_RCC_OscConfig+0x934>)
 8001d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d40:	2202      	movs	r2, #2
 8001d42:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001d46:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001d4a:	fa92 f2a2 	rbit	r2, r2
 8001d4e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001d52:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001d56:	fab2 f282 	clz	r2, r2
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	f042 0220 	orr.w	r2, r2, #32
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	f002 021f 	and.w	r2, r2, #31
 8001d66:	2101      	movs	r1, #1
 8001d68:	fa01 f202 	lsl.w	r2, r1, r2
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d1ad      	bne.n	8001cce <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0308 	and.w	r3, r3, #8
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f000 8110 	beq.w	8001fa8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d8c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d079      	beq.n	8001e8c <HAL_RCC_OscConfig+0x760>
 8001d98:	2301      	movs	r3, #1
 8001d9a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001da2:	fa93 f3a3 	rbit	r3, r3
 8001da6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001daa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dae:	fab3 f383 	clz	r3, r3
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	461a      	mov	r2, r3
 8001db6:	4bab      	ldr	r3, [pc, #684]	; (8002064 <HAL_RCC_OscConfig+0x938>)
 8001db8:	4413      	add	r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dc2:	f7fe fdcd 	bl	8000960 <HAL_GetTick>
 8001dc6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001dca:	e00a      	b.n	8001de2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dcc:	f7fe fdc8 	bl	8000960 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d902      	bls.n	8001de2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	f000 bcdb 	b.w	8002798 <HAL_RCC_OscConfig+0x106c>
 8001de2:	2302      	movs	r3, #2
 8001de4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001dec:	fa93 f3a3 	rbit	r3, r3
 8001df0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001df4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001df8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e04:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	fa93 f2a3 	rbit	r2, r3
 8001e0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e12:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001e20:	2202      	movs	r2, #2
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e28:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	fa93 f2a3 	rbit	r2, r3
 8001e32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e36:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e3a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e3c:	4b88      	ldr	r3, [pc, #544]	; (8002060 <HAL_RCC_OscConfig+0x934>)
 8001e3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e44:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e48:	2102      	movs	r1, #2
 8001e4a:	6019      	str	r1, [r3, #0]
 8001e4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e50:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	fa93 f1a3 	rbit	r1, r3
 8001e5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e5e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001e62:	6019      	str	r1, [r3, #0]
  return result;
 8001e64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e68:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	fab3 f383 	clz	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	f003 031f 	and.w	r3, r3, #31
 8001e7e:	2101      	movs	r1, #1
 8001e80:	fa01 f303 	lsl.w	r3, r1, r3
 8001e84:	4013      	ands	r3, r2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d0a0      	beq.n	8001dcc <HAL_RCC_OscConfig+0x6a0>
 8001e8a:	e08d      	b.n	8001fa8 <HAL_RCC_OscConfig+0x87c>
 8001e8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e90:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001e94:	2201      	movs	r2, #1
 8001e96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e9c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	fa93 f2a3 	rbit	r2, r3
 8001ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eaa:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001eae:	601a      	str	r2, [r3, #0]
  return result;
 8001eb0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eb4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001eb8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eba:	fab3 f383 	clz	r3, r3
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4b68      	ldr	r3, [pc, #416]	; (8002064 <HAL_RCC_OscConfig+0x938>)
 8001ec4:	4413      	add	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	461a      	mov	r2, r3
 8001eca:	2300      	movs	r3, #0
 8001ecc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ece:	f7fe fd47 	bl	8000960 <HAL_GetTick>
 8001ed2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ed6:	e00a      	b.n	8001eee <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ed8:	f7fe fd42 	bl	8000960 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d902      	bls.n	8001eee <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	f000 bc55 	b.w	8002798 <HAL_RCC_OscConfig+0x106c>
 8001eee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ef2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001efa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001efe:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	fa93 f2a3 	rbit	r2, r3
 8001f08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f0c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f16:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001f1a:	2202      	movs	r2, #2
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f22:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	fa93 f2a3 	rbit	r2, r3
 8001f2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f30:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001f3e:	2202      	movs	r2, #2
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f46:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	fa93 f2a3 	rbit	r2, r3
 8001f50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f54:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001f58:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f5a:	4b41      	ldr	r3, [pc, #260]	; (8002060 <HAL_RCC_OscConfig+0x934>)
 8001f5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f62:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001f66:	2102      	movs	r1, #2
 8001f68:	6019      	str	r1, [r3, #0]
 8001f6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f6e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	fa93 f1a3 	rbit	r1, r3
 8001f78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f7c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001f80:	6019      	str	r1, [r3, #0]
  return result;
 8001f82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f86:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	fab3 f383 	clz	r3, r3
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	f003 031f 	and.w	r3, r3, #31
 8001f9c:	2101      	movs	r1, #1
 8001f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d197      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fa8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	f000 81a1 	beq.w	8002300 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fc4:	4b26      	ldr	r3, [pc, #152]	; (8002060 <HAL_RCC_OscConfig+0x934>)
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d116      	bne.n	8001ffe <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fd0:	4b23      	ldr	r3, [pc, #140]	; (8002060 <HAL_RCC_OscConfig+0x934>)
 8001fd2:	69db      	ldr	r3, [r3, #28]
 8001fd4:	4a22      	ldr	r2, [pc, #136]	; (8002060 <HAL_RCC_OscConfig+0x934>)
 8001fd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fda:	61d3      	str	r3, [r2, #28]
 8001fdc:	4b20      	ldr	r3, [pc, #128]	; (8002060 <HAL_RCC_OscConfig+0x934>)
 8001fde:	69db      	ldr	r3, [r3, #28]
 8001fe0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001fe4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fe8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ff2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001ff6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ffe:	4b1a      	ldr	r3, [pc, #104]	; (8002068 <HAL_RCC_OscConfig+0x93c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002006:	2b00      	cmp	r3, #0
 8002008:	d11a      	bne.n	8002040 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800200a:	4b17      	ldr	r3, [pc, #92]	; (8002068 <HAL_RCC_OscConfig+0x93c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a16      	ldr	r2, [pc, #88]	; (8002068 <HAL_RCC_OscConfig+0x93c>)
 8002010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002014:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002016:	f7fe fca3 	bl	8000960 <HAL_GetTick>
 800201a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800201e:	e009      	b.n	8002034 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002020:	f7fe fc9e 	bl	8000960 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	2b64      	cmp	r3, #100	; 0x64
 800202e:	d901      	bls.n	8002034 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002030:	2303      	movs	r3, #3
 8002032:	e3b1      	b.n	8002798 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002034:	4b0c      	ldr	r3, [pc, #48]	; (8002068 <HAL_RCC_OscConfig+0x93c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800203c:	2b00      	cmp	r3, #0
 800203e:	d0ef      	beq.n	8002020 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002044:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d10d      	bne.n	800206c <HAL_RCC_OscConfig+0x940>
 8002050:	4b03      	ldr	r3, [pc, #12]	; (8002060 <HAL_RCC_OscConfig+0x934>)
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	4a02      	ldr	r2, [pc, #8]	; (8002060 <HAL_RCC_OscConfig+0x934>)
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	6213      	str	r3, [r2, #32]
 800205c:	e03c      	b.n	80020d8 <HAL_RCC_OscConfig+0x9ac>
 800205e:	bf00      	nop
 8002060:	40021000 	.word	0x40021000
 8002064:	10908120 	.word	0x10908120
 8002068:	40007000 	.word	0x40007000
 800206c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002070:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d10c      	bne.n	8002096 <HAL_RCC_OscConfig+0x96a>
 800207c:	4bc1      	ldr	r3, [pc, #772]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	4ac0      	ldr	r2, [pc, #768]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 8002082:	f023 0301 	bic.w	r3, r3, #1
 8002086:	6213      	str	r3, [r2, #32]
 8002088:	4bbe      	ldr	r3, [pc, #760]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	4abd      	ldr	r2, [pc, #756]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 800208e:	f023 0304 	bic.w	r3, r3, #4
 8002092:	6213      	str	r3, [r2, #32]
 8002094:	e020      	b.n	80020d8 <HAL_RCC_OscConfig+0x9ac>
 8002096:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800209a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	2b05      	cmp	r3, #5
 80020a4:	d10c      	bne.n	80020c0 <HAL_RCC_OscConfig+0x994>
 80020a6:	4bb7      	ldr	r3, [pc, #732]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	4ab6      	ldr	r2, [pc, #728]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80020ac:	f043 0304 	orr.w	r3, r3, #4
 80020b0:	6213      	str	r3, [r2, #32]
 80020b2:	4bb4      	ldr	r3, [pc, #720]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	4ab3      	ldr	r2, [pc, #716]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	6213      	str	r3, [r2, #32]
 80020be:	e00b      	b.n	80020d8 <HAL_RCC_OscConfig+0x9ac>
 80020c0:	4bb0      	ldr	r3, [pc, #704]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80020c2:	6a1b      	ldr	r3, [r3, #32]
 80020c4:	4aaf      	ldr	r2, [pc, #700]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80020c6:	f023 0301 	bic.w	r3, r3, #1
 80020ca:	6213      	str	r3, [r2, #32]
 80020cc:	4bad      	ldr	r3, [pc, #692]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	4aac      	ldr	r2, [pc, #688]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80020d2:	f023 0304 	bic.w	r3, r3, #4
 80020d6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020dc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f000 8081 	beq.w	80021ec <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ea:	f7fe fc39 	bl	8000960 <HAL_GetTick>
 80020ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f2:	e00b      	b.n	800210c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020f4:	f7fe fc34 	bl	8000960 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	f241 3288 	movw	r2, #5000	; 0x1388
 8002104:	4293      	cmp	r3, r2
 8002106:	d901      	bls.n	800210c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e345      	b.n	8002798 <HAL_RCC_OscConfig+0x106c>
 800210c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002110:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002114:	2202      	movs	r2, #2
 8002116:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002118:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800211c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	fa93 f2a3 	rbit	r2, r3
 8002126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800212a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002134:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002138:	2202      	movs	r2, #2
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002140:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	fa93 f2a3 	rbit	r2, r3
 800214a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800214e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002152:	601a      	str	r2, [r3, #0]
  return result;
 8002154:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002158:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800215c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800215e:	fab3 f383 	clz	r3, r3
 8002162:	b2db      	uxtb	r3, r3
 8002164:	095b      	lsrs	r3, r3, #5
 8002166:	b2db      	uxtb	r3, r3
 8002168:	f043 0302 	orr.w	r3, r3, #2
 800216c:	b2db      	uxtb	r3, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d102      	bne.n	8002178 <HAL_RCC_OscConfig+0xa4c>
 8002172:	4b84      	ldr	r3, [pc, #528]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	e013      	b.n	80021a0 <HAL_RCC_OscConfig+0xa74>
 8002178:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800217c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002180:	2202      	movs	r2, #2
 8002182:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002184:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002188:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	fa93 f2a3 	rbit	r2, r3
 8002192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002196:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	4b79      	ldr	r3, [pc, #484]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80021a4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80021a8:	2102      	movs	r1, #2
 80021aa:	6011      	str	r1, [r2, #0]
 80021ac:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80021b0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	fa92 f1a2 	rbit	r1, r2
 80021ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80021be:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80021c2:	6011      	str	r1, [r2, #0]
  return result;
 80021c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80021c8:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80021cc:	6812      	ldr	r2, [r2, #0]
 80021ce:	fab2 f282 	clz	r2, r2
 80021d2:	b2d2      	uxtb	r2, r2
 80021d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021d8:	b2d2      	uxtb	r2, r2
 80021da:	f002 021f 	and.w	r2, r2, #31
 80021de:	2101      	movs	r1, #1
 80021e0:	fa01 f202 	lsl.w	r2, r1, r2
 80021e4:	4013      	ands	r3, r2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d084      	beq.n	80020f4 <HAL_RCC_OscConfig+0x9c8>
 80021ea:	e07f      	b.n	80022ec <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ec:	f7fe fbb8 	bl	8000960 <HAL_GetTick>
 80021f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021f4:	e00b      	b.n	800220e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021f6:	f7fe fbb3 	bl	8000960 <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	f241 3288 	movw	r2, #5000	; 0x1388
 8002206:	4293      	cmp	r3, r2
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e2c4      	b.n	8002798 <HAL_RCC_OscConfig+0x106c>
 800220e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002212:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002216:	2202      	movs	r2, #2
 8002218:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800221e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	fa93 f2a3 	rbit	r2, r3
 8002228:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800222c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002236:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800223a:	2202      	movs	r2, #2
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002242:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	fa93 f2a3 	rbit	r2, r3
 800224c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002250:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002254:	601a      	str	r2, [r3, #0]
  return result;
 8002256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800225a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800225e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002260:	fab3 f383 	clz	r3, r3
 8002264:	b2db      	uxtb	r3, r3
 8002266:	095b      	lsrs	r3, r3, #5
 8002268:	b2db      	uxtb	r3, r3
 800226a:	f043 0302 	orr.w	r3, r3, #2
 800226e:	b2db      	uxtb	r3, r3
 8002270:	2b02      	cmp	r3, #2
 8002272:	d102      	bne.n	800227a <HAL_RCC_OscConfig+0xb4e>
 8002274:	4b43      	ldr	r3, [pc, #268]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	e013      	b.n	80022a2 <HAL_RCC_OscConfig+0xb76>
 800227a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800227e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002282:	2202      	movs	r2, #2
 8002284:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002286:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800228a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	fa93 f2a3 	rbit	r2, r3
 8002294:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002298:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	4b39      	ldr	r3, [pc, #228]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80022a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022a6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80022aa:	2102      	movs	r1, #2
 80022ac:	6011      	str	r1, [r2, #0]
 80022ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022b2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80022b6:	6812      	ldr	r2, [r2, #0]
 80022b8:	fa92 f1a2 	rbit	r1, r2
 80022bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022c0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80022c4:	6011      	str	r1, [r2, #0]
  return result;
 80022c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022ca:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80022ce:	6812      	ldr	r2, [r2, #0]
 80022d0:	fab2 f282 	clz	r2, r2
 80022d4:	b2d2      	uxtb	r2, r2
 80022d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	f002 021f 	and.w	r2, r2, #31
 80022e0:	2101      	movs	r1, #1
 80022e2:	fa01 f202 	lsl.w	r2, r1, r2
 80022e6:	4013      	ands	r3, r2
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d184      	bne.n	80021f6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022ec:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d105      	bne.n	8002300 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022f4:	4b23      	ldr	r3, [pc, #140]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	4a22      	ldr	r2, [pc, #136]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 80022fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022fe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002300:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002304:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	69db      	ldr	r3, [r3, #28]
 800230c:	2b00      	cmp	r3, #0
 800230e:	f000 8242 	beq.w	8002796 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002312:	4b1c      	ldr	r3, [pc, #112]	; (8002384 <HAL_RCC_OscConfig+0xc58>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f003 030c 	and.w	r3, r3, #12
 800231a:	2b08      	cmp	r3, #8
 800231c:	f000 8213 	beq.w	8002746 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002324:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	69db      	ldr	r3, [r3, #28]
 800232c:	2b02      	cmp	r3, #2
 800232e:	f040 8162 	bne.w	80025f6 <HAL_RCC_OscConfig+0xeca>
 8002332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002336:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800233a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800233e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002340:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002344:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	fa93 f2a3 	rbit	r2, r3
 800234e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002352:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002356:	601a      	str	r2, [r3, #0]
  return result;
 8002358:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800235c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002360:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002362:	fab3 f383 	clz	r3, r3
 8002366:	b2db      	uxtb	r3, r3
 8002368:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800236c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	461a      	mov	r2, r3
 8002374:	2300      	movs	r3, #0
 8002376:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002378:	f7fe faf2 	bl	8000960 <HAL_GetTick>
 800237c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002380:	e00c      	b.n	800239c <HAL_RCC_OscConfig+0xc70>
 8002382:	bf00      	nop
 8002384:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002388:	f7fe faea 	bl	8000960 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e1fd      	b.n	8002798 <HAL_RCC_OscConfig+0x106c>
 800239c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023a0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80023a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ae:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	fa93 f2a3 	rbit	r2, r3
 80023b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023bc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80023c0:	601a      	str	r2, [r3, #0]
  return result;
 80023c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023c6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80023ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023cc:	fab3 f383 	clz	r3, r3
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	095b      	lsrs	r3, r3, #5
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	f043 0301 	orr.w	r3, r3, #1
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d102      	bne.n	80023e6 <HAL_RCC_OscConfig+0xcba>
 80023e0:	4bb0      	ldr	r3, [pc, #704]	; (80026a4 <HAL_RCC_OscConfig+0xf78>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	e027      	b.n	8002436 <HAL_RCC_OscConfig+0xd0a>
 80023e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ea:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80023ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023f8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	fa93 f2a3 	rbit	r2, r3
 8002402:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002406:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002410:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002414:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800241e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	fa93 f2a3 	rbit	r2, r3
 8002428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800242c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	4b9c      	ldr	r3, [pc, #624]	; (80026a4 <HAL_RCC_OscConfig+0xf78>)
 8002434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002436:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800243a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800243e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002442:	6011      	str	r1, [r2, #0]
 8002444:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002448:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800244c:	6812      	ldr	r2, [r2, #0]
 800244e:	fa92 f1a2 	rbit	r1, r2
 8002452:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002456:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800245a:	6011      	str	r1, [r2, #0]
  return result;
 800245c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002460:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002464:	6812      	ldr	r2, [r2, #0]
 8002466:	fab2 f282 	clz	r2, r2
 800246a:	b2d2      	uxtb	r2, r2
 800246c:	f042 0220 	orr.w	r2, r2, #32
 8002470:	b2d2      	uxtb	r2, r2
 8002472:	f002 021f 	and.w	r2, r2, #31
 8002476:	2101      	movs	r1, #1
 8002478:	fa01 f202 	lsl.w	r2, r1, r2
 800247c:	4013      	ands	r3, r2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d182      	bne.n	8002388 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002482:	4b88      	ldr	r3, [pc, #544]	; (80026a4 <HAL_RCC_OscConfig+0xf78>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800248a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800248e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002496:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800249a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	430b      	orrs	r3, r1
 80024a4:	497f      	ldr	r1, [pc, #508]	; (80026a4 <HAL_RCC_OscConfig+0xf78>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	604b      	str	r3, [r1, #4]
 80024aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ae:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80024b2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80024b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024bc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	fa93 f2a3 	rbit	r2, r3
 80024c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ca:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80024ce:	601a      	str	r2, [r3, #0]
  return result;
 80024d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024d4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80024d8:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024da:	fab3 f383 	clz	r3, r3
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80024e4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	461a      	mov	r2, r3
 80024ec:	2301      	movs	r3, #1
 80024ee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f0:	f7fe fa36 	bl	8000960 <HAL_GetTick>
 80024f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024f8:	e009      	b.n	800250e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024fa:	f7fe fa31 	bl	8000960 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e144      	b.n	8002798 <HAL_RCC_OscConfig+0x106c>
 800250e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002512:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002516:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800251a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800251c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002520:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	fa93 f2a3 	rbit	r2, r3
 800252a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800252e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002532:	601a      	str	r2, [r3, #0]
  return result;
 8002534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002538:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800253c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800253e:	fab3 f383 	clz	r3, r3
 8002542:	b2db      	uxtb	r3, r3
 8002544:	095b      	lsrs	r3, r3, #5
 8002546:	b2db      	uxtb	r3, r3
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b01      	cmp	r3, #1
 8002550:	d102      	bne.n	8002558 <HAL_RCC_OscConfig+0xe2c>
 8002552:	4b54      	ldr	r3, [pc, #336]	; (80026a4 <HAL_RCC_OscConfig+0xf78>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	e027      	b.n	80025a8 <HAL_RCC_OscConfig+0xe7c>
 8002558:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800255c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002560:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002564:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002566:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800256a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	fa93 f2a3 	rbit	r2, r3
 8002574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002578:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002582:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002586:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002590:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	fa93 f2a3 	rbit	r2, r3
 800259a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800259e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	4b3f      	ldr	r3, [pc, #252]	; (80026a4 <HAL_RCC_OscConfig+0xf78>)
 80025a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80025ac:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80025b0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80025b4:	6011      	str	r1, [r2, #0]
 80025b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80025ba:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	fa92 f1a2 	rbit	r1, r2
 80025c4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80025c8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80025cc:	6011      	str	r1, [r2, #0]
  return result;
 80025ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80025d2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80025d6:	6812      	ldr	r2, [r2, #0]
 80025d8:	fab2 f282 	clz	r2, r2
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	f042 0220 	orr.w	r2, r2, #32
 80025e2:	b2d2      	uxtb	r2, r2
 80025e4:	f002 021f 	and.w	r2, r2, #31
 80025e8:	2101      	movs	r1, #1
 80025ea:	fa01 f202 	lsl.w	r2, r1, r2
 80025ee:	4013      	ands	r3, r2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d082      	beq.n	80024fa <HAL_RCC_OscConfig+0xdce>
 80025f4:	e0cf      	b.n	8002796 <HAL_RCC_OscConfig+0x106a>
 80025f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025fa:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80025fe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002602:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002604:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002608:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	fa93 f2a3 	rbit	r2, r3
 8002612:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002616:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800261a:	601a      	str	r2, [r3, #0]
  return result;
 800261c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002620:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002624:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002626:	fab3 f383 	clz	r3, r3
 800262a:	b2db      	uxtb	r3, r3
 800262c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002630:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	461a      	mov	r2, r3
 8002638:	2300      	movs	r3, #0
 800263a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263c:	f7fe f990 	bl	8000960 <HAL_GetTick>
 8002640:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002644:	e009      	b.n	800265a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002646:	f7fe f98b 	bl	8000960 <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e09e      	b.n	8002798 <HAL_RCC_OscConfig+0x106c>
 800265a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800265e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002662:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002666:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800266c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	fa93 f2a3 	rbit	r2, r3
 8002676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800267a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800267e:	601a      	str	r2, [r3, #0]
  return result;
 8002680:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002684:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002688:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800268a:	fab3 f383 	clz	r3, r3
 800268e:	b2db      	uxtb	r3, r3
 8002690:	095b      	lsrs	r3, r3, #5
 8002692:	b2db      	uxtb	r3, r3
 8002694:	f043 0301 	orr.w	r3, r3, #1
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b01      	cmp	r3, #1
 800269c:	d104      	bne.n	80026a8 <HAL_RCC_OscConfig+0xf7c>
 800269e:	4b01      	ldr	r3, [pc, #4]	; (80026a4 <HAL_RCC_OscConfig+0xf78>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	e029      	b.n	80026f8 <HAL_RCC_OscConfig+0xfcc>
 80026a4:	40021000 	.word	0x40021000
 80026a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026ac:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80026b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026ba:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	fa93 f2a3 	rbit	r2, r3
 80026c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026c8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026d2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80026d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026e0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	fa93 f2a3 	rbit	r2, r3
 80026ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026ee:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	4b2b      	ldr	r3, [pc, #172]	; (80027a4 <HAL_RCC_OscConfig+0x1078>)
 80026f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80026fc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002700:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002704:	6011      	str	r1, [r2, #0]
 8002706:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800270a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800270e:	6812      	ldr	r2, [r2, #0]
 8002710:	fa92 f1a2 	rbit	r1, r2
 8002714:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002718:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800271c:	6011      	str	r1, [r2, #0]
  return result;
 800271e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002722:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002726:	6812      	ldr	r2, [r2, #0]
 8002728:	fab2 f282 	clz	r2, r2
 800272c:	b2d2      	uxtb	r2, r2
 800272e:	f042 0220 	orr.w	r2, r2, #32
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	f002 021f 	and.w	r2, r2, #31
 8002738:	2101      	movs	r1, #1
 800273a:	fa01 f202 	lsl.w	r2, r1, r2
 800273e:	4013      	ands	r3, r2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d180      	bne.n	8002646 <HAL_RCC_OscConfig+0xf1a>
 8002744:	e027      	b.n	8002796 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002746:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800274a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d101      	bne.n	800275a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e01e      	b.n	8002798 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800275a:	4b12      	ldr	r3, [pc, #72]	; (80027a4 <HAL_RCC_OscConfig+0x1078>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002762:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002766:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800276a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800276e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6a1b      	ldr	r3, [r3, #32]
 8002776:	429a      	cmp	r2, r3
 8002778:	d10b      	bne.n	8002792 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800277a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800277e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002786:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800278e:	429a      	cmp	r2, r3
 8002790:	d001      	beq.n	8002796 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e000      	b.n	8002798 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40021000 	.word	0x40021000

080027a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b09e      	sub	sp, #120	; 0x78
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d101      	bne.n	80027c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e162      	b.n	8002a86 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027c0:	4b90      	ldr	r3, [pc, #576]	; (8002a04 <HAL_RCC_ClockConfig+0x25c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0307 	and.w	r3, r3, #7
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d910      	bls.n	80027f0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ce:	4b8d      	ldr	r3, [pc, #564]	; (8002a04 <HAL_RCC_ClockConfig+0x25c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f023 0207 	bic.w	r2, r3, #7
 80027d6:	498b      	ldr	r1, [pc, #556]	; (8002a04 <HAL_RCC_ClockConfig+0x25c>)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	4313      	orrs	r3, r2
 80027dc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027de:	4b89      	ldr	r3, [pc, #548]	; (8002a04 <HAL_RCC_ClockConfig+0x25c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0307 	and.w	r3, r3, #7
 80027e6:	683a      	ldr	r2, [r7, #0]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d001      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e14a      	b.n	8002a86 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d008      	beq.n	800280e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027fc:	4b82      	ldr	r3, [pc, #520]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	497f      	ldr	r1, [pc, #508]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 800280a:	4313      	orrs	r3, r2
 800280c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 80dc 	beq.w	80029d4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d13c      	bne.n	800289e <HAL_RCC_ClockConfig+0xf6>
 8002824:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002828:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800282c:	fa93 f3a3 	rbit	r3, r3
 8002830:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002832:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002834:	fab3 f383 	clz	r3, r3
 8002838:	b2db      	uxtb	r3, r3
 800283a:	095b      	lsrs	r3, r3, #5
 800283c:	b2db      	uxtb	r3, r3
 800283e:	f043 0301 	orr.w	r3, r3, #1
 8002842:	b2db      	uxtb	r3, r3
 8002844:	2b01      	cmp	r3, #1
 8002846:	d102      	bne.n	800284e <HAL_RCC_ClockConfig+0xa6>
 8002848:	4b6f      	ldr	r3, [pc, #444]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	e00f      	b.n	800286e <HAL_RCC_ClockConfig+0xc6>
 800284e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002852:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002854:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002856:	fa93 f3a3 	rbit	r3, r3
 800285a:	667b      	str	r3, [r7, #100]	; 0x64
 800285c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002860:	663b      	str	r3, [r7, #96]	; 0x60
 8002862:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002864:	fa93 f3a3 	rbit	r3, r3
 8002868:	65fb      	str	r3, [r7, #92]	; 0x5c
 800286a:	4b67      	ldr	r3, [pc, #412]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 800286c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002872:	65ba      	str	r2, [r7, #88]	; 0x58
 8002874:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002876:	fa92 f2a2 	rbit	r2, r2
 800287a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800287c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800287e:	fab2 f282 	clz	r2, r2
 8002882:	b2d2      	uxtb	r2, r2
 8002884:	f042 0220 	orr.w	r2, r2, #32
 8002888:	b2d2      	uxtb	r2, r2
 800288a:	f002 021f 	and.w	r2, r2, #31
 800288e:	2101      	movs	r1, #1
 8002890:	fa01 f202 	lsl.w	r2, r1, r2
 8002894:	4013      	ands	r3, r2
 8002896:	2b00      	cmp	r3, #0
 8002898:	d17b      	bne.n	8002992 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e0f3      	b.n	8002a86 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d13c      	bne.n	8002920 <HAL_RCC_ClockConfig+0x178>
 80028a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028aa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028ae:	fa93 f3a3 	rbit	r3, r3
 80028b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80028b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028b6:	fab3 f383 	clz	r3, r3
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	095b      	lsrs	r3, r3, #5
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	f043 0301 	orr.w	r3, r3, #1
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d102      	bne.n	80028d0 <HAL_RCC_ClockConfig+0x128>
 80028ca:	4b4f      	ldr	r3, [pc, #316]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	e00f      	b.n	80028f0 <HAL_RCC_ClockConfig+0x148>
 80028d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028d4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028d8:	fa93 f3a3 	rbit	r3, r3
 80028dc:	647b      	str	r3, [r7, #68]	; 0x44
 80028de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028e2:	643b      	str	r3, [r7, #64]	; 0x40
 80028e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028e6:	fa93 f3a3 	rbit	r3, r3
 80028ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028ec:	4b46      	ldr	r3, [pc, #280]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 80028ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028f4:	63ba      	str	r2, [r7, #56]	; 0x38
 80028f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028f8:	fa92 f2a2 	rbit	r2, r2
 80028fc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80028fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002900:	fab2 f282 	clz	r2, r2
 8002904:	b2d2      	uxtb	r2, r2
 8002906:	f042 0220 	orr.w	r2, r2, #32
 800290a:	b2d2      	uxtb	r2, r2
 800290c:	f002 021f 	and.w	r2, r2, #31
 8002910:	2101      	movs	r1, #1
 8002912:	fa01 f202 	lsl.w	r2, r1, r2
 8002916:	4013      	ands	r3, r2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d13a      	bne.n	8002992 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e0b2      	b.n	8002a86 <HAL_RCC_ClockConfig+0x2de>
 8002920:	2302      	movs	r3, #2
 8002922:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002926:	fa93 f3a3 	rbit	r3, r3
 800292a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800292c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800292e:	fab3 f383 	clz	r3, r3
 8002932:	b2db      	uxtb	r3, r3
 8002934:	095b      	lsrs	r3, r3, #5
 8002936:	b2db      	uxtb	r3, r3
 8002938:	f043 0301 	orr.w	r3, r3, #1
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b01      	cmp	r3, #1
 8002940:	d102      	bne.n	8002948 <HAL_RCC_ClockConfig+0x1a0>
 8002942:	4b31      	ldr	r3, [pc, #196]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	e00d      	b.n	8002964 <HAL_RCC_ClockConfig+0x1bc>
 8002948:	2302      	movs	r3, #2
 800294a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800294e:	fa93 f3a3 	rbit	r3, r3
 8002952:	627b      	str	r3, [r7, #36]	; 0x24
 8002954:	2302      	movs	r3, #2
 8002956:	623b      	str	r3, [r7, #32]
 8002958:	6a3b      	ldr	r3, [r7, #32]
 800295a:	fa93 f3a3 	rbit	r3, r3
 800295e:	61fb      	str	r3, [r7, #28]
 8002960:	4b29      	ldr	r3, [pc, #164]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 8002962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002964:	2202      	movs	r2, #2
 8002966:	61ba      	str	r2, [r7, #24]
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	fa92 f2a2 	rbit	r2, r2
 800296e:	617a      	str	r2, [r7, #20]
  return result;
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	fab2 f282 	clz	r2, r2
 8002976:	b2d2      	uxtb	r2, r2
 8002978:	f042 0220 	orr.w	r2, r2, #32
 800297c:	b2d2      	uxtb	r2, r2
 800297e:	f002 021f 	and.w	r2, r2, #31
 8002982:	2101      	movs	r1, #1
 8002984:	fa01 f202 	lsl.w	r2, r1, r2
 8002988:	4013      	ands	r3, r2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e079      	b.n	8002a86 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002992:	4b1d      	ldr	r3, [pc, #116]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f023 0203 	bic.w	r2, r3, #3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	491a      	ldr	r1, [pc, #104]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029a4:	f7fd ffdc 	bl	8000960 <HAL_GetTick>
 80029a8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029aa:	e00a      	b.n	80029c2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ac:	f7fd ffd8 	bl	8000960 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d901      	bls.n	80029c2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e061      	b.n	8002a86 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029c2:	4b11      	ldr	r3, [pc, #68]	; (8002a08 <HAL_RCC_ClockConfig+0x260>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f003 020c 	and.w	r2, r3, #12
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d1eb      	bne.n	80029ac <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029d4:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <HAL_RCC_ClockConfig+0x25c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0307 	and.w	r3, r3, #7
 80029dc:	683a      	ldr	r2, [r7, #0]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d214      	bcs.n	8002a0c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029e2:	4b08      	ldr	r3, [pc, #32]	; (8002a04 <HAL_RCC_ClockConfig+0x25c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f023 0207 	bic.w	r2, r3, #7
 80029ea:	4906      	ldr	r1, [pc, #24]	; (8002a04 <HAL_RCC_ClockConfig+0x25c>)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029f2:	4b04      	ldr	r3, [pc, #16]	; (8002a04 <HAL_RCC_ClockConfig+0x25c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0307 	and.w	r3, r3, #7
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d005      	beq.n	8002a0c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e040      	b.n	8002a86 <HAL_RCC_ClockConfig+0x2de>
 8002a04:	40022000 	.word	0x40022000
 8002a08:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d008      	beq.n	8002a2a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a18:	4b1d      	ldr	r3, [pc, #116]	; (8002a90 <HAL_RCC_ClockConfig+0x2e8>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	491a      	ldr	r1, [pc, #104]	; (8002a90 <HAL_RCC_ClockConfig+0x2e8>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0308 	and.w	r3, r3, #8
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d009      	beq.n	8002a4a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a36:	4b16      	ldr	r3, [pc, #88]	; (8002a90 <HAL_RCC_ClockConfig+0x2e8>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	00db      	lsls	r3, r3, #3
 8002a44:	4912      	ldr	r1, [pc, #72]	; (8002a90 <HAL_RCC_ClockConfig+0x2e8>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a4a:	f000 f829 	bl	8002aa0 <HAL_RCC_GetSysClockFreq>
 8002a4e:	4601      	mov	r1, r0
 8002a50:	4b0f      	ldr	r3, [pc, #60]	; (8002a90 <HAL_RCC_ClockConfig+0x2e8>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a58:	22f0      	movs	r2, #240	; 0xf0
 8002a5a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	fa92 f2a2 	rbit	r2, r2
 8002a62:	60fa      	str	r2, [r7, #12]
  return result;
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	fab2 f282 	clz	r2, r2
 8002a6a:	b2d2      	uxtb	r2, r2
 8002a6c:	40d3      	lsrs	r3, r2
 8002a6e:	4a09      	ldr	r2, [pc, #36]	; (8002a94 <HAL_RCC_ClockConfig+0x2ec>)
 8002a70:	5cd3      	ldrb	r3, [r2, r3]
 8002a72:	fa21 f303 	lsr.w	r3, r1, r3
 8002a76:	4a08      	ldr	r2, [pc, #32]	; (8002a98 <HAL_RCC_ClockConfig+0x2f0>)
 8002a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002a7a:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <HAL_RCC_ClockConfig+0x2f4>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fd ff2a 	bl	80008d8 <HAL_InitTick>
  
  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3778      	adds	r7, #120	; 0x78
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	40021000 	.word	0x40021000
 8002a94:	080036e8 	.word	0x080036e8
 8002a98:	20000000 	.word	0x20000000
 8002a9c:	20000004 	.word	0x20000004

08002aa0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b08b      	sub	sp, #44	; 0x2c
 8002aa4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	61fb      	str	r3, [r7, #28]
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61bb      	str	r3, [r7, #24]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002aba:	4b29      	ldr	r3, [pc, #164]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	f003 030c 	and.w	r3, r3, #12
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d002      	beq.n	8002ad0 <HAL_RCC_GetSysClockFreq+0x30>
 8002aca:	2b08      	cmp	r3, #8
 8002acc:	d003      	beq.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x36>
 8002ace:	e03c      	b.n	8002b4a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ad0:	4b24      	ldr	r3, [pc, #144]	; (8002b64 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002ad2:	623b      	str	r3, [r7, #32]
      break;
 8002ad4:	e03c      	b.n	8002b50 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002adc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002ae0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae2:	68ba      	ldr	r2, [r7, #8]
 8002ae4:	fa92 f2a2 	rbit	r2, r2
 8002ae8:	607a      	str	r2, [r7, #4]
  return result;
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	fab2 f282 	clz	r2, r2
 8002af0:	b2d2      	uxtb	r2, r2
 8002af2:	40d3      	lsrs	r3, r2
 8002af4:	4a1c      	ldr	r2, [pc, #112]	; (8002b68 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002af6:	5cd3      	ldrb	r3, [r2, r3]
 8002af8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002afa:	4b19      	ldr	r3, [pc, #100]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afe:	f003 030f 	and.w	r3, r3, #15
 8002b02:	220f      	movs	r2, #15
 8002b04:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b06:	693a      	ldr	r2, [r7, #16]
 8002b08:	fa92 f2a2 	rbit	r2, r2
 8002b0c:	60fa      	str	r2, [r7, #12]
  return result;
 8002b0e:	68fa      	ldr	r2, [r7, #12]
 8002b10:	fab2 f282 	clz	r2, r2
 8002b14:	b2d2      	uxtb	r2, r2
 8002b16:	40d3      	lsrs	r3, r2
 8002b18:	4a14      	ldr	r2, [pc, #80]	; (8002b6c <HAL_RCC_GetSysClockFreq+0xcc>)
 8002b1a:	5cd3      	ldrb	r3, [r2, r3]
 8002b1c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d008      	beq.n	8002b3a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b28:	4a0e      	ldr	r2, [pc, #56]	; (8002b64 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	fb02 f303 	mul.w	r3, r2, r3
 8002b36:	627b      	str	r3, [r7, #36]	; 0x24
 8002b38:	e004      	b.n	8002b44 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	4a0c      	ldr	r2, [pc, #48]	; (8002b70 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002b3e:	fb02 f303 	mul.w	r3, r2, r3
 8002b42:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b46:	623b      	str	r3, [r7, #32]
      break;
 8002b48:	e002      	b.n	8002b50 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b4a:	4b06      	ldr	r3, [pc, #24]	; (8002b64 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b4c:	623b      	str	r3, [r7, #32]
      break;
 8002b4e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b50:	6a3b      	ldr	r3, [r7, #32]
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	372c      	adds	r7, #44	; 0x2c
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	40021000 	.word	0x40021000
 8002b64:	007a1200 	.word	0x007a1200
 8002b68:	08003700 	.word	0x08003700
 8002b6c:	08003710 	.word	0x08003710
 8002b70:	003d0900 	.word	0x003d0900

08002b74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b78:	4b03      	ldr	r3, [pc, #12]	; (8002b88 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	20000000 	.word	0x20000000

08002b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002b92:	f7ff ffef 	bl	8002b74 <HAL_RCC_GetHCLKFreq>
 8002b96:	4601      	mov	r1, r0
 8002b98:	4b0b      	ldr	r3, [pc, #44]	; (8002bc8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ba0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002ba4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	fa92 f2a2 	rbit	r2, r2
 8002bac:	603a      	str	r2, [r7, #0]
  return result;
 8002bae:	683a      	ldr	r2, [r7, #0]
 8002bb0:	fab2 f282 	clz	r2, r2
 8002bb4:	b2d2      	uxtb	r2, r2
 8002bb6:	40d3      	lsrs	r3, r2
 8002bb8:	4a04      	ldr	r2, [pc, #16]	; (8002bcc <HAL_RCC_GetPCLK1Freq+0x40>)
 8002bba:	5cd3      	ldrb	r3, [r2, r3]
 8002bbc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	080036f8 	.word	0x080036f8

08002bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002bd6:	f7ff ffcd 	bl	8002b74 <HAL_RCC_GetHCLKFreq>
 8002bda:	4601      	mov	r1, r0
 8002bdc:	4b0b      	ldr	r3, [pc, #44]	; (8002c0c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002be4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002be8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	fa92 f2a2 	rbit	r2, r2
 8002bf0:	603a      	str	r2, [r7, #0]
  return result;
 8002bf2:	683a      	ldr	r2, [r7, #0]
 8002bf4:	fab2 f282 	clz	r2, r2
 8002bf8:	b2d2      	uxtb	r2, r2
 8002bfa:	40d3      	lsrs	r3, r2
 8002bfc:	4a04      	ldr	r2, [pc, #16]	; (8002c10 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002bfe:	5cd3      	ldrb	r3, [r2, r3]
 8002c00:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002c04:	4618      	mov	r0, r3
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40021000 	.word	0x40021000
 8002c10:	080036f8 	.word	0x080036f8

08002c14 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b092      	sub	sp, #72	; 0x48
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002c20:	2300      	movs	r3, #0
 8002c22:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002c24:	2300      	movs	r3, #0
 8002c26:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	f000 80d4 	beq.w	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c38:	4b4e      	ldr	r3, [pc, #312]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10e      	bne.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c44:	4b4b      	ldr	r3, [pc, #300]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c46:	69db      	ldr	r3, [r3, #28]
 8002c48:	4a4a      	ldr	r2, [pc, #296]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	61d3      	str	r3, [r2, #28]
 8002c50:	4b48      	ldr	r3, [pc, #288]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c52:	69db      	ldr	r3, [r3, #28]
 8002c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c62:	4b45      	ldr	r3, [pc, #276]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d118      	bne.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c6e:	4b42      	ldr	r3, [pc, #264]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a41      	ldr	r2, [pc, #260]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c78:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c7a:	f7fd fe71 	bl	8000960 <HAL_GetTick>
 8002c7e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c80:	e008      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c82:	f7fd fe6d 	bl	8000960 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b64      	cmp	r3, #100	; 0x64
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e14b      	b.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c94:	4b38      	ldr	r3, [pc, #224]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d0f0      	beq.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ca0:	4b34      	ldr	r3, [pc, #208]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ca2:	6a1b      	ldr	r3, [r3, #32]
 8002ca4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 8084 	beq.w	8002dba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d07c      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cc0:	4b2c      	ldr	r3, [pc, #176]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
 8002cc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cc8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cce:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd2:	fa93 f3a3 	rbit	r3, r3
 8002cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002cda:	fab3 f383 	clz	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	4b26      	ldr	r3, [pc, #152]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002ce4:	4413      	add	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	461a      	mov	r2, r3
 8002cea:	2301      	movs	r3, #1
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cf2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cf6:	fa93 f3a3 	rbit	r3, r3
 8002cfa:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002cfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002cfe:	fab3 f383 	clz	r3, r3
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	461a      	mov	r2, r3
 8002d06:	4b1d      	ldr	r3, [pc, #116]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	2300      	movs	r3, #0
 8002d10:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d12:	4a18      	ldr	r2, [pc, #96]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d16:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d04b      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d22:	f7fd fe1d 	bl	8000960 <HAL_GetTick>
 8002d26:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d28:	e00a      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2a:	f7fd fe19 	bl	8000960 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e0f5      	b.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x318>
 8002d40:	2302      	movs	r3, #2
 8002d42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	623b      	str	r3, [r7, #32]
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	fa93 f3a3 	rbit	r3, r3
 8002d56:	61fb      	str	r3, [r7, #28]
  return result;
 8002d58:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d5a:	fab3 f383 	clz	r3, r3
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	095b      	lsrs	r3, r3, #5
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	f043 0302 	orr.w	r3, r3, #2
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d108      	bne.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002d6e:	4b01      	ldr	r3, [pc, #4]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d70:	6a1b      	ldr	r3, [r3, #32]
 8002d72:	e00d      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002d74:	40021000 	.word	0x40021000
 8002d78:	40007000 	.word	0x40007000
 8002d7c:	10908100 	.word	0x10908100
 8002d80:	2302      	movs	r3, #2
 8002d82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	fa93 f3a3 	rbit	r3, r3
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	4b69      	ldr	r3, [pc, #420]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d90:	2202      	movs	r2, #2
 8002d92:	613a      	str	r2, [r7, #16]
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	fa92 f2a2 	rbit	r2, r2
 8002d9a:	60fa      	str	r2, [r7, #12]
  return result;
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	fab2 f282 	clz	r2, r2
 8002da2:	b2d2      	uxtb	r2, r2
 8002da4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002da8:	b2d2      	uxtb	r2, r2
 8002daa:	f002 021f 	and.w	r2, r2, #31
 8002dae:	2101      	movs	r1, #1
 8002db0:	fa01 f202 	lsl.w	r2, r1, r2
 8002db4:	4013      	ands	r3, r2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d0b7      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002dba:	4b5e      	ldr	r3, [pc, #376]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	495b      	ldr	r1, [pc, #364]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dcc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d105      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd4:	4b57      	ldr	r3, [pc, #348]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	4a56      	ldr	r2, [pc, #344]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dde:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d008      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dec:	4b51      	ldr	r3, [pc, #324]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df0:	f023 0203 	bic.w	r2, r3, #3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	494e      	ldr	r1, [pc, #312]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0320 	and.w	r3, r3, #32
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d008      	beq.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e0a:	4b4a      	ldr	r3, [pc, #296]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0e:	f023 0210 	bic.w	r2, r3, #16
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	4947      	ldr	r1, [pc, #284]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d008      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002e28:	4b42      	ldr	r3, [pc, #264]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e34:	493f      	ldr	r1, [pc, #252]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e36:	4313      	orrs	r3, r2
 8002e38:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d008      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e46:	4b3b      	ldr	r3, [pc, #236]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	f023 0220 	bic.w	r2, r3, #32
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	4938      	ldr	r1, [pc, #224]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d008      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e64:	4b33      	ldr	r3, [pc, #204]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e68:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	4930      	ldr	r1, [pc, #192]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d008      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e82:	4b2c      	ldr	r3, [pc, #176]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	4929      	ldr	r1, [pc, #164]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d008      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8002ea0:	4b24      	ldr	r3, [pc, #144]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	4921      	ldr	r1, [pc, #132]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d008      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ebe:	4b1d      	ldr	r3, [pc, #116]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a1b      	ldr	r3, [r3, #32]
 8002eca:	491a      	ldr	r1, [pc, #104]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d008      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002edc:	4b15      	ldr	r3, [pc, #84]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee8:	4912      	ldr	r1, [pc, #72]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d008      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002efa:	4b0e      	ldr	r3, [pc, #56]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efe:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f06:	490b      	ldr	r1, [pc, #44]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d008      	beq.n	8002f2a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002f18:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f24:	4903      	ldr	r1, [pc, #12]	; (8002f34 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002f2a:	2300      	movs	r3, #0
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3748      	adds	r7, #72	; 0x48
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40021000 	.word	0x40021000

08002f38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e040      	b.n	8002fcc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d106      	bne.n	8002f60 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7fd fbfe 	bl	800075c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2224      	movs	r2, #36	; 0x24
 8002f64:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 0201 	bic.w	r2, r2, #1
 8002f74:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 f82c 	bl	8002fd4 <UART_SetConfig>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d101      	bne.n	8002f86 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e022      	b.n	8002fcc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d002      	beq.n	8002f94 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 f956 	bl	8003240 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fa2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689a      	ldr	r2, [r3, #8]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f9dd 	bl	8003384 <UART_CheckIdleState>
 8002fca:	4603      	mov	r3, r0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3708      	adds	r7, #8
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b088      	sub	sp, #32
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	691b      	ldr	r3, [r3, #16]
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	4b8a      	ldr	r3, [pc, #552]	; (8003228 <UART_SetConfig+0x254>)
 8003000:	4013      	ands	r3, r2
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	6812      	ldr	r2, [r2, #0]
 8003006:	6979      	ldr	r1, [r7, #20]
 8003008:	430b      	orrs	r3, r1
 800300a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	68da      	ldr	r2, [r3, #12]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	699b      	ldr	r3, [r3, #24]
 8003026:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a1b      	ldr	r3, [r3, #32]
 800302c:	697a      	ldr	r2, [r7, #20]
 800302e:	4313      	orrs	r3, r2
 8003030:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	430a      	orrs	r2, r1
 8003044:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a78      	ldr	r2, [pc, #480]	; (800322c <UART_SetConfig+0x258>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d120      	bne.n	8003092 <UART_SetConfig+0xbe>
 8003050:	4b77      	ldr	r3, [pc, #476]	; (8003230 <UART_SetConfig+0x25c>)
 8003052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003054:	f003 0303 	and.w	r3, r3, #3
 8003058:	2b03      	cmp	r3, #3
 800305a:	d817      	bhi.n	800308c <UART_SetConfig+0xb8>
 800305c:	a201      	add	r2, pc, #4	; (adr r2, 8003064 <UART_SetConfig+0x90>)
 800305e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003062:	bf00      	nop
 8003064:	08003075 	.word	0x08003075
 8003068:	08003081 	.word	0x08003081
 800306c:	08003087 	.word	0x08003087
 8003070:	0800307b 	.word	0x0800307b
 8003074:	2300      	movs	r3, #0
 8003076:	77fb      	strb	r3, [r7, #31]
 8003078:	e01d      	b.n	80030b6 <UART_SetConfig+0xe2>
 800307a:	2302      	movs	r3, #2
 800307c:	77fb      	strb	r3, [r7, #31]
 800307e:	e01a      	b.n	80030b6 <UART_SetConfig+0xe2>
 8003080:	2304      	movs	r3, #4
 8003082:	77fb      	strb	r3, [r7, #31]
 8003084:	e017      	b.n	80030b6 <UART_SetConfig+0xe2>
 8003086:	2308      	movs	r3, #8
 8003088:	77fb      	strb	r3, [r7, #31]
 800308a:	e014      	b.n	80030b6 <UART_SetConfig+0xe2>
 800308c:	2310      	movs	r3, #16
 800308e:	77fb      	strb	r3, [r7, #31]
 8003090:	e011      	b.n	80030b6 <UART_SetConfig+0xe2>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a67      	ldr	r2, [pc, #412]	; (8003234 <UART_SetConfig+0x260>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d102      	bne.n	80030a2 <UART_SetConfig+0xce>
 800309c:	2300      	movs	r3, #0
 800309e:	77fb      	strb	r3, [r7, #31]
 80030a0:	e009      	b.n	80030b6 <UART_SetConfig+0xe2>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a64      	ldr	r2, [pc, #400]	; (8003238 <UART_SetConfig+0x264>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d102      	bne.n	80030b2 <UART_SetConfig+0xde>
 80030ac:	2300      	movs	r3, #0
 80030ae:	77fb      	strb	r3, [r7, #31]
 80030b0:	e001      	b.n	80030b6 <UART_SetConfig+0xe2>
 80030b2:	2310      	movs	r3, #16
 80030b4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030be:	d15a      	bne.n	8003176 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80030c0:	7ffb      	ldrb	r3, [r7, #31]
 80030c2:	2b08      	cmp	r3, #8
 80030c4:	d827      	bhi.n	8003116 <UART_SetConfig+0x142>
 80030c6:	a201      	add	r2, pc, #4	; (adr r2, 80030cc <UART_SetConfig+0xf8>)
 80030c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030cc:	080030f1 	.word	0x080030f1
 80030d0:	080030f9 	.word	0x080030f9
 80030d4:	08003101 	.word	0x08003101
 80030d8:	08003117 	.word	0x08003117
 80030dc:	08003107 	.word	0x08003107
 80030e0:	08003117 	.word	0x08003117
 80030e4:	08003117 	.word	0x08003117
 80030e8:	08003117 	.word	0x08003117
 80030ec:	0800310f 	.word	0x0800310f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030f0:	f7ff fd4c 	bl	8002b8c <HAL_RCC_GetPCLK1Freq>
 80030f4:	61b8      	str	r0, [r7, #24]
        break;
 80030f6:	e013      	b.n	8003120 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030f8:	f7ff fd6a 	bl	8002bd0 <HAL_RCC_GetPCLK2Freq>
 80030fc:	61b8      	str	r0, [r7, #24]
        break;
 80030fe:	e00f      	b.n	8003120 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003100:	4b4e      	ldr	r3, [pc, #312]	; (800323c <UART_SetConfig+0x268>)
 8003102:	61bb      	str	r3, [r7, #24]
        break;
 8003104:	e00c      	b.n	8003120 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003106:	f7ff fccb 	bl	8002aa0 <HAL_RCC_GetSysClockFreq>
 800310a:	61b8      	str	r0, [r7, #24]
        break;
 800310c:	e008      	b.n	8003120 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800310e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003112:	61bb      	str	r3, [r7, #24]
        break;
 8003114:	e004      	b.n	8003120 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003116:	2300      	movs	r3, #0
 8003118:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	77bb      	strb	r3, [r7, #30]
        break;
 800311e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003120:	69bb      	ldr	r3, [r7, #24]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d074      	beq.n	8003210 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	005a      	lsls	r2, r3, #1
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	085b      	lsrs	r3, r3, #1
 8003130:	441a      	add	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	fbb2 f3f3 	udiv	r3, r2, r3
 800313a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	2b0f      	cmp	r3, #15
 8003140:	d916      	bls.n	8003170 <UART_SetConfig+0x19c>
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003148:	d212      	bcs.n	8003170 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	b29b      	uxth	r3, r3
 800314e:	f023 030f 	bic.w	r3, r3, #15
 8003152:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	085b      	lsrs	r3, r3, #1
 8003158:	b29b      	uxth	r3, r3
 800315a:	f003 0307 	and.w	r3, r3, #7
 800315e:	b29a      	uxth	r2, r3
 8003160:	89fb      	ldrh	r3, [r7, #14]
 8003162:	4313      	orrs	r3, r2
 8003164:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	89fa      	ldrh	r2, [r7, #14]
 800316c:	60da      	str	r2, [r3, #12]
 800316e:	e04f      	b.n	8003210 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	77bb      	strb	r3, [r7, #30]
 8003174:	e04c      	b.n	8003210 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003176:	7ffb      	ldrb	r3, [r7, #31]
 8003178:	2b08      	cmp	r3, #8
 800317a:	d828      	bhi.n	80031ce <UART_SetConfig+0x1fa>
 800317c:	a201      	add	r2, pc, #4	; (adr r2, 8003184 <UART_SetConfig+0x1b0>)
 800317e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003182:	bf00      	nop
 8003184:	080031a9 	.word	0x080031a9
 8003188:	080031b1 	.word	0x080031b1
 800318c:	080031b9 	.word	0x080031b9
 8003190:	080031cf 	.word	0x080031cf
 8003194:	080031bf 	.word	0x080031bf
 8003198:	080031cf 	.word	0x080031cf
 800319c:	080031cf 	.word	0x080031cf
 80031a0:	080031cf 	.word	0x080031cf
 80031a4:	080031c7 	.word	0x080031c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031a8:	f7ff fcf0 	bl	8002b8c <HAL_RCC_GetPCLK1Freq>
 80031ac:	61b8      	str	r0, [r7, #24]
        break;
 80031ae:	e013      	b.n	80031d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031b0:	f7ff fd0e 	bl	8002bd0 <HAL_RCC_GetPCLK2Freq>
 80031b4:	61b8      	str	r0, [r7, #24]
        break;
 80031b6:	e00f      	b.n	80031d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031b8:	4b20      	ldr	r3, [pc, #128]	; (800323c <UART_SetConfig+0x268>)
 80031ba:	61bb      	str	r3, [r7, #24]
        break;
 80031bc:	e00c      	b.n	80031d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031be:	f7ff fc6f 	bl	8002aa0 <HAL_RCC_GetSysClockFreq>
 80031c2:	61b8      	str	r0, [r7, #24]
        break;
 80031c4:	e008      	b.n	80031d8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031ca:	61bb      	str	r3, [r7, #24]
        break;
 80031cc:	e004      	b.n	80031d8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	77bb      	strb	r3, [r7, #30]
        break;
 80031d6:	bf00      	nop
    }

    if (pclk != 0U)
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d018      	beq.n	8003210 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	085a      	lsrs	r2, r3, #1
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	441a      	add	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80031f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	2b0f      	cmp	r3, #15
 80031f6:	d909      	bls.n	800320c <UART_SetConfig+0x238>
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031fe:	d205      	bcs.n	800320c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	b29a      	uxth	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	60da      	str	r2, [r3, #12]
 800320a:	e001      	b.n	8003210 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800321c:	7fbb      	ldrb	r3, [r7, #30]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3720      	adds	r7, #32
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	efff69f3 	.word	0xefff69f3
 800322c:	40013800 	.word	0x40013800
 8003230:	40021000 	.word	0x40021000
 8003234:	40004400 	.word	0x40004400
 8003238:	40004800 	.word	0x40004800
 800323c:	007a1200 	.word	0x007a1200

08003240 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b00      	cmp	r3, #0
 8003252:	d00a      	beq.n	800326a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	430a      	orrs	r2, r1
 8003268:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00a      	beq.n	800328c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00a      	beq.n	80032ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	f003 0310 	and.w	r3, r3, #16
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00a      	beq.n	80032f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f6:	f003 0320 	and.w	r3, r3, #32
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00a      	beq.n	8003314 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800331c:	2b00      	cmp	r3, #0
 800331e:	d01a      	beq.n	8003356 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800333e:	d10a      	bne.n	8003356 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00a      	beq.n	8003378 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	430a      	orrs	r2, r1
 8003376:	605a      	str	r2, [r3, #4]
  }
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b098      	sub	sp, #96	; 0x60
 8003388:	af02      	add	r7, sp, #8
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003394:	f7fd fae4 	bl	8000960 <HAL_GetTick>
 8003398:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0308 	and.w	r3, r3, #8
 80033a4:	2b08      	cmp	r3, #8
 80033a6:	d12e      	bne.n	8003406 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80033ac:	9300      	str	r3, [sp, #0]
 80033ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033b0:	2200      	movs	r2, #0
 80033b2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f88c 	bl	80034d4 <UART_WaitOnFlagUntilTimeout>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d021      	beq.n	8003406 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ca:	e853 3f00 	ldrex	r3, [r3]
 80033ce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80033d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033d6:	653b      	str	r3, [r7, #80]	; 0x50
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	461a      	mov	r2, r3
 80033de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033e0:	647b      	str	r3, [r7, #68]	; 0x44
 80033e2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80033e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80033e8:	e841 2300 	strex	r3, r2, [r1]
 80033ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80033ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1e6      	bne.n	80033c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2220      	movs	r2, #32
 80033f8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e062      	b.n	80034cc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0304 	and.w	r3, r3, #4
 8003410:	2b04      	cmp	r3, #4
 8003412:	d149      	bne.n	80034a8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003414:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003418:	9300      	str	r3, [sp, #0]
 800341a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800341c:	2200      	movs	r2, #0
 800341e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 f856 	bl	80034d4 <UART_WaitOnFlagUntilTimeout>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d03c      	beq.n	80034a8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003436:	e853 3f00 	ldrex	r3, [r3]
 800343a:	623b      	str	r3, [r7, #32]
   return(result);
 800343c:	6a3b      	ldr	r3, [r7, #32]
 800343e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003442:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	461a      	mov	r2, r3
 800344a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800344c:	633b      	str	r3, [r7, #48]	; 0x30
 800344e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003450:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003452:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003454:	e841 2300 	strex	r3, r2, [r1]
 8003458:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800345a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1e6      	bne.n	800342e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	3308      	adds	r3, #8
 8003466:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	e853 3f00 	ldrex	r3, [r3]
 800346e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f023 0301 	bic.w	r3, r3, #1
 8003476:	64bb      	str	r3, [r7, #72]	; 0x48
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	3308      	adds	r3, #8
 800347e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003480:	61fa      	str	r2, [r7, #28]
 8003482:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003484:	69b9      	ldr	r1, [r7, #24]
 8003486:	69fa      	ldr	r2, [r7, #28]
 8003488:	e841 2300 	strex	r3, r2, [r1]
 800348c:	617b      	str	r3, [r7, #20]
   return(result);
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1e5      	bne.n	8003460 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2220      	movs	r2, #32
 8003498:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e011      	b.n	80034cc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2220      	movs	r2, #32
 80034ac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2220      	movs	r2, #32
 80034b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80034ca:	2300      	movs	r3, #0
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3758      	adds	r7, #88	; 0x58
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	603b      	str	r3, [r7, #0]
 80034e0:	4613      	mov	r3, r2
 80034e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034e4:	e049      	b.n	800357a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ec:	d045      	beq.n	800357a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ee:	f7fd fa37 	bl	8000960 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d302      	bcc.n	8003504 <UART_WaitOnFlagUntilTimeout+0x30>
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e048      	b.n	800359a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0304 	and.w	r3, r3, #4
 8003512:	2b00      	cmp	r3, #0
 8003514:	d031      	beq.n	800357a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	69db      	ldr	r3, [r3, #28]
 800351c:	f003 0308 	and.w	r3, r3, #8
 8003520:	2b08      	cmp	r3, #8
 8003522:	d110      	bne.n	8003546 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2208      	movs	r2, #8
 800352a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f000 f838 	bl	80035a2 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2208      	movs	r2, #8
 8003536:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e029      	b.n	800359a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	69db      	ldr	r3, [r3, #28]
 800354c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003550:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003554:	d111      	bne.n	800357a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800355e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f000 f81e 	bl	80035a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2220      	movs	r2, #32
 800356a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e00f      	b.n	800359a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69da      	ldr	r2, [r3, #28]
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	4013      	ands	r3, r2
 8003584:	68ba      	ldr	r2, [r7, #8]
 8003586:	429a      	cmp	r2, r3
 8003588:	bf0c      	ite	eq
 800358a:	2301      	moveq	r3, #1
 800358c:	2300      	movne	r3, #0
 800358e:	b2db      	uxtb	r3, r3
 8003590:	461a      	mov	r2, r3
 8003592:	79fb      	ldrb	r3, [r7, #7]
 8003594:	429a      	cmp	r2, r3
 8003596:	d0a6      	beq.n	80034e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003598:	2300      	movs	r3, #0
}
 800359a:	4618      	mov	r0, r3
 800359c:	3710      	adds	r7, #16
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b095      	sub	sp, #84	; 0x54
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035b2:	e853 3f00 	ldrex	r3, [r3]
 80035b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80035b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80035be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	461a      	mov	r2, r3
 80035c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035c8:	643b      	str	r3, [r7, #64]	; 0x40
 80035ca:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80035ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80035d0:	e841 2300 	strex	r3, r2, [r1]
 80035d4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80035d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1e6      	bne.n	80035aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	3308      	adds	r3, #8
 80035e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	e853 3f00 	ldrex	r3, [r3]
 80035ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f023 0301 	bic.w	r3, r3, #1
 80035f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	3308      	adds	r3, #8
 80035fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80035fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80035fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003600:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003602:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003604:	e841 2300 	strex	r3, r2, [r1]
 8003608:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800360a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1e5      	bne.n	80035dc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003614:	2b01      	cmp	r3, #1
 8003616:	d118      	bne.n	800364a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	e853 3f00 	ldrex	r3, [r3]
 8003624:	60bb      	str	r3, [r7, #8]
   return(result);
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	f023 0310 	bic.w	r3, r3, #16
 800362c:	647b      	str	r3, [r7, #68]	; 0x44
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	461a      	mov	r2, r3
 8003634:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003636:	61bb      	str	r3, [r7, #24]
 8003638:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800363a:	6979      	ldr	r1, [r7, #20]
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	e841 2300 	strex	r3, r2, [r1]
 8003642:	613b      	str	r3, [r7, #16]
   return(result);
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1e6      	bne.n	8003618 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2220      	movs	r2, #32
 800364e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800365e:	bf00      	nop
 8003660:	3754      	adds	r7, #84	; 0x54
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
	...

0800366c <__libc_init_array>:
 800366c:	b570      	push	{r4, r5, r6, lr}
 800366e:	4d0d      	ldr	r5, [pc, #52]	; (80036a4 <__libc_init_array+0x38>)
 8003670:	4c0d      	ldr	r4, [pc, #52]	; (80036a8 <__libc_init_array+0x3c>)
 8003672:	1b64      	subs	r4, r4, r5
 8003674:	10a4      	asrs	r4, r4, #2
 8003676:	2600      	movs	r6, #0
 8003678:	42a6      	cmp	r6, r4
 800367a:	d109      	bne.n	8003690 <__libc_init_array+0x24>
 800367c:	4d0b      	ldr	r5, [pc, #44]	; (80036ac <__libc_init_array+0x40>)
 800367e:	4c0c      	ldr	r4, [pc, #48]	; (80036b0 <__libc_init_array+0x44>)
 8003680:	f000 f820 	bl	80036c4 <_init>
 8003684:	1b64      	subs	r4, r4, r5
 8003686:	10a4      	asrs	r4, r4, #2
 8003688:	2600      	movs	r6, #0
 800368a:	42a6      	cmp	r6, r4
 800368c:	d105      	bne.n	800369a <__libc_init_array+0x2e>
 800368e:	bd70      	pop	{r4, r5, r6, pc}
 8003690:	f855 3b04 	ldr.w	r3, [r5], #4
 8003694:	4798      	blx	r3
 8003696:	3601      	adds	r6, #1
 8003698:	e7ee      	b.n	8003678 <__libc_init_array+0xc>
 800369a:	f855 3b04 	ldr.w	r3, [r5], #4
 800369e:	4798      	blx	r3
 80036a0:	3601      	adds	r6, #1
 80036a2:	e7f2      	b.n	800368a <__libc_init_array+0x1e>
 80036a4:	08003720 	.word	0x08003720
 80036a8:	08003720 	.word	0x08003720
 80036ac:	08003720 	.word	0x08003720
 80036b0:	08003724 	.word	0x08003724

080036b4 <memset>:
 80036b4:	4402      	add	r2, r0
 80036b6:	4603      	mov	r3, r0
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d100      	bne.n	80036be <memset+0xa>
 80036bc:	4770      	bx	lr
 80036be:	f803 1b01 	strb.w	r1, [r3], #1
 80036c2:	e7f9      	b.n	80036b8 <memset+0x4>

080036c4 <_init>:
 80036c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036c6:	bf00      	nop
 80036c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ca:	bc08      	pop	{r3}
 80036cc:	469e      	mov	lr, r3
 80036ce:	4770      	bx	lr

080036d0 <_fini>:
 80036d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d2:	bf00      	nop
 80036d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036d6:	bc08      	pop	{r3}
 80036d8:	469e      	mov	lr, r3
 80036da:	4770      	bx	lr
