################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: xph3app606
#     Report Created on: Wed Dec 20 13:09:25 2017
#     Working Directory: /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/spyglass
#     Report Location  : ./spyglass-1/lint/lint_abstract/spyglass_reports/SpyGlass/elab_summary.rpt
#     SpyGlass Version : 5.6.0
#     Policy Name      : SpyGlass(5.6.0)
#     Comment          : This report contains RTL and Elaborated names along with parameter values
#
################################################################################

================================================================================
Elaborated Name: 'work_alu_alu_arch'
    (RTL Design Unit name: 'alu', ../vhd/alu.vhd:9)
     Parameters (Total: 0)
     Instances (Total: 1): execute.alu1 

================================================================================

Elaborated Name: 'lib_core_counter_calculation_counter_calculation_arch'
    (RTL Design Unit name: 'counter_calculation', /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd:9)
     Parameters (Total: 0)
     Instances (Total: 1): core.counter_calculation1 

================================================================================

Elaborated Name: 'lib_core_fetch_fetch_arch'
    (RTL Design Unit name: 'fetch', /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd:9)
     Parameters (Total: 0)
     Instances (Total: 1): core.fetch1 

================================================================================

Elaborated Name: 'lib_core_registerfile_registerfile_arch'
    (RTL Design Unit name: 'registerfile', /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd:9)
     Parameters (Total: 0)
     Instances (Total: 1): core.registerfile1 

================================================================================

Elaborated Name: 'lib_core_decode_decode_arch'
    (RTL Design Unit name: 'decode', /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd:9)
     Parameters (Total: 0)
     Instances (Total: 1): core.decode1 

================================================================================

Elaborated Name: 'lib_core_execute_execute_arch'
    (RTL Design Unit name: 'execute', /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/execute.vhd:9)
     Parameters (Total: 0)
     Instances (Total: 1): core.execute1 

================================================================================

Elaborated Name: 'alu'
    (RTL Design Unit name: 'alu', /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/alu.vhd:9)
     Parameters (Total: 0)
     Instances (Total: 1): core.execute1.alu1 

================================================================================

Elaborated Name: 'lib_core_memory_access_memory_access_arch'
    (RTL Design Unit name: 'memory_access', /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd:9)
     Parameters (Total: 0)
     Instances (Total: 1): core.memory_access1 

================================================================================

Elaborated Name: 'lib_core_writeback_writeback_arch'
    (RTL Design Unit name: 'writeback', /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd:9)
     Parameters (Total: 0)
     Instances (Total: 1): core.writeback1 

================================================================================

Elaborated Name: 'writeback'
    (RTL Design Unit name: 'writeback', ../vhd/writeback.vhd:9)
     Parameters (Total: 0)
================================================================================

Elaborated Name: 'registerfile'
    (RTL Design Unit name: 'registerfile', ../vhd/registerfile.vhd:9)
     Parameters (Total: 0)
================================================================================

Elaborated Name: 'memory_access'
    (RTL Design Unit name: 'memory_access', ../vhd/memory_access.vhd:9)
     Parameters (Total: 0)
================================================================================

Elaborated Name: 'fetch'
    (RTL Design Unit name: 'fetch', ../vhd/fetch.vhd:9)
     Parameters (Total: 0)
================================================================================

Elaborated Name: 'execute'
    (RTL Design Unit name: 'execute', ../vhd/execute.vhd:9)
     Parameters (Total: 0)
================================================================================

Elaborated Name: 'decode'
    (RTL Design Unit name: 'decode', ../vhd/decode.vhd:9)
     Parameters (Total: 0)
================================================================================

Elaborated Name: 'counter_calculation'
    (RTL Design Unit name: 'counter_calculation', ../vhd/counter_calculation.vhd:9)
     Parameters (Total: 0)
================================================================================

Elaborated Name: 'core'
    (RTL Design Unit name: 'core', ../vhd/core.vhd:9)
     Parameters (Total: 0)
================================================================================
