                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:lda     |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:lda     |   4:lda     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:   12:br      |   8:lda     |   4:lda     |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    3:   16:lda     |  12:br      |   8:lda     |   4:lda     |   0:-       BUS_LOAD  MEM[8] accepted 1
    4:   20:subq    |  16:lda     |  12:br      |   8:lda     |   4:lda     r0=1024  BUS_LOAD  MEM[16] accepted 1
    5:   24:lda     |  20:subq    |  16:lda     |  12:br      |   8:lda     r1=1280  BUS_LOAD  MEM[16] accepted 1
    6: 2052:subq    |   0:-       |   0:-       |   0:-       |  12:br      BUS_LOAD  MEM[2048] accepted 1
    7: 2056:bis     |2052:subq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2048] accepted 1
    8: 2060:bis     |2056:bis     |2052:subq    |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
    9: 2064:ldq     |2060:bis     |2056:bis     |2052:subq    |   0:-       BUS_LOAD  MEM[2056] accepted 1
   10: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |2052:subq    r2=1272  BUS_LOAD  MEM[2064] accepted 1
   11: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
   12:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
   13:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=2  BUS_LOAD  MEM[1280] accepted 1
   14:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=36  BUS_LOAD  MEM[1032] accepted 1
   15: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=8  BUS_LOAD  MEM[2072] accepted 1
   16: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
   17: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
   18:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
   19: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
   20: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
   21: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
   22: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
   23: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
   24: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
   25: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=38  BUS_LOAD  MEM[2104] accepted 1
   26: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
   27: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
   28: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=110  BUS_LOAD  MEM[2120] accepted 1
   29: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=10  BUS_LOAD  MEM[2120] accepted 1
   30: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=110  BUS_LOAD  MEM[2128] accepted 1
   31: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=10  BUS_LOAD  MEM[2128] accepted 1
   32: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
   33:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1280] = 36 accepted 1
   34:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 2 accepted 1
   35: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
   36: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
   37: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
   38: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
   39: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
   40: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
   41: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
   42: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
   43:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
   44:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1296] accepted 1
   45: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
   46: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
   47: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
   48: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
   49: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
   50: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
   51: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=15  BUS_LOAD  MEM[2104] accepted 1
   52: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-40  BUS_LOAD  MEM[2104] accepted 1
   53: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
   54: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
   55: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=104  BUS_LOAD  MEM[2120] accepted 1
   56: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=31  BUS_LOAD  MEM[2120] accepted 1
   57: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
   58: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=31  BUS_LOAD  MEM[2128] accepted 1
   59: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
   60:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1288] = 34 accepted 1
   61:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 8 accepted 1
   62: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
   63: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
   64: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
   65: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
   66: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
   67: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
   68: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
   69: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
   70:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
   71:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=1  BUS_LOAD  MEM[1304] accepted 1
   72: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
   73: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
   74: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
   75: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
   76: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
   77: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
   78: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-22  BUS_LOAD  MEM[2104] accepted 1
   79: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=14  BUS_LOAD  MEM[2104] accepted 1
   80: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
   81: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
   82: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=18  BUS_LOAD  MEM[2120] accepted 1
   83: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=22  BUS_LOAD  MEM[2120] accepted 1
   84: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=18  BUS_LOAD  MEM[2128] accepted 1
   85: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
   86: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
   87:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1296] = 74 accepted 1
   88:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 1 accepted 1
   89: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
   90: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
   91: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
   92: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
   93: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
   94: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
   95: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
   96: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
   97:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
   98:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1312] accepted 1
   99: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
  100: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
  101: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  102: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  103: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
  104: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  105: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-6  BUS_LOAD  MEM[2104] accepted 1
  106: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-25  BUS_LOAD  MEM[2104] accepted 1
  107: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  108: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  109: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=103  BUS_LOAD  MEM[2120] accepted 1
  110: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
  111: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  112: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  113: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
  114:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1304] = 63 accepted 1
  115:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 17 accepted 1
  116: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  117: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
  118: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  119: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  120: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
  121: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  122: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  123: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  124:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
  125:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
  126: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
  127: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
  128: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  129: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  130: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
  131: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  132: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-17  BUS_LOAD  MEM[2104] accepted 1
  133: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-40  BUS_LOAD  MEM[2104] accepted 1
  134: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  135: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  136: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=104  BUS_LOAD  MEM[2120] accepted 1
  137: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=17  BUS_LOAD  MEM[2120] accepted 1
  138: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  139: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  140: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
  141:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 48 accepted 1
  142:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
  143: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  144: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
  145: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  146: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  147: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
  148: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  149: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  150: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  151:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
  152:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1328] accepted 1
  153: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
  154: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
  155: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  156: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  157: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
  158: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  159: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-16  BUS_LOAD  MEM[2104] accepted 1
  160: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-29  BUS_LOAD  MEM[2104] accepted 1
  161: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  162: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  163: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=99  BUS_LOAD  MEM[2120] accepted 1
  164: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=16  BUS_LOAD  MEM[2120] accepted 1
  165: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  166: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  167: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
  168:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1320] = 59 accepted 1
  169:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 7 accepted 1
  170: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  171: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
  172: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  173: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  174: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
  175: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  176: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  177: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  178:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
  179:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1336] accepted 1
  180: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
  181: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
  182: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  183: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  184: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
  185: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  186: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
  187: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-83  BUS_LOAD  MEM[2104] accepted 1
  188: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  189: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  190: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=93  BUS_LOAD  MEM[2120] accepted 1
  191: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
  192: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  193: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
  194: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
  195:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1328] = 5 accepted 1
  196:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 23 accepted 1
  197: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  198: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
  199: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  200: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  201: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
  202: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  203: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  204: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  205:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
  206:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1344] accepted 1
  207: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
  208: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
  209: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  210: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  211: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
  212: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  213: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
  214: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-5  BUS_LOAD  MEM[2104] accepted 1
  215: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  216: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  217: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
  218: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
  219: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  220: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
  221: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
  222:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1336] = 83 accepted 1
  223:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 25 accepted 1
  224: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  225: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
  226: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  227: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  228: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
  229: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  230: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  231: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  232:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
  233:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1352] accepted 1
  234: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
  235: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
  236: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  237: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  238: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
  239: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  240: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
  241: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
  242: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  243: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
  244: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
  245: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
  246: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
  247: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
  248: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
  249:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1344] = 88 accepted 1
  250:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 26 accepted 1
  251: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  252: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
  253: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  254: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  255: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
  256: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  257: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  258: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  259:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
  260:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1360] accepted 1
  261: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=202  BUS_LOAD  MEM[2080] accepted 1
  262: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
  263: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  264: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  265: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
  266: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  267: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-23  BUS_LOAD  MEM[2104] accepted 1
  268: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=111  BUS_LOAD  MEM[2104] accepted 1
  269: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  270: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
  271: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=145  BUS_LOAD  MEM[2120] accepted 1
  272: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=27  BUS_LOAD  MEM[2120] accepted 1
  273: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=145  BUS_LOAD  MEM[2128] accepted 1
  274: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  275: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
  276:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1352] = 91 accepted 1
  277:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 6 accepted 1
  278: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  279: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  280: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  281: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  282: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
  283: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  284: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  285: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  286:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
  287:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1368] accepted 1
  288: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
  289: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
  290: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  291: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  292: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
  293: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  294: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
  295: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-59  BUS_LOAD  MEM[2104] accepted 1
  296: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  297: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  298: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=69  BUS_LOAD  MEM[2120] accepted 1
  299: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
  300: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  301: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
  302: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=143  BUS_LOAD  MEM[2136] accepted 1
  303:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1360] = 143 accepted 1
  304:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 29 accepted 1
  305: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  306: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  307: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  308: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  309: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
  310: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  311: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  312: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  313:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
  314:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1376] accepted 1
  315: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
  316: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
  317: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  318: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  319: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
  320: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  321: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-7  BUS_LOAD  MEM[2104] accepted 1
  322: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-76  BUS_LOAD  MEM[2104] accepted 1
  323: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  324: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  325: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=180  BUS_LOAD  MEM[2120] accepted 1
  326: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=9  BUS_LOAD  MEM[2120] accepted 1
  327: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  328: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  329: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
  330:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1368] = 126 accepted 1
  331:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 23 accepted 1
  332: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  333: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  334: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  335: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  336: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
  337: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  338: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  339: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  340:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
  341:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=39  BUS_LOAD  MEM[1384] accepted 1
  342: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=175  BUS_LOAD  MEM[2080] accepted 1
  343: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
  344: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  345: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  346: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
  347: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  348: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=9  BUS_LOAD  MEM[2104] accepted 1
  349: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-27  BUS_LOAD  MEM[2104] accepted 1
  350: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  351: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  352: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=101  BUS_LOAD  MEM[2120] accepted 1
  353: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=57  BUS_LOAD  MEM[2120] accepted 1
  354: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  355: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=57  BUS_LOAD  MEM[2128] accepted 1
  356: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=175  BUS_LOAD  MEM[2136] accepted 1
  357:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1376] = 175 accepted 1
  358:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 30 accepted 1
  359: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  360: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  361: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  362: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  363: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
  364: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  365: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  366: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  367:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
  368:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1392] accepted 1
  369: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=153  BUS_LOAD  MEM[2080] accepted 1
  370: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
  371: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  372: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  373: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
  374: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  375: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-36  BUS_LOAD  MEM[2104] accepted 1
  376: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-49  BUS_LOAD  MEM[2104] accepted 1
  377: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  378: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  379: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=83  BUS_LOAD  MEM[2120] accepted 1
  380: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=36  BUS_LOAD  MEM[2120] accepted 1
  381: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  382: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  383: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=153  BUS_LOAD  MEM[2136] accepted 1
  384:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1384] = 153 accepted 1
  385:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 3 accepted 1
  386: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  387: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  388: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  389: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  390: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
  391: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  392: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  393: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  394:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
  395:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1400] accepted 1
  396: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
  397: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
  398: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  399: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  400: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
  401: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  402: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-36  BUS_LOAD  MEM[2104] accepted 1
  403: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-202  BUS_LOAD  MEM[2104] accepted 1
  404: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  405: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  406: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=202  BUS_LOAD  MEM[2120] accepted 1
  407: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=36  BUS_LOAD  MEM[2120] accepted 1
  408: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  409: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  410: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
  411:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1392] = 0 accepted 1
  412:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 3 accepted 1
  413: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  414: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  415: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  416: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  417: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
  418: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  419: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  420: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  421:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
  422:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1408] accepted 1
  423: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
  424: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
  425: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  426: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  427: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
  428: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  429: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-29  BUS_LOAD  MEM[2104] accepted 1
  430: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-65  BUS_LOAD  MEM[2104] accepted 1
  431: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  432: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  433: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=67  BUS_LOAD  MEM[2120] accepted 1
  434: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=45  BUS_LOAD  MEM[2120] accepted 1
  435: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  436: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  437: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
  438:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1400] = 137 accepted 1
  439:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 10 accepted 1
  440: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  441: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  442: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  443: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  444: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
  445: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  446: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  447: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  448:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
  449:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1416] accepted 1
  450: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=159  BUS_LOAD  MEM[2080] accepted 1
  451: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
  452: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  453: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  454: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
  455: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  456: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-28  BUS_LOAD  MEM[2104] accepted 1
  457: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-43  BUS_LOAD  MEM[2104] accepted 1
  458: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  459: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  460: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=85  BUS_LOAD  MEM[2120] accepted 1
  461: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=44  BUS_LOAD  MEM[2120] accepted 1
  462: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  463: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  464: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=159  BUS_LOAD  MEM[2136] accepted 1
  465:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1408] = 159 accepted 1
  466:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 11 accepted 1
  467: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  468: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  469: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  470: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  471: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
  472: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  473: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  474: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  475:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
  476:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1424] accepted 1
  477: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
  478: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
  479: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  480: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  481: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
  482: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  483: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
  484: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-65  BUS_LOAD  MEM[2104] accepted 1
  485: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  486: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  487: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=67  BUS_LOAD  MEM[2120] accepted 1
  488: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
  489: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  490: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  491: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
  492:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1416] = 137 accepted 1
  493:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 36 accepted 1
  494: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  495: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  496: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  497: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  498: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
  499: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  500: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  501: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  502:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
  503:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=40  BUS_LOAD  MEM[1432] accepted 1
  504: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
  505: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
  506: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  507: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  508: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
  509: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  510: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
  511: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-193  BUS_LOAD  MEM[2104] accepted 1
  512: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  513: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  514: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=195  BUS_LOAD  MEM[2120] accepted 1
  515: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
  516: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  517: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
  518: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
  519:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=39  BUS_STORE MEM[1424] = 9 accepted 1
  520:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 39 accepted 1
  521: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  522: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  523: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  524: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  525: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
  526: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  527: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  528: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  529:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
  530:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=63  BUS_LOAD  MEM[1440] accepted 1
  531: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
  532: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
  533: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  534: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  535: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
  536: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  537: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=23  BUS_LOAD  MEM[2104] accepted 1
  538: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-185  BUS_LOAD  MEM[2104] accepted 1
  539: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  540: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  541: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=219  BUS_LOAD  MEM[2120] accepted 1
  542: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=23  BUS_LOAD  MEM[2120] accepted 1
  543: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  544: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=23  BUS_LOAD  MEM[2128] accepted 1
  545: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
  546:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=40  BUS_STORE MEM[1432] = 17 accepted 1
  547:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 40 accepted 1
  548: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  549: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  550: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  551: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  552: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
  553: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  554: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  555: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  556:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
  557:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1448] accepted 1
  558: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
  559: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
  560: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  561: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  562: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
  563: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  564: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-29  BUS_LOAD  MEM[2104] accepted 1
  565: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-172  BUS_LOAD  MEM[2104] accepted 1
  566: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  567: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  568: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=212  BUS_LOAD  MEM[2120] accepted 1
  569: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=29  BUS_LOAD  MEM[2120] accepted 1
  570: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  571: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  572: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
  573:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1440] = 30 accepted 1
  574:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 34 accepted 1
  575: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  576: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  577: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  578: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  579: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
  580: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  581: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  582: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  583:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
  584:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1456] accepted 1
  585: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
  586: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
  587: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  588: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  589: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
  590: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  591: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-27  BUS_LOAD  MEM[2104] accepted 1
  592: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-182  BUS_LOAD  MEM[2104] accepted 1
  593: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  594: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  595: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=222  BUS_LOAD  MEM[2120] accepted 1
  596: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=27  BUS_LOAD  MEM[2120] accepted 1
  597: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  598: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  599: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
  600:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1448] = 20 accepted 1
  601:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 36 accepted 1
  602: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  603: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  604: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  605: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  606: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
  607: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  608: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  609: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  610:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1208] accepted 1
  611:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=187  BUS_LOAD  MEM[1464] accepted 1
  612: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
  613: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1464  BUS_LOAD  MEM[2080] accepted 1
  614: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  615: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  616: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1208  BUS_LOAD  MEM[2096] accepted 1
  617: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  618: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=124  BUS_LOAD  MEM[2104] accepted 1
  619: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-183  BUS_LOAD  MEM[2104] accepted 1
  620: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  621: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  622: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=217  BUS_LOAD  MEM[2120] accepted 1
  623: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=132  BUS_LOAD  MEM[2120] accepted 1
  624: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  625: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=132  BUS_LOAD  MEM[2128] accepted 1
  626: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
  627:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=63  BUS_STORE MEM[1456] = 19 accepted 1
  628:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1200] = 63 accepted 1
  629: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  630: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  631: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  632: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  633: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=187  BUS_LOAD  MEM[2152] accepted 1
  634: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  635: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  636: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  637:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1216] accepted 1
  638:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1472] accepted 1
  639: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
  640: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1472  BUS_LOAD  MEM[2080] accepted 1
  641: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  642: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  643: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1216  BUS_LOAD  MEM[2096] accepted 1
  644: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  645: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-182  BUS_LOAD  MEM[2104] accepted 1
  646: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-158  BUS_LOAD  MEM[2104] accepted 1
  647: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  648: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  649: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=230  BUS_LOAD  MEM[2120] accepted 1
  650: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=190  BUS_LOAD  MEM[2120] accepted 1
  651: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  652: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  653: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
  654:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1464] = 44 accepted 1
  655:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1208] = 5 accepted 1
  656: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  657: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  658: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  659: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  660: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=187  BUS_LOAD  MEM[2152] accepted 1
  661: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  662: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  663: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  664:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1224] accepted 1
  665:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=96  BUS_LOAD  MEM[1480] accepted 1
  666: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
  667: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1480  BUS_LOAD  MEM[2080] accepted 1
  668: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  669: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  670: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1224  BUS_LOAD  MEM[2096] accepted 1
  671: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  672: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-91  BUS_LOAD  MEM[2104] accepted 1
  673: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-190  BUS_LOAD  MEM[2104] accepted 1
  674: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  675: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  676: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=198  BUS_LOAD  MEM[2120] accepted 1
  677: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=219  BUS_LOAD  MEM[2120] accepted 1
  678: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  679: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  680: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
  681:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=96  BUS_STORE MEM[1472] = 12 accepted 1
  682:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1216] = 96 accepted 1
  683: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  684: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  685: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  686: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  687: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=187  BUS_LOAD  MEM[2152] accepted 1
  688: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  689: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  690: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  691:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1232] accepted 1
  692:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1488] accepted 1
  693: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
  694: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1488  BUS_LOAD  MEM[2080] accepted 1
  695: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  696: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  697: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1232  BUS_LOAD  MEM[2096] accepted 1
  698: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  699: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-187  BUS_LOAD  MEM[2104] accepted 1
  700: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-124  BUS_LOAD  MEM[2104] accepted 1
  701: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  702: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  703: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=132  BUS_LOAD  MEM[2120] accepted 1
  704: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=187  BUS_LOAD  MEM[2120] accepted 1
  705: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  706: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  707: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
  708:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1480] = 78 accepted 1
  709:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1224] = 0 accepted 1
  710: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  711: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  712: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  713: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  714: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=187  BUS_LOAD  MEM[2152] accepted 1
  715: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  716: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  717: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  718:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1240] accepted 1
  719:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1496] accepted 1
  720: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=148  BUS_LOAD  MEM[2080] accepted 1
  721: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1496  BUS_LOAD  MEM[2080] accepted 1
  722: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  723: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  724: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1240  BUS_LOAD  MEM[2096] accepted 1
  725: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  726: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-153  BUS_LOAD  MEM[2104] accepted 1
  727: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-54  BUS_LOAD  MEM[2104] accepted 1
  728: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  729: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  730: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=94  BUS_LOAD  MEM[2120] accepted 1
  731: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=153  BUS_LOAD  MEM[2120] accepted 1
  732: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  733: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  734: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=148  BUS_LOAD  MEM[2136] accepted 1
  735:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1488] = 148 accepted 1
  736:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1232] = 34 accepted 1
  737: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  738: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
  739: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  740: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  741: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=187  BUS_LOAD  MEM[2152] accepted 1
  742: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  743: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  744: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  745:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1248] accepted 1
  746:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=58  BUS_LOAD  MEM[1504] accepted 1
  747: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=284  BUS_LOAD  MEM[2080] accepted 1
  748: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1504  BUS_LOAD  MEM[2080] accepted 1
  749: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  750: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  751: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1248  BUS_LOAD  MEM[2096] accepted 1
  752: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  753: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-129  BUS_LOAD  MEM[2104] accepted 1
  754: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=82  BUS_LOAD  MEM[2104] accepted 1
  755: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  756: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
  757: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=470  BUS_LOAD  MEM[2120] accepted 1
  758: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=129  BUS_LOAD  MEM[2120] accepted 1
  759: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=470  BUS_LOAD  MEM[2128] accepted 1
  760: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  761: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=202  BUS_LOAD  MEM[2136] accepted 1
  762:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=58  BUS_STORE MEM[1496] = 202 accepted 1
  763:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1240] = 58 accepted 1
  764: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  765: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=284  BUS_LOAD  MEM[2144] accepted 1
  766: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  767: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  768: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=187  BUS_LOAD  MEM[2152] accepted 1
  769: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  770: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  771: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  772:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1256] accepted 1
  773:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=86  BUS_LOAD  MEM[1512] accepted 1
  774: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=163  BUS_LOAD  MEM[2080] accepted 1
  775: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1512  BUS_LOAD  MEM[2080] accepted 1
  776: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  777: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  778: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1256  BUS_LOAD  MEM[2096] accepted 1
  779: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  780: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-101  BUS_LOAD  MEM[2104] accepted 1
  781: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-121  BUS_LOAD  MEM[2104] accepted 1
  782: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  783: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  784: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=447  BUS_LOAD  MEM[2120] accepted 1
  785: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=237  BUS_LOAD  MEM[2120] accepted 1
  786: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  787: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  788: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=163  BUS_LOAD  MEM[2136] accepted 1
  789:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=86  BUS_STORE MEM[1504] = 163 accepted 1
  790:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1248] = 86 accepted 1
  791: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  792: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=284  BUS_LOAD  MEM[2144] accepted 1
  793: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  794: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  795: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=187  BUS_LOAD  MEM[2152] accepted 1
  796: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  797: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  798: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  799:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1264] accepted 1
  800:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=99  BUS_LOAD  MEM[1520] accepted 1
  801: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=149  BUS_LOAD  MEM[2080] accepted 1
  802: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1520  BUS_LOAD  MEM[2080] accepted 1
  803: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  804: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  805: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1264  BUS_LOAD  MEM[2096] accepted 1
  806: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  807: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-88  BUS_LOAD  MEM[2104] accepted 1
  808: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-135  BUS_LOAD  MEM[2104] accepted 1
  809: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  810: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  811: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=393  BUS_LOAD  MEM[2120] accepted 1
  812: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=216  BUS_LOAD  MEM[2120] accepted 1
  813: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  814: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  815: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=149  BUS_LOAD  MEM[2136] accepted 1
  816:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=99  BUS_STORE MEM[1512] = 149 accepted 1
  817:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1256] = 99 accepted 1
  818: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  819: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=284  BUS_LOAD  MEM[2144] accepted 1
  820: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  821: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  822: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=187  BUS_LOAD  MEM[2152] accepted 1
  823: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  824: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  825: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  826:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1272] accepted 1
  827:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=65  BUS_LOAD  MEM[1528] accepted 1
  828: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=145  BUS_LOAD  MEM[2080] accepted 1
  829: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1528  BUS_LOAD  MEM[2080] accepted 1
  830: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  831: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  832: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1272  BUS_LOAD  MEM[2096] accepted 1
  833: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
  834: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-122  BUS_LOAD  MEM[2104] accepted 1
  835: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-139  BUS_LOAD  MEM[2104] accepted 1
  836: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  837: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  838: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=397  BUS_LOAD  MEM[2120] accepted 1
  839: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=250  BUS_LOAD  MEM[2120] accepted 1
  840: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  841: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  842: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=145  BUS_LOAD  MEM[2136] accepted 1
  843:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=65  BUS_STORE MEM[1520] = 145 accepted 1
  844:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1264] = 65 accepted 1
  845: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  846: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=284  BUS_LOAD  MEM[2144] accepted 1
  847: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  848: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  849: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=187  BUS_LOAD  MEM[2152] accepted 1
  850:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1528] = 284 accepted 1
  851:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1272] = 187 accepted 1
  852: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
  853: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1264  BUS_LOAD  MEM[2160] accepted 1
  854: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
  855: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
  856: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
  857: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
  858: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
  859: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
  860: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
  861: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
  862:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
  863:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=2  BUS_LOAD  MEM[1280] accepted 1
  864:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=36  BUS_LOAD  MEM[1032] accepted 1
  865: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=8  BUS_LOAD  MEM[2072] accepted 1
  866: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  867: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
  868:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
  869: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
  870: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
  871: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
  872: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
  873: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  874: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
  875: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-2  BUS_LOAD  MEM[2104] accepted 1
  876: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  877: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  878: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
  879: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=10  BUS_LOAD  MEM[2120] accepted 1
  880: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  881: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=10  BUS_LOAD  MEM[2128] accepted 1
  882: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
  883:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1280] = 34 accepted 1
  884:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 2 accepted 1
  885: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  886: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
  887: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  888: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  889: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
  890: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  891: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  892: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  893:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
  894:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=1  BUS_LOAD  MEM[1296] accepted 1
  895: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
  896: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
  897: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  898: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  899: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
  900: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  901: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-7  BUS_LOAD  MEM[2104] accepted 1
  902: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=38  BUS_LOAD  MEM[2104] accepted 1
  903: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  904: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
  905: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=110  BUS_LOAD  MEM[2120] accepted 1
  906: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=9  BUS_LOAD  MEM[2120] accepted 1
  907: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=110  BUS_LOAD  MEM[2128] accepted 1
  908: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  909: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
  910:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1288] = 36 accepted 1
  911:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 1 accepted 1
  912: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  913: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
  914: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  915: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  916: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
  917: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  918: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  919: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  920:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
  921:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1304] accepted 1
  922: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
  923: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
  924: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  925: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  926: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
  927: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  928: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=9  BUS_LOAD  MEM[2104] accepted 1
  929: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-11  BUS_LOAD  MEM[2104] accepted 1
  930: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
  931: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  932: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
  933: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
  934: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  935: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=25  BUS_LOAD  MEM[2128] accepted 1
  936: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
  937:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1296] = 63 accepted 1
  938:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 8 accepted 1
  939: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  940: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
  941: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  942: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  943: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
  944: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  945: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  946: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  947:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
  948:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
  949: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
  950: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
  951: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  952: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  953: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
  954: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  955: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-11  BUS_LOAD  MEM[2104] accepted 1
  956: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-26  BUS_LOAD  MEM[2104] accepted 1
  957: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  958: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  959: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=122  BUS_LOAD  MEM[2120] accepted 1
  960: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=23  BUS_LOAD  MEM[2120] accepted 1
  961: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  962: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  963: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
  964:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1304] = 48 accepted 1
  965:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 6 accepted 1
  966: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  967: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
  968: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  969: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  970: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
  971: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  972: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  973: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
  974:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
  975:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1320] accepted 1
  976: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
  977: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
  978: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
  979: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
  980: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
  981: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
  982: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-10  BUS_LOAD  MEM[2104] accepted 1
  983: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-15  BUS_LOAD  MEM[2104] accepted 1
  984: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
  985: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
  986: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=113  BUS_LOAD  MEM[2120] accepted 1
  987: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=22  BUS_LOAD  MEM[2120] accepted 1
  988: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
  989: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
  990: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
  991:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1312] = 59 accepted 1
  992:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 7 accepted 1
  993: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
  994: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
  995: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
  996: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
  997: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
  998: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
  999: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1000: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1001:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 1002:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1328] accepted 1
 1003: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
 1004: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 1005: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1006: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1007: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 1008: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1009: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 1010: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-69  BUS_LOAD  MEM[2104] accepted 1
 1011: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1012: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1013: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=79  BUS_LOAD  MEM[2120] accepted 1
 1014: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 1015: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1016: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 1017: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 1018:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1320] = 5 accepted 1
 1019:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 17 accepted 1
 1020: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1021: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 1022: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1023: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1024: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 1025: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1026: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1027: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1028:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 1029:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1336] accepted 1
 1030: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 1031: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 1032: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1033: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1034: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 1035: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1036: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 1037: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 1038: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1039: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1040: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 1041: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 1042: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 1043: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 1044: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 1045:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1328] = 74 accepted 1
 1046:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 23 accepted 1
 1047: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1048: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 1049: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1050: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1051: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 1052: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1053: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1054: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1055:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 1056:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1344] accepted 1
 1057: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 1058: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 1059: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1060: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1061: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 1062: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1063: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 1064: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 1065: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1066: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1067: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 1068: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 1069: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 1070: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 1071: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 1072:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1336] = 83 accepted 1
 1073:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 25 accepted 1
 1074: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1075: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 1076: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1077: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1078: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 1079: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1080: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1081: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1082:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 1083:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1352] accepted 1
 1084: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 1085: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 1086: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1087: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1088: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 1089: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1090: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-20  BUS_LOAD  MEM[2104] accepted 1
 1091: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 1092: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1093: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1094: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 1095: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=28  BUS_LOAD  MEM[2120] accepted 1
 1096: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 1097: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1098: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 1099:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1344] = 88 accepted 1
 1100:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 6 accepted 1
 1101: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1102: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 1103: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1104: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1105: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 1106: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1107: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1108: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1109:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 1110:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1360] accepted 1
 1111: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
 1112: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 1113: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1114: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1115: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 1116: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1117: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 1118: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=52  BUS_LOAD  MEM[2104] accepted 1
 1119: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1120: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1121: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=212  BUS_LOAD  MEM[2120] accepted 1
 1122: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 1123: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=212  BUS_LOAD  MEM[2128] accepted 1
 1124: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 1125: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 1126:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1352] = 91 accepted 1
 1127:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 26 accepted 1
 1128: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1129: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 1130: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1131: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1132: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 1133: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1134: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1135: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1136:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 1137:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1368] accepted 1
 1138: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 1139: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 1140: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1141: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1142: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 1143: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1144: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-6  BUS_LOAD  MEM[2104] accepted 1
 1145: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-17  BUS_LOAD  MEM[2104] accepted 1
 1146: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1147: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1148: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=241  BUS_LOAD  MEM[2120] accepted 1
 1149: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=10  BUS_LOAD  MEM[2120] accepted 1
 1150: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1151: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1152: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 1153:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1360] = 126 accepted 1
 1154:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 23 accepted 1
 1155: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1156: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 1157: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1158: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1159: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 1160: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1161: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1162: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1163:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 1164:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1376] accepted 1
 1165: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=175  BUS_LOAD  MEM[2080] accepted 1
 1166: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 1167: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1168: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1169: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 1170: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1171: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 1172: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=32  BUS_LOAD  MEM[2104] accepted 1
 1173: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1174: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1175: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=32  BUS_LOAD  MEM[2120] accepted 1
 1176: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 1177: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=32  BUS_LOAD  MEM[2128] accepted 1
 1178: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 1179: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=143  BUS_LOAD  MEM[2136] accepted 1
 1180:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1368] = 143 accepted 1
 1181:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 29 accepted 1
 1182: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1183: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1184: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1185: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1186: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 1187: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1188: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1189: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1190:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 1191:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1384] accepted 1
 1192: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=153  BUS_LOAD  MEM[2080] accepted 1
 1193: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 1194: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1195: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1196: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 1197: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1198: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-27  BUS_LOAD  MEM[2104] accepted 1
 1199: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-22  BUS_LOAD  MEM[2104] accepted 1
 1200: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1201: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1202: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=54  BUS_LOAD  MEM[2120] accepted 1
 1203: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=29  BUS_LOAD  MEM[2120] accepted 1
 1204: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1205: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1206: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=153  BUS_LOAD  MEM[2136] accepted 1
 1207:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1376] = 153 accepted 1
 1208:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 3 accepted 1
 1209: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1210: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1211: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1212: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1213: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 1214: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1215: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1216: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1217:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 1218:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1392] accepted 1
 1219: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 1220: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 1221: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1222: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1223: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 1224: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1225: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-27  BUS_LOAD  MEM[2104] accepted 1
 1226: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-175  BUS_LOAD  MEM[2104] accepted 1
 1227: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1228: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1229: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=175  BUS_LOAD  MEM[2120] accepted 1
 1230: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=29  BUS_LOAD  MEM[2120] accepted 1
 1231: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1232: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1233: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 1234:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1384] = 0 accepted 1
 1235:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 3 accepted 1
 1236: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1237: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1238: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1239: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1240: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 1241: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1242: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1243: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1244:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 1245:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1400] accepted 1
 1246: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 1247: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 1248: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1249: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1250: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 1251: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1252: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-20  BUS_LOAD  MEM[2104] accepted 1
 1253: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-38  BUS_LOAD  MEM[2104] accepted 1
 1254: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1255: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1256: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=38  BUS_LOAD  MEM[2120] accepted 1
 1257: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=20  BUS_LOAD  MEM[2120] accepted 1
 1258: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1259: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1260: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 1261:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1392] = 137 accepted 1
 1262:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 10 accepted 1
 1263: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1264: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1265: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1266: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1267: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 1268: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1269: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1270: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1271:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 1272:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1408] accepted 1
 1273: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=159  BUS_LOAD  MEM[2080] accepted 1
 1274: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 1275: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1276: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1277: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 1278: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1279: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-19  BUS_LOAD  MEM[2104] accepted 1
 1280: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-16  BUS_LOAD  MEM[2104] accepted 1
 1281: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1282: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1283: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=48  BUS_LOAD  MEM[2120] accepted 1
 1284: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=21  BUS_LOAD  MEM[2120] accepted 1
 1285: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1286: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1287: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=159  BUS_LOAD  MEM[2136] accepted 1
 1288:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1400] = 159 accepted 1
 1289:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 11 accepted 1
 1290: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1291: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1292: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1293: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1294: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 1295: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1296: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1297: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1298:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 1299:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1416] accepted 1
 1300: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 1301: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 1302: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1303: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1304: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 1305: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1306: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 1307: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-38  BUS_LOAD  MEM[2104] accepted 1
 1308: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1309: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1310: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=38  BUS_LOAD  MEM[2120] accepted 1
 1311: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=58  BUS_LOAD  MEM[2120] accepted 1
 1312: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1313: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=58  BUS_LOAD  MEM[2128] accepted 1
 1314: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 1315:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1408] = 137 accepted 1
 1316:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 30 accepted 1
 1317: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1318: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1319: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1320: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1321: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 1322: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1323: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1324: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1325:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 1326:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=39  BUS_LOAD  MEM[1424] accepted 1
 1327: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 1328: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 1329: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1330: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1331: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 1332: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1333: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 1334: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-166  BUS_LOAD  MEM[2104] accepted 1
 1335: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1336: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1337: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=166  BUS_LOAD  MEM[2120] accepted 1
 1338: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 1339: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1340: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 1341: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 1342:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1416] = 9 accepted 1
 1343:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 36 accepted 1
 1344: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1345: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1346: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1347: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1348: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 1349: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1350: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1351: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1352:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 1353:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=40  BUS_LOAD  MEM[1432] accepted 1
 1354: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 1355: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 1356: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1357: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1358: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 1359: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1360: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 1361: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-158  BUS_LOAD  MEM[2104] accepted 1
 1362: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1363: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1364: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=190  BUS_LOAD  MEM[2120] accepted 1
 1365: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 1366: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1367: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 1368: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 1369:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=39  BUS_STORE MEM[1424] = 17 accepted 1
 1370:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 39 accepted 1
 1371: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1372: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1373: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1374: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1375: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 1376: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1377: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1378: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1379:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 1380:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1440] accepted 1
 1381: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 1382: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 1383: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1384: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1385: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 1386: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1387: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-6  BUS_LOAD  MEM[2104] accepted 1
 1388: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-145  BUS_LOAD  MEM[2104] accepted 1
 1389: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1390: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1391: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=177  BUS_LOAD  MEM[2120] accepted 1
 1392: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=10  BUS_LOAD  MEM[2120] accepted 1
 1393: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1394: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1395: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 1396:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1432] = 30 accepted 1
 1397:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 34 accepted 1
 1398: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1399: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1400: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1401: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1402: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 1403: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1404: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1405: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1406:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 1407:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1448] accepted 1
 1408: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 1409: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 1410: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1411: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1412: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 1413: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1414: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-4  BUS_LOAD  MEM[2104] accepted 1
 1415: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-155  BUS_LOAD  MEM[2104] accepted 1
 1416: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1417: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1418: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=187  BUS_LOAD  MEM[2120] accepted 1
 1419: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=12  BUS_LOAD  MEM[2120] accepted 1
 1420: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1421: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1422: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 1423:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1440] = 20 accepted 1
 1424:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 36 accepted 1
 1425: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1426: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1427: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1428: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1429: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 1430: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1431: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1432: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1433:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
 1434:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=63  BUS_LOAD  MEM[1456] accepted 1
 1435: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 1436: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
 1437: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1438: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1439: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
 1440: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1441: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=23  BUS_LOAD  MEM[2104] accepted 1
 1442: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-156  BUS_LOAD  MEM[2104] accepted 1
 1443: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1444: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1445: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=188  BUS_LOAD  MEM[2120] accepted 1
 1446: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=23  BUS_LOAD  MEM[2120] accepted 1
 1447: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1448: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=23  BUS_LOAD  MEM[2128] accepted 1
 1449: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 1450:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=40  BUS_STORE MEM[1448] = 19 accepted 1
 1451:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 40 accepted 1
 1452: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1453: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1454: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1455: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1456: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
 1457: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1458: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1459: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1460:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1208] accepted 1
 1461:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1464] accepted 1
 1462: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 1463: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1464  BUS_LOAD  MEM[2080] accepted 1
 1464: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1465: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1466: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1208  BUS_LOAD  MEM[2096] accepted 1
 1467: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1468: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-58  BUS_LOAD  MEM[2104] accepted 1
 1469: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-131  BUS_LOAD  MEM[2104] accepted 1
 1470: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1471: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1472: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=131  BUS_LOAD  MEM[2120] accepted 1
 1473: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=58  BUS_LOAD  MEM[2120] accepted 1
 1474: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1475: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1476: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 1477:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1456] = 44 accepted 1
 1478:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1200] = 5 accepted 1
 1479: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1480: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1481: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1482: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1483: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
 1484: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1485: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1486: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1487:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1216] accepted 1
 1488:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=96  BUS_LOAD  MEM[1472] accepted 1
 1489: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 1490: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1472  BUS_LOAD  MEM[2080] accepted 1
 1491: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1492: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1493: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1216  BUS_LOAD  MEM[2096] accepted 1
 1494: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1495: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=33  BUS_LOAD  MEM[2104] accepted 1
 1496: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-163  BUS_LOAD  MEM[2104] accepted 1
 1497: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1498: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1499: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=163  BUS_LOAD  MEM[2120] accepted 1
 1500: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=95  BUS_LOAD  MEM[2120] accepted 1
 1501: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1502: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=95  BUS_LOAD  MEM[2128] accepted 1
 1503: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 1504:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=63  BUS_STORE MEM[1464] = 12 accepted 1
 1505:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1208] = 63 accepted 1
 1506: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1507: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1508: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1509: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1510: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=96  BUS_LOAD  MEM[2152] accepted 1
 1511: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1512: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1513: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1514:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1224] accepted 1
 1515:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1480] accepted 1
 1516: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 1517: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1480  BUS_LOAD  MEM[2080] accepted 1
 1518: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1519: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1520: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1224  BUS_LOAD  MEM[2096] accepted 1
 1521: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1522: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-96  BUS_LOAD  MEM[2104] accepted 1
 1523: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-97  BUS_LOAD  MEM[2104] accepted 1
 1524: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1525: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1526: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=225  BUS_LOAD  MEM[2120] accepted 1
 1527: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=96  BUS_LOAD  MEM[2120] accepted 1
 1528: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1529: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1530: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 1531:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1472] = 78 accepted 1
 1532:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1216] = 0 accepted 1
 1533: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1534: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1535: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1536: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1537: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=96  BUS_LOAD  MEM[2152] accepted 1
 1538: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1539: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1540: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1541:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1232] accepted 1
 1542:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1488] accepted 1
 1543: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=148  BUS_LOAD  MEM[2080] accepted 1
 1544: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1488  BUS_LOAD  MEM[2080] accepted 1
 1545: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1546: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1547: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1232  BUS_LOAD  MEM[2096] accepted 1
 1548: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1549: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-62  BUS_LOAD  MEM[2104] accepted 1
 1550: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-27  BUS_LOAD  MEM[2104] accepted 1
 1551: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1552: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1553: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=59  BUS_LOAD  MEM[2120] accepted 1
 1554: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=66  BUS_LOAD  MEM[2120] accepted 1
 1555: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1556: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1557: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=148  BUS_LOAD  MEM[2136] accepted 1
 1558:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1480] = 148 accepted 1
 1559:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1224] = 34 accepted 1
 1560: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1561: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 1562: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1563: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1564: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=96  BUS_LOAD  MEM[2152] accepted 1
 1565: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1566: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1567: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1568:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1240] accepted 1
 1569:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=58  BUS_LOAD  MEM[1496] accepted 1
 1570: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=202  BUS_LOAD  MEM[2080] accepted 1
 1571: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1496  BUS_LOAD  MEM[2080] accepted 1
 1572: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1573: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1574: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1240  BUS_LOAD  MEM[2096] accepted 1
 1575: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1576: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-38  BUS_LOAD  MEM[2104] accepted 1
 1577: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=27  BUS_LOAD  MEM[2104] accepted 1
 1578: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1579: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1580: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=101  BUS_LOAD  MEM[2120] accepted 1
 1581: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=90  BUS_LOAD  MEM[2120] accepted 1
 1582: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=101  BUS_LOAD  MEM[2128] accepted 1
 1583: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1584: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=175  BUS_LOAD  MEM[2136] accepted 1
 1585:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=58  BUS_STORE MEM[1488] = 175 accepted 1
 1586:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1232] = 58 accepted 1
 1587: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1588: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
 1589: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1590: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1591: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=96  BUS_LOAD  MEM[2152] accepted 1
 1592: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1593: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1594: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1595:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1248] accepted 1
 1596:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=86  BUS_LOAD  MEM[1504] accepted 1
 1597: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=163  BUS_LOAD  MEM[2080] accepted 1
 1598: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1504  BUS_LOAD  MEM[2080] accepted 1
 1599: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1600: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1601: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1248  BUS_LOAD  MEM[2096] accepted 1
 1602: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1603: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-10  BUS_LOAD  MEM[2104] accepted 1
 1604: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-39  BUS_LOAD  MEM[2104] accepted 1
 1605: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1606: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1607: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=105  BUS_LOAD  MEM[2120] accepted 1
 1608: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=54  BUS_LOAD  MEM[2120] accepted 1
 1609: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1610: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1611: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=163  BUS_LOAD  MEM[2136] accepted 1
 1612:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=86  BUS_STORE MEM[1496] = 163 accepted 1
 1613:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1240] = 86 accepted 1
 1614: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1615: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
 1616: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1617: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1618: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=96  BUS_LOAD  MEM[2152] accepted 1
 1619: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1620: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1621: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1622:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1256] accepted 1
 1623:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=99  BUS_LOAD  MEM[1512] accepted 1
 1624: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=149  BUS_LOAD  MEM[2080] accepted 1
 1625: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1512  BUS_LOAD  MEM[2080] accepted 1
 1626: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1627: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1628: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1256  BUS_LOAD  MEM[2096] accepted 1
 1629: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1630: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 1631: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-53  BUS_LOAD  MEM[2104] accepted 1
 1632: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1633: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1634: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=95  BUS_LOAD  MEM[2120] accepted 1
 1635: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 1636: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1637: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 1638: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=149  BUS_LOAD  MEM[2136] accepted 1
 1639:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=96  BUS_STORE MEM[1504] = 149 accepted 1
 1640:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1248] = 96 accepted 1
 1641: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1642: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
 1643: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1644: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1645: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=99  BUS_LOAD  MEM[2152] accepted 1
 1646: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1647: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1648: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1649:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1264] accepted 1
 1650:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=65  BUS_LOAD  MEM[1520] accepted 1
 1651: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=145  BUS_LOAD  MEM[2080] accepted 1
 1652: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1520  BUS_LOAD  MEM[2080] accepted 1
 1653: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1654: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1655: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1264  BUS_LOAD  MEM[2096] accepted 1
 1656: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 1657: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-34  BUS_LOAD  MEM[2104] accepted 1
 1658: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-57  BUS_LOAD  MEM[2104] accepted 1
 1659: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1660: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1661: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=91  BUS_LOAD  MEM[2120] accepted 1
 1662: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=34  BUS_LOAD  MEM[2120] accepted 1
 1663: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1664: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1665: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=145  BUS_LOAD  MEM[2136] accepted 1
 1666:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=65  BUS_STORE MEM[1512] = 145 accepted 1
 1667:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1256] = 65 accepted 1
 1668: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1669: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=202  BUS_LOAD  MEM[2144] accepted 1
 1670: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1671: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1672: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=99  BUS_LOAD  MEM[2152] accepted 1
 1673:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1520] = 202 accepted 1
 1674:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1264] = 99 accepted 1
 1675: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 1676: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1256  BUS_LOAD  MEM[2160] accepted 1
 1677: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 1678: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 1679: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 1680: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 1681: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 1682: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 1683: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 1684: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 1685:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 1686:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=2  BUS_LOAD  MEM[1280] accepted 1
 1687:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=34  BUS_LOAD  MEM[1032] accepted 1
 1688: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=1  BUS_LOAD  MEM[2072] accepted 1
 1689: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1690: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 1691:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 1692: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 1693: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 1694: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 1695: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 1696: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1697: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-1  BUS_LOAD  MEM[2104] accepted 1
 1698: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 1699: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1700: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1701: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 1702: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 1703: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 1704: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1705: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 1706:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 34 accepted 1
 1707:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 1708: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1709: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 1710: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1711: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1712: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 1713: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1714: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1715: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1716:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 1717:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1296] accepted 1
 1718: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 1719: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 1720: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1721: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1722: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 1723: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1724: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 1725: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=27  BUS_LOAD  MEM[2104] accepted 1
 1726: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1727: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1728: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=27  BUS_LOAD  MEM[2120] accepted 1
 1729: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=10  BUS_LOAD  MEM[2120] accepted 1
 1730: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=27  BUS_LOAD  MEM[2128] accepted 1
 1731: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=10  BUS_LOAD  MEM[2128] accepted 1
 1732: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 1733:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 36 accepted 1
 1734:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 1735: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1736: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 1737: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1738: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1739: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 1740: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1741: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1742: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1743:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 1744:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1304] accepted 1
 1745: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 1746: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 1747: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1748: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1749: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 1750: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1751: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-2  BUS_LOAD  MEM[2104] accepted 1
 1752: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-15  BUS_LOAD  MEM[2104] accepted 1
 1753: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1754: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1755: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=15  BUS_LOAD  MEM[2120] accepted 1
 1756: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 1757: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1758: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1759: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 1760:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1296] = 48 accepted 1
 1761:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 6 accepted 1
 1762: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1763: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 1764: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1765: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1766: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 1767: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1768: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1769: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1770:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 1771:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1312] accepted 1
 1772: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 1773: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 1774: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1775: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1776: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 1777: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1778: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-1  BUS_LOAD  MEM[2104] accepted 1
 1779: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-4  BUS_LOAD  MEM[2104] accepted 1
 1780: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1781: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1782: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 1783: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 1784: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1785: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1786: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 1787:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1304] = 59 accepted 1
 1788:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 7 accepted 1
 1789: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1790: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 1791: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1792: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1793: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 1794: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1795: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1796: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1797:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 1798:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1320] accepted 1
 1799: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
 1800: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 1801: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1802: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1803: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 1804: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1805: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=9  BUS_LOAD  MEM[2104] accepted 1
 1806: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-58  BUS_LOAD  MEM[2104] accepted 1
 1807: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1808: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 1809: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=58  BUS_LOAD  MEM[2120] accepted 1
 1810: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
 1811: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 1812: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=25  BUS_LOAD  MEM[2128] accepted 1
 1813: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 1814:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1312] = 5 accepted 1
 1815:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 8 accepted 1
 1816: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1817: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 1818: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1819: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1820: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 1821: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1822: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1823: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1824:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 1825:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1328] accepted 1
 1826: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 1827: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 1828: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1829: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1830: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 1831: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1832: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 1833: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 1834: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1835: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1836: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 1837: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 1838: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 1839: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 1840: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 1841:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1320] = 63 accepted 1
 1842:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 17 accepted 1
 1843: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1844: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 1845: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1846: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1847: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 1848: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1849: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1850: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1851:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 1852:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1336] accepted 1
 1853: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 1854: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 1855: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1856: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1857: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 1858: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1859: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 1860: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 1861: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1862: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1863: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 1864: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 1865: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 1866: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 1867: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 1868:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1328] = 74 accepted 1
 1869:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 23 accepted 1
 1870: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1871: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 1872: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1873: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1874: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 1875: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1876: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1877: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1878:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 1879:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1344] accepted 1
 1880: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 1881: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 1882: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1883: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1884: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 1885: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1886: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-19  BUS_LOAD  MEM[2104] accepted 1
 1887: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 1888: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1889: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1890: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 1891: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=31  BUS_LOAD  MEM[2120] accepted 1
 1892: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 1893: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1894: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 1895:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1336] = 83 accepted 1
 1896:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 6 accepted 1
 1897: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1898: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 1899: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1900: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1901: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 1902: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1903: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1904: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1905:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 1906:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1352] accepted 1
 1907: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 1908: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 1909: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1910: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1911: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 1912: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1913: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 1914: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 1915: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1916: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1917: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 1918: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 1919: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 1920: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 1921: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 1922:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1344] = 88 accepted 1
 1923:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 25 accepted 1
 1924: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1925: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 1926: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1927: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1928: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 1929: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1930: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1931: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1932:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 1933:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1360] accepted 1
 1934: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 1935: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 1936: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1937: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1938: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 1939: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1940: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
 1941: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 1942: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1943: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1944: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 1945: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=13  BUS_LOAD  MEM[2120] accepted 1
 1946: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 1947: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 1948: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 1949:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1352] = 91 accepted 1
 1950:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 23 accepted 1
 1951: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1952: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 1953: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1954: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1955: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 1956: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1957: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1958: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1959:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 1960:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1368] accepted 1
 1961: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
 1962: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 1963: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1964: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1965: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 1966: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1967: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 1968: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=17  BUS_LOAD  MEM[2104] accepted 1
 1969: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 1970: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1971: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=241  BUS_LOAD  MEM[2120] accepted 1
 1972: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 1973: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=241  BUS_LOAD  MEM[2128] accepted 1
 1974: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 1975: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 1976:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1360] = 126 accepted 1
 1977:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 26 accepted 1
 1978: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 1979: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 1980: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 1981: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 1982: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 1983: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 1984: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1985: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 1986:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 1987:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1376] accepted 1
 1988: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=153  BUS_LOAD  MEM[2080] accepted 1
 1989: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 1990: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1991: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 1992: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 1993: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 1994: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-26  BUS_LOAD  MEM[2104] accepted 1
 1995: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=10  BUS_LOAD  MEM[2104] accepted 1
 1996: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 1997: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 1998: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=22  BUS_LOAD  MEM[2120] accepted 1
 1999: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=30  BUS_LOAD  MEM[2120] accepted 1
 2000: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=22  BUS_LOAD  MEM[2128] accepted 1
 2001: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2002: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=143  BUS_LOAD  MEM[2136] accepted 1
 2003:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1368] = 143 accepted 1
 2004:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 3 accepted 1
 2005: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2006: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 2007: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2008: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2009: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 2010: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2011: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2012: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2013:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 2014:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1384] accepted 1
 2015: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 2016: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 2017: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2018: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2019: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 2020: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2021: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-26  BUS_LOAD  MEM[2104] accepted 1
 2022: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-153  BUS_LOAD  MEM[2104] accepted 1
 2023: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2024: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2025: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=153  BUS_LOAD  MEM[2120] accepted 1
 2026: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=30  BUS_LOAD  MEM[2120] accepted 1
 2027: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2028: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2029: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 2030:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1376] = 0 accepted 1
 2031:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 3 accepted 1
 2032: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2033: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 2034: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2035: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2036: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 2037: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2038: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2039: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2040:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 2041:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1392] accepted 1
 2042: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 2043: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 2044: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2045: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2046: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 2047: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2048: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-19  BUS_LOAD  MEM[2104] accepted 1
 2049: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-16  BUS_LOAD  MEM[2104] accepted 1
 2050: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2051: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2052: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=16  BUS_LOAD  MEM[2120] accepted 1
 2053: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=23  BUS_LOAD  MEM[2120] accepted 1
 2054: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2055: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2056: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 2057:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1384] = 137 accepted 1
 2058:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 10 accepted 1
 2059: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2060: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 2061: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2062: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2063: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 2064: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2065: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2066: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2067:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 2068:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1400] accepted 1
 2069: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=159  BUS_LOAD  MEM[2080] accepted 1
 2070: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 2071: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2072: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2073: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 2074: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2075: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-18  BUS_LOAD  MEM[2104] accepted 1
 2076: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=6  BUS_LOAD  MEM[2104] accepted 1
 2077: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2078: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2079: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 2080: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=22  BUS_LOAD  MEM[2120] accepted 1
 2081: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 2082: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2083: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=153  BUS_LOAD  MEM[2136] accepted 1
 2084:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1392] = 153 accepted 1
 2085:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 11 accepted 1
 2086: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2087: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2088: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2089: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2090: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 2091: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2092: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2093: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2094:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 2095:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1408] accepted 1
 2096: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 2097: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 2098: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2099: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2100: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 2101: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2102: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 2103: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-22  BUS_LOAD  MEM[2104] accepted 1
 2104: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2105: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2106: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=22  BUS_LOAD  MEM[2120] accepted 1
 2107: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 2108: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2109: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 2110: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 2111:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1400] = 137 accepted 1
 2112:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 29 accepted 1
 2113: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2114: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2115: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2116: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2117: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 2118: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2119: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2120: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2121:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 2122:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1416] accepted 1
 2123: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 2124: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 2125: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2126: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2127: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 2128: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2129: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 2130: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-150  BUS_LOAD  MEM[2104] accepted 1
 2131: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2132: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2133: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=150  BUS_LOAD  MEM[2120] accepted 1
 2134: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=58  BUS_LOAD  MEM[2120] accepted 1
 2135: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2136: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=58  BUS_LOAD  MEM[2128] accepted 1
 2137: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 2138:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1408] = 9 accepted 1
 2139:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 30 accepted 1
 2140: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2141: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2142: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2143: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2144: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 2145: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2146: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2147: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2148:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 2149:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=39  BUS_LOAD  MEM[1424] accepted 1
 2150: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 2151: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 2152: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2153: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2154: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 2155: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2156: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 2157: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-142  BUS_LOAD  MEM[2104] accepted 1
 2158: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2159: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2160: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=142  BUS_LOAD  MEM[2120] accepted 1
 2161: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 2162: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2163: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 2164: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 2165:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1416] = 17 accepted 1
 2166:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 36 accepted 1
 2167: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2168: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2169: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2170: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2171: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 2172: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2173: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2174: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2175:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 2176:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1432] accepted 1
 2177: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 2178: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 2179: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2180: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2181: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 2182: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2183: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-5  BUS_LOAD  MEM[2104] accepted 1
 2184: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-129  BUS_LOAD  MEM[2104] accepted 1
 2185: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2186: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2187: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=129  BUS_LOAD  MEM[2120] accepted 1
 2188: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 2189: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2190: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2191: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 2192:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1424] = 30 accepted 1
 2193:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 34 accepted 1
 2194: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2195: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2196: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2197: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2198: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 2199: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2200: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2201: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2202:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 2203:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1440] accepted 1
 2204: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 2205: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 2206: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2207: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2208: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 2209: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2210: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
 2211: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-139  BUS_LOAD  MEM[2104] accepted 1
 2212: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2213: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2214: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=139  BUS_LOAD  MEM[2120] accepted 1
 2215: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 2216: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2217: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2218: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 2219:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1432] = 20 accepted 1
 2220:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 36 accepted 1
 2221: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2222: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2223: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2224: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2225: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 2226: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2227: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2228: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2229:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 2230:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=40  BUS_LOAD  MEM[1448] accepted 1
 2231: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 2232: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 2233: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2234: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2235: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 2236: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2237: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 2238: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-140  BUS_LOAD  MEM[2104] accepted 1
 2239: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2240: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2241: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=140  BUS_LOAD  MEM[2120] accepted 1
 2242: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 2243: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2244: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 2245: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 2246:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=39  BUS_STORE MEM[1440] = 19 accepted 1
 2247:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 39 accepted 1
 2248: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2249: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2250: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2251: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2252: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 2253: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2254: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2255: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2256:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
 2257:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1456] accepted 1
 2258: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 2259: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
 2260: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2261: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2262: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
 2263: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2264: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-35  BUS_LOAD  MEM[2104] accepted 1
 2265: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-115  BUS_LOAD  MEM[2104] accepted 1
 2266: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2267: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2268: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=179  BUS_LOAD  MEM[2120] accepted 1
 2269: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=45  BUS_LOAD  MEM[2120] accepted 1
 2270: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2271: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2272: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 2273:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1448] = 44 accepted 1
 2274:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 5 accepted 1
 2275: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2276: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2277: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2278: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2279: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 2280: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2281: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2282: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2283:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1208] accepted 1
 2284:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=63  BUS_LOAD  MEM[1464] accepted 1
 2285: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 2286: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1464  BUS_LOAD  MEM[2080] accepted 1
 2287: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2288: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2289: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1208  BUS_LOAD  MEM[2096] accepted 1
 2290: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2291: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=23  BUS_LOAD  MEM[2104] accepted 1
 2292: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-147  BUS_LOAD  MEM[2104] accepted 1
 2293: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2294: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2295: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=147  BUS_LOAD  MEM[2120] accepted 1
 2296: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=23  BUS_LOAD  MEM[2120] accepted 1
 2297: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2298: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=23  BUS_LOAD  MEM[2128] accepted 1
 2299: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 2300:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=40  BUS_STORE MEM[1456] = 12 accepted 1
 2301:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1200] = 40 accepted 1
 2302: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2303: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2304: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2305: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2306: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
 2307: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2308: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2309: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2310:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1216] accepted 1
 2311:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1472] accepted 1
 2312: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 2313: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1472  BUS_LOAD  MEM[2080] accepted 1
 2314: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2315: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2316: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1216  BUS_LOAD  MEM[2096] accepted 1
 2317: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2318: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-63  BUS_LOAD  MEM[2104] accepted 1
 2319: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-81  BUS_LOAD  MEM[2104] accepted 1
 2320: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2321: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2322: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=209  BUS_LOAD  MEM[2120] accepted 1
 2323: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=63  BUS_LOAD  MEM[2120] accepted 1
 2324: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2325: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2326: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 2327:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1464] = 78 accepted 1
 2328:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1208] = 0 accepted 1
 2329: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2330: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2331: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2332: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2333: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
 2334: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2335: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2336: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2337:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1224] accepted 1
 2338:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1480] accepted 1
 2339: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=148  BUS_LOAD  MEM[2080] accepted 1
 2340: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1480  BUS_LOAD  MEM[2080] accepted 1
 2341: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2342: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2343: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1224  BUS_LOAD  MEM[2096] accepted 1
 2344: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2345: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-29  BUS_LOAD  MEM[2104] accepted 1
 2346: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-11  BUS_LOAD  MEM[2104] accepted 1
 2347: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2348: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2349: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 2350: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=29  BUS_LOAD  MEM[2120] accepted 1
 2351: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2352: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2353: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=148  BUS_LOAD  MEM[2136] accepted 1
 2354:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1472] = 148 accepted 1
 2355:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1216] = 34 accepted 1
 2356: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2357: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 2358: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2359: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2360: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
 2361: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2362: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2363: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2364:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1232] accepted 1
 2365:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=58  BUS_LOAD  MEM[1488] accepted 1
 2366: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=175  BUS_LOAD  MEM[2080] accepted 1
 2367: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1488  BUS_LOAD  MEM[2080] accepted 1
 2368: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2369: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2370: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1232  BUS_LOAD  MEM[2096] accepted 1
 2371: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2372: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-5  BUS_LOAD  MEM[2104] accepted 1
 2373: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=16  BUS_LOAD  MEM[2104] accepted 1
 2374: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2375: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2376: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=48  BUS_LOAD  MEM[2120] accepted 1
 2377: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 2378: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=48  BUS_LOAD  MEM[2128] accepted 1
 2379: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2380: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=159  BUS_LOAD  MEM[2136] accepted 1
 2381:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=58  BUS_STORE MEM[1480] = 159 accepted 1
 2382:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1224] = 58 accepted 1
 2383: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2384: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 2385: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2386: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2387: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
 2388: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2389: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2390: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2391:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1240] accepted 1
 2392:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=86  BUS_LOAD  MEM[1496] accepted 1
 2393: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=163  BUS_LOAD  MEM[2080] accepted 1
 2394: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1496  BUS_LOAD  MEM[2080] accepted 1
 2395: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2396: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2397: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1240  BUS_LOAD  MEM[2096] accepted 1
 2398: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2399: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=23  BUS_LOAD  MEM[2104] accepted 1
 2400: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-12  BUS_LOAD  MEM[2104] accepted 1
 2401: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2402: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2403: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
 2404: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=105  BUS_LOAD  MEM[2120] accepted 1
 2405: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2406: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=105  BUS_LOAD  MEM[2128] accepted 1
 2407: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=163  BUS_LOAD  MEM[2136] accepted 1
 2408:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=63  BUS_STORE MEM[1488] = 163 accepted 1
 2409:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1232] = 63 accepted 1
 2410: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2411: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 2412: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2413: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2414: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=86  BUS_LOAD  MEM[2152] accepted 1
 2415: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2416: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2417: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2418:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1248] accepted 1
 2419:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=96  BUS_LOAD  MEM[1504] accepted 1
 2420: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=149  BUS_LOAD  MEM[2080] accepted 1
 2421: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1504  BUS_LOAD  MEM[2080] accepted 1
 2422: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2423: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2424: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1248  BUS_LOAD  MEM[2096] accepted 1
 2425: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2426: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=10  BUS_LOAD  MEM[2104] accepted 1
 2427: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-26  BUS_LOAD  MEM[2104] accepted 1
 2428: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2429: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2430: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=58  BUS_LOAD  MEM[2120] accepted 1
 2431: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=54  BUS_LOAD  MEM[2120] accepted 1
 2432: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2433: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=54  BUS_LOAD  MEM[2128] accepted 1
 2434: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=149  BUS_LOAD  MEM[2136] accepted 1
 2435:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=86  BUS_STORE MEM[1496] = 149 accepted 1
 2436:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1240] = 86 accepted 1
 2437: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2438: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 2439: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2440: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2441: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=96  BUS_LOAD  MEM[2152] accepted 1
 2442: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2443: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2444: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2445:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1256] accepted 1
 2446:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=65  BUS_LOAD  MEM[1512] accepted 1
 2447: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=145  BUS_LOAD  MEM[2080] accepted 1
 2448: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1512  BUS_LOAD  MEM[2080] accepted 1
 2449: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2450: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2451: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1256  BUS_LOAD  MEM[2096] accepted 1
 2452: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 2453: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-31  BUS_LOAD  MEM[2104] accepted 1
 2454: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-30  BUS_LOAD  MEM[2104] accepted 1
 2455: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2456: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2457: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=62  BUS_LOAD  MEM[2120] accepted 1
 2458: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=33  BUS_LOAD  MEM[2120] accepted 1
 2459: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2460: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2461: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=145  BUS_LOAD  MEM[2136] accepted 1
 2462:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=65  BUS_STORE MEM[1504] = 145 accepted 1
 2463:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1248] = 65 accepted 1
 2464: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2465: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=175  BUS_LOAD  MEM[2144] accepted 1
 2466: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2467: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2468: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=96  BUS_LOAD  MEM[2152] accepted 1
 2469:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1512] = 175 accepted 1
 2470:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1256] = 96 accepted 1
 2471: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 2472: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1248  BUS_LOAD  MEM[2160] accepted 1
 2473: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 2474: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 2475: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 2476: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 2477: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 2478: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 2479: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 2480: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 2481:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 2482:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 2483:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=34  BUS_LOAD  MEM[1032] accepted 1
 2484: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 2485: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2486: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 2487:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 2488: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 2489: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 2490: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 2491: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 2492: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2493: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 2494: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 2495: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2496: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2497: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 2498: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 2499: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 2500: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 2501: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 2502:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 34 accepted 1
 2503:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 2504: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2505: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 2506: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2507: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2508: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 2509: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2510: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2511: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2512:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 2513:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1296] accepted 1
 2514: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 2515: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 2516: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2517: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2518: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 2519: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2520: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 2521: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 2522: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2523: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2524: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 2525: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 2526: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 2527: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=4  BUS_LOAD  MEM[2128] accepted 1
 2528: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 2529:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 36 accepted 1
 2530:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 2531: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2532: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 2533: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2534: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2535: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 2536: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2537: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2538: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2539:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 2540:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1304] accepted 1
 2541: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 2542: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 2543: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2544: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2545: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 2546: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2547: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 2548: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 2549: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2550: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2551: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 2552: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 2553: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 2554: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 2555: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 2556:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1296] = 48 accepted 1
 2557:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 6 accepted 1
 2558: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2559: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 2560: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2561: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2562: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 2563: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2564: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2565: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2566:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 2567:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1312] accepted 1
 2568: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
 2569: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 2570: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2571: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2572: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 2573: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2574: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 2575: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-54  BUS_LOAD  MEM[2104] accepted 1
 2576: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2577: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2578: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=62  BUS_LOAD  MEM[2120] accepted 1
 2579: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 2580: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2581: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 2582: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 2583:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1304] = 5 accepted 1
 2584:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 7 accepted 1
 2585: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2586: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 2587: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2588: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2589: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 2590: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2591: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2592: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2593:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 2594:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1320] accepted 1
 2595: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 2596: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 2597: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2598: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2599: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 2600: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2601: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=9  BUS_LOAD  MEM[2104] accepted 1
 2602: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 2603: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2604: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2605: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 2606: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
 2607: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 2608: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=25  BUS_LOAD  MEM[2128] accepted 1
 2609: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 2610:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1312] = 59 accepted 1
 2611:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 8 accepted 1
 2612: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2613: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 2614: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2615: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2616: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 2617: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2618: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2619: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2620:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 2621:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1328] accepted 1
 2622: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 2623: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 2624: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2625: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2626: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 2627: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2628: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 2629: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 2630: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2631: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2632: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 2633: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 2634: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 2635: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 2636: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 2637:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1320] = 63 accepted 1
 2638:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 17 accepted 1
 2639: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2640: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 2641: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2642: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2643: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 2644: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2645: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2646: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2647:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 2648:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1336] accepted 1
 2649: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 2650: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 2651: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2652: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2653: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 2654: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2655: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-17  BUS_LOAD  MEM[2104] accepted 1
 2656: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 2657: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2658: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2659: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 2660: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=17  BUS_LOAD  MEM[2120] accepted 1
 2661: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 2662: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2663: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 2664:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1328] = 74 accepted 1
 2665:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 6 accepted 1
 2666: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2667: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 2668: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2669: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2670: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 2671: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2672: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2673: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2674:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 2675:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1344] accepted 1
 2676: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 2677: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 2678: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2679: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2680: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 2681: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2682: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 2683: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 2684: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2685: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2686: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 2687: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 2688: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 2689: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 2690: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 2691:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1336] = 83 accepted 1
 2692:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 23 accepted 1
 2693: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2694: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 2695: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2696: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2697: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 2698: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2699: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2700: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2701:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 2702:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1352] accepted 1
 2703: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 2704: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 2705: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2706: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2707: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 2708: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2709: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-2  BUS_LOAD  MEM[2104] accepted 1
 2710: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 2711: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2712: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2713: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 2714: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 2715: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 2716: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2717: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 2718:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1344] = 88 accepted 1
 2719:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 23 accepted 1
 2720: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2721: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 2722: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2723: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2724: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 2725: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2726: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2727: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2728:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 2729:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1360] accepted 1
 2730: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 2731: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 2732: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2733: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2734: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 2735: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2736: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 2737: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 2738: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2739: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2740: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 2741: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 2742: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 2743: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 2744: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 2745:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1352] = 91 accepted 1
 2746:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 25 accepted 1
 2747: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2748: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 2749: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2750: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2751: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 2752: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2753: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2754: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2755:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 2756:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1368] accepted 1
 2757: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
 2758: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 2759: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2760: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2761: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 2762: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2763: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-23  BUS_LOAD  MEM[2104] accepted 1
 2764: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=17  BUS_LOAD  MEM[2104] accepted 1
 2765: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2766: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2767: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=241  BUS_LOAD  MEM[2120] accepted 1
 2768: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
 2769: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=241  BUS_LOAD  MEM[2128] accepted 1
 2770: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2771: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 2772:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1360] = 126 accepted 1
 2773:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 3 accepted 1
 2774: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2775: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 2776: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2777: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2778: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 2779: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2780: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2781: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2782:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 2783:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1376] accepted 1
 2784: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 2785: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 2786: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2787: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2788: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 2789: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2790: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-23  BUS_LOAD  MEM[2104] accepted 1
 2791: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-143  BUS_LOAD  MEM[2104] accepted 1
 2792: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2793: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2794: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=143  BUS_LOAD  MEM[2120] accepted 1
 2795: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
 2796: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2797: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2798: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 2799:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1368] = 0 accepted 1
 2800:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 3 accepted 1
 2801: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2802: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 2803: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2804: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2805: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 2806: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2807: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2808: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2809:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 2810:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1384] accepted 1
 2811: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 2812: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 2813: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2814: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2815: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 2816: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2817: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-16  BUS_LOAD  MEM[2104] accepted 1
 2818: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-6  BUS_LOAD  MEM[2104] accepted 1
 2819: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2820: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2821: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 2822: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=16  BUS_LOAD  MEM[2120] accepted 1
 2823: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2824: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2825: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 2826:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1376] = 137 accepted 1
 2827:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 10 accepted 1
 2828: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2829: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 2830: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2831: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2832: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 2833: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2834: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2835: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2836:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 2837:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1392] accepted 1
 2838: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=153  BUS_LOAD  MEM[2080] accepted 1
 2839: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 2840: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2841: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2842: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 2843: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2844: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-15  BUS_LOAD  MEM[2104] accepted 1
 2845: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=10  BUS_LOAD  MEM[2104] accepted 1
 2846: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2847: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 2848: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=22  BUS_LOAD  MEM[2120] accepted 1
 2849: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=17  BUS_LOAD  MEM[2120] accepted 1
 2850: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=22  BUS_LOAD  MEM[2128] accepted 1
 2851: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2852: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=143  BUS_LOAD  MEM[2136] accepted 1
 2853:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1384] = 143 accepted 1
 2854:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 11 accepted 1
 2855: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2856: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 2857: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2858: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2859: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 2860: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2861: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2862: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2863:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 2864:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1400] accepted 1
 2865: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 2866: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 2867: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2868: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2869: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 2870: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2871: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 2872: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-16  BUS_LOAD  MEM[2104] accepted 1
 2873: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2874: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2875: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=16  BUS_LOAD  MEM[2120] accepted 1
 2876: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 2877: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2878: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 2879: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 2880:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1392] = 137 accepted 1
 2881:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 26 accepted 1
 2882: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2883: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 2884: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2885: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2886: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 2887: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2888: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2889: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2890:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 2891:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1408] accepted 1
 2892: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 2893: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 2894: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2895: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2896: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 2897: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2898: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 2899: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-144  BUS_LOAD  MEM[2104] accepted 1
 2900: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2901: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2902: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=144  BUS_LOAD  MEM[2120] accepted 1
 2903: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 2904: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2905: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 2906: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 2907:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1400] = 9 accepted 1
 2908:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 29 accepted 1
 2909: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2910: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 2911: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2912: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2913: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 2914: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2915: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2916: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2917:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 2918:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1416] accepted 1
 2919: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 2920: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 2921: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2922: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2923: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 2924: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2925: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 2926: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-136  BUS_LOAD  MEM[2104] accepted 1
 2927: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2928: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2929: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=136  BUS_LOAD  MEM[2120] accepted 1
 2930: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=58  BUS_LOAD  MEM[2120] accepted 1
 2931: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2932: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=58  BUS_LOAD  MEM[2128] accepted 1
 2933: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 2934:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1408] = 17 accepted 1
 2935:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 30 accepted 1
 2936: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2937: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 2938: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2939: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2940: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 2941: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2942: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2943: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2944:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 2945:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1424] accepted 1
 2946: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 2947: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 2948: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2949: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2950: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 2951: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2952: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-2  BUS_LOAD  MEM[2104] accepted 1
 2953: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-123  BUS_LOAD  MEM[2104] accepted 1
 2954: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 2955: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2956: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=135  BUS_LOAD  MEM[2120] accepted 1
 2957: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 2958: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2959: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2960: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 2961:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1416] = 30 accepted 1
 2962:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 34 accepted 1
 2963: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2964: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 2965: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2966: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2967: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 2968: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2969: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2970: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2971:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 2972:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1432] accepted 1
 2973: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 2974: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 2975: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2976: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 2977: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 2978: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 2979: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 2980: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-133  BUS_LOAD  MEM[2104] accepted 1
 2981: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 2982: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 2983: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=141  BUS_LOAD  MEM[2120] accepted 1
 2984: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 2985: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 2986: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 2987: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 2988:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1424] = 20 accepted 1
 2989:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 36 accepted 1
 2990: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 2991: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 2992: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 2993: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 2994: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 2995: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 2996: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2997: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 2998:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 2999:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=39  BUS_LOAD  MEM[1440] accepted 1
 3000: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 3001: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 3002: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3003: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3004: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 3005: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3006: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 3007: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-134  BUS_LOAD  MEM[2104] accepted 1
 3008: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3009: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3010: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=138  BUS_LOAD  MEM[2120] accepted 1
 3011: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 3012: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3013: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 3014: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 3015:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1432] = 19 accepted 1
 3016:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 36 accepted 1
 3017: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3018: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 3019: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3020: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3021: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 3022: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3023: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3024: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3025:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 3026:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1448] accepted 1
 3027: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 3028: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 3029: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3030: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3031: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 3032: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3033: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-34  BUS_LOAD  MEM[2104] accepted 1
 3034: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-109  BUS_LOAD  MEM[2104] accepted 1
 3035: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3036: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3037: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=181  BUS_LOAD  MEM[2120] accepted 1
 3038: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=34  BUS_LOAD  MEM[2120] accepted 1
 3039: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3040: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3041: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 3042:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1440] = 44 accepted 1
 3043:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 5 accepted 1
 3044: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3045: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 3046: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3047: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3048: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 3049: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3050: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3051: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3052:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
 3053:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=40  BUS_LOAD  MEM[1456] accepted 1
 3054: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 3055: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
 3056: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3057: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3058: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
 3059: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3060: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 3061: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-141  BUS_LOAD  MEM[2104] accepted 1
 3062: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3063: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3064: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=149  BUS_LOAD  MEM[2120] accepted 1
 3065: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 3066: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3067: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 3068: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 3069:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=39  BUS_STORE MEM[1448] = 12 accepted 1
 3070:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 39 accepted 1
 3071: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3072: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 3073: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3074: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3075: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 3076: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3077: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3078: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3079:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1208] accepted 1
 3080:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1464] accepted 1
 3081: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 3082: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1464  BUS_LOAD  MEM[2080] accepted 1
 3083: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3084: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3085: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1208  BUS_LOAD  MEM[2096] accepted 1
 3086: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3087: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-40  BUS_LOAD  MEM[2104] accepted 1
 3088: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-75  BUS_LOAD  MEM[2104] accepted 1
 3089: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3090: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3091: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=215  BUS_LOAD  MEM[2120] accepted 1
 3092: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=40  BUS_LOAD  MEM[2120] accepted 1
 3093: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3094: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3095: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 3096:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1456] = 78 accepted 1
 3097:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1200] = 0 accepted 1
 3098: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3099: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 3100: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3101: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3102: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 3103: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3104: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3105: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3106:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1216] accepted 1
 3107:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1472] accepted 1
 3108: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=148  BUS_LOAD  MEM[2080] accepted 1
 3109: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1472  BUS_LOAD  MEM[2080] accepted 1
 3110: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3111: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3112: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1216  BUS_LOAD  MEM[2096] accepted 1
 3113: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3114: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-6  BUS_LOAD  MEM[2104] accepted 1
 3115: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-5  BUS_LOAD  MEM[2104] accepted 1
 3116: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3117: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3118: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=13  BUS_LOAD  MEM[2120] accepted 1
 3119: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=10  BUS_LOAD  MEM[2120] accepted 1
 3120: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3121: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3122: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=148  BUS_LOAD  MEM[2136] accepted 1
 3123:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1464] = 148 accepted 1
 3124:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1208] = 34 accepted 1
 3125: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3126: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 3127: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3128: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3129: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 3130: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3131: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3132: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3133:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1224] accepted 1
 3134:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=58  BUS_LOAD  MEM[1480] accepted 1
 3135: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=159  BUS_LOAD  MEM[2080] accepted 1
 3136: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1480  BUS_LOAD  MEM[2080] accepted 1
 3137: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3138: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3139: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1224  BUS_LOAD  MEM[2096] accepted 1
 3140: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3141: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=18  BUS_LOAD  MEM[2104] accepted 1
 3142: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=6  BUS_LOAD  MEM[2104] accepted 1
 3143: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3144: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3145: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 3146: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=18  BUS_LOAD  MEM[2120] accepted 1
 3147: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 3148: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=18  BUS_LOAD  MEM[2128] accepted 1
 3149: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=153  BUS_LOAD  MEM[2136] accepted 1
 3150:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=40  BUS_STORE MEM[1472] = 153 accepted 1
 3151:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1216] = 40 accepted 1
 3152: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3153: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 3154: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3155: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3156: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=58  BUS_LOAD  MEM[2152] accepted 1
 3157: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3158: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3159: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3160:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1232] accepted 1
 3161:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=63  BUS_LOAD  MEM[1488] accepted 1
 3162: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=163  BUS_LOAD  MEM[2080] accepted 1
 3163: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1488  BUS_LOAD  MEM[2080] accepted 1
 3164: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3165: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3166: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1232  BUS_LOAD  MEM[2096] accepted 1
 3167: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3168: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=5  BUS_LOAD  MEM[2104] accepted 1
 3169: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 3170: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3171: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3172: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
 3173: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 3174: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=60  BUS_LOAD  MEM[2128] accepted 1
 3175: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
 3176: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=159  BUS_LOAD  MEM[2136] accepted 1
 3177:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=58  BUS_STORE MEM[1480] = 159 accepted 1
 3178:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1224] = 58 accepted 1
 3179: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3180: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=163  BUS_LOAD  MEM[2144] accepted 1
 3181: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3182: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3183: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
 3184: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3185: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3186: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3187:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1240] accepted 1
 3188:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=86  BUS_LOAD  MEM[1496] accepted 1
 3189: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=149  BUS_LOAD  MEM[2080] accepted 1
 3190: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1496  BUS_LOAD  MEM[2080] accepted 1
 3191: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3192: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3193: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1240  BUS_LOAD  MEM[2096] accepted 1
 3194: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3195: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=23  BUS_LOAD  MEM[2104] accepted 1
 3196: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-14  BUS_LOAD  MEM[2104] accepted 1
 3197: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3198: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3199: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=54  BUS_LOAD  MEM[2120] accepted 1
 3200: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=105  BUS_LOAD  MEM[2120] accepted 1
 3201: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3202: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=105  BUS_LOAD  MEM[2128] accepted 1
 3203: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=149  BUS_LOAD  MEM[2136] accepted 1
 3204:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=63  BUS_STORE MEM[1488] = 149 accepted 1
 3205:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1232] = 63 accepted 1
 3206: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3207: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=163  BUS_LOAD  MEM[2144] accepted 1
 3208: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3209: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3210: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=86  BUS_LOAD  MEM[2152] accepted 1
 3211: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3212: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3213: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3214:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1248] accepted 1
 3215:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=65  BUS_LOAD  MEM[1504] accepted 1
 3216: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=145  BUS_LOAD  MEM[2080] accepted 1
 3217: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1504  BUS_LOAD  MEM[2080] accepted 1
 3218: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3219: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3220: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1248  BUS_LOAD  MEM[2096] accepted 1
 3221: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 3222: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-21  BUS_LOAD  MEM[2104] accepted 1
 3223: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-18  BUS_LOAD  MEM[2104] accepted 1
 3224: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3225: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3226: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=50  BUS_LOAD  MEM[2120] accepted 1
 3227: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=23  BUS_LOAD  MEM[2120] accepted 1
 3228: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3229: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3230: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=145  BUS_LOAD  MEM[2136] accepted 1
 3231:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=65  BUS_STORE MEM[1496] = 145 accepted 1
 3232:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1240] = 65 accepted 1
 3233: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3234: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=163  BUS_LOAD  MEM[2144] accepted 1
 3235: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3236: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3237: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=86  BUS_LOAD  MEM[2152] accepted 1
 3238:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1504] = 163 accepted 1
 3239:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1248] = 86 accepted 1
 3240: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 3241: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1240  BUS_LOAD  MEM[2160] accepted 1
 3242: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 3243: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 3244: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 3245: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 3246: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 3247: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 3248: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 3249: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 3250:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 3251:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 3252:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=34  BUS_LOAD  MEM[1032] accepted 1
 3253: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 3254: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3255: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 3256:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 3257: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 3258: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 3259: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 3260: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 3261: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3262: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 3263: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 3264: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3265: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3266: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 3267: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 3268: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 3269: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 3270: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 3271:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 34 accepted 1
 3272:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 3273: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3274: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 3275: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3276: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3277: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 3278: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3279: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3280: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3281:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 3282:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1296] accepted 1
 3283: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 3284: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 3285: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3286: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3287: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 3288: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3289: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 3290: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 3291: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3292: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3293: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 3294: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 3295: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 3296: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=4  BUS_LOAD  MEM[2128] accepted 1
 3297: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 3298:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 36 accepted 1
 3299:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 3300: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3301: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 3302: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3303: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3304: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 3305: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3306: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3307: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3308:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 3309:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1304] accepted 1
 3310: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
 3311: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 3312: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3313: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3314: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 3315: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3316: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 3317: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-43  BUS_LOAD  MEM[2104] accepted 1
 3318: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3319: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3320: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=53  BUS_LOAD  MEM[2120] accepted 1
 3321: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 3322: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3323: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 3324: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 3325:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1296] = 5 accepted 1
 3326:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 6 accepted 1
 3327: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3328: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 3329: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3330: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3331: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 3332: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3333: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3334: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3335:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 3336:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1312] accepted 1
 3337: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 3338: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 3339: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3340: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3341: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 3342: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3343: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 3344: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 3345: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3346: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3347: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 3348: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 3349: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 3350: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 3351: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 3352:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1304] = 48 accepted 1
 3353:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 7 accepted 1
 3354: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3355: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 3356: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3357: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3358: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 3359: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3360: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3361: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3362:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 3363:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1320] accepted 1
 3364: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 3365: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 3366: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3367: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3368: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 3369: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3370: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=9  BUS_LOAD  MEM[2104] accepted 1
 3371: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 3372: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3373: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3374: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 3375: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
 3376: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 3377: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=25  BUS_LOAD  MEM[2128] accepted 1
 3378: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 3379:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1312] = 59 accepted 1
 3380:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 8 accepted 1
 3381: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3382: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 3383: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3384: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3385: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 3386: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3387: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3388: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3389:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 3390:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1328] accepted 1
 3391: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 3392: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 3393: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3394: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3395: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 3396: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3397: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-11  BUS_LOAD  MEM[2104] accepted 1
 3398: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 3399: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3400: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3401: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 3402: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=23  BUS_LOAD  MEM[2120] accepted 1
 3403: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 3404: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3405: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 3406:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 63 accepted 1
 3407:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
 3408: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3409: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 3410: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3411: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3412: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 3413: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3414: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3415: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3416:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 3417:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1336] accepted 1
 3418: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 3419: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 3420: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3421: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3422: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 3423: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3424: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 3425: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 3426: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3427: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3428: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 3429: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 3430: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 3431: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 3432: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 3433:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1328] = 74 accepted 1
 3434:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 17 accepted 1
 3435: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3436: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 3437: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3438: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3439: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 3440: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3441: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3442: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3443:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 3444:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1344] accepted 1
 3445: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 3446: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 3447: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3448: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3449: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 3450: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3451: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 3452: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 3453: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3454: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3455: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 3456: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 3457: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 3458: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3459: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 3460:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1336] = 83 accepted 1
 3461:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 23 accepted 1
 3462: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3463: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 3464: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3465: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3466: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 3467: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3468: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3469: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3470:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 3471:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1352] accepted 1
 3472: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 3473: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 3474: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3475: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3476: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 3477: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3478: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 3479: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 3480: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3481: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3482: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 3483: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 3484: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 3485: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 3486: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 3487:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1344] = 88 accepted 1
 3488:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 23 accepted 1
 3489: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3490: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 3491: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3492: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3493: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 3494: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3495: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3496: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3497:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 3498:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1360] accepted 1
 3499: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 3500: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 3501: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3502: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3503: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 3504: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3505: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-22  BUS_LOAD  MEM[2104] accepted 1
 3506: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 3507: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3508: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3509: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 3510: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 3511: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 3512: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3513: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 3514:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1352] = 91 accepted 1
 3515:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 3 accepted 1
 3516: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3517: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 3518: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3519: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3520: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 3521: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3522: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3523: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3524:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 3525:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1368] accepted 1
 3526: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 3527: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 3528: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3529: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3530: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 3531: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3532: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-22  BUS_LOAD  MEM[2104] accepted 1
 3533: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-126  BUS_LOAD  MEM[2104] accepted 1
 3534: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3535: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3536: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=126  BUS_LOAD  MEM[2120] accepted 1
 3537: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 3538: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3539: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3540: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 3541:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1360] = 0 accepted 1
 3542:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 3 accepted 1
 3543: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3544: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 3545: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3546: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3547: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 3548: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3549: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3550: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3551:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 3552:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1376] accepted 1
 3553: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 3554: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 3555: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3556: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3557: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 3558: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3559: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-15  BUS_LOAD  MEM[2104] accepted 1
 3560: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 3561: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3562: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3563: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=247  BUS_LOAD  MEM[2120] accepted 1
 3564: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=19  BUS_LOAD  MEM[2120] accepted 1
 3565: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=247  BUS_LOAD  MEM[2128] accepted 1
 3566: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3567: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 3568:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1368] = 126 accepted 1
 3569:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 10 accepted 1
 3570: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3571: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 3572: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3573: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3574: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 3575: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3576: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3577: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3578:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 3579:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1384] accepted 1
 3580: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
 3581: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 3582: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3583: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3584: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 3585: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3586: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-14  BUS_LOAD  MEM[2104] accepted 1
 3587: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=6  BUS_LOAD  MEM[2104] accepted 1
 3588: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3589: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3590: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 3591: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=18  BUS_LOAD  MEM[2120] accepted 1
 3592: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 3593: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3594: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 3595:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1376] = 137 accepted 1
 3596:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 11 accepted 1
 3597: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3598: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3599: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3600: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3601: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 3602: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3603: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3604: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3605:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 3606:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1392] accepted 1
 3607: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 3608: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 3609: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3610: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3611: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 3612: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3613: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 3614: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-6  BUS_LOAD  MEM[2104] accepted 1
 3615: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3616: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3617: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 3618: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 3619: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3620: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 3621: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 3622:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1384] = 137 accepted 1
 3623:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 25 accepted 1
 3624: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3625: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3626: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3627: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3628: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 3629: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3630: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3631: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3632:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 3633:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1400] accepted 1
 3634: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 3635: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 3636: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3637: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3638: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 3639: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3640: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 3641: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-134  BUS_LOAD  MEM[2104] accepted 1
 3642: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3643: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3644: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=134  BUS_LOAD  MEM[2120] accepted 1
 3645: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 3646: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3647: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 3648: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 3649:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1392] = 9 accepted 1
 3650:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 26 accepted 1
 3651: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3652: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3653: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3654: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3655: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 3656: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3657: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3658: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3659:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 3660:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1408] accepted 1
 3661: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 3662: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 3663: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3664: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3665: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 3666: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3667: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 3668: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-126  BUS_LOAD  MEM[2104] accepted 1
 3669: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3670: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3671: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=158  BUS_LOAD  MEM[2120] accepted 1
 3672: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 3673: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3674: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 3675: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 3676:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1400] = 17 accepted 1
 3677:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 29 accepted 1
 3678: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3679: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3680: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3681: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3682: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 3683: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3684: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3685: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3686:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 3687:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1416] accepted 1
 3688: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 3689: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 3690: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3691: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3692: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 3693: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3694: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 3695: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-113  BUS_LOAD  MEM[2104] accepted 1
 3696: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3697: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3698: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=145  BUS_LOAD  MEM[2120] accepted 1
 3699: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=60  BUS_LOAD  MEM[2120] accepted 1
 3700: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3701: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=60  BUS_LOAD  MEM[2128] accepted 1
 3702: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 3703:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1408] = 30 accepted 1
 3704:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 30 accepted 1
 3705: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3706: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3707: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3708: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3709: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 3710: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3711: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3712: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3713:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 3714:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1424] accepted 1
 3715: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 3716: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 3717: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3718: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3719: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 3720: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3721: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 3722: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-123  BUS_LOAD  MEM[2104] accepted 1
 3723: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3724: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3725: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=155  BUS_LOAD  MEM[2120] accepted 1
 3726: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 3727: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3728: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 3729: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 3730:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1416] = 20 accepted 1
 3731:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 34 accepted 1
 3732: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3733: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3734: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3735: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3736: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 3737: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3738: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3739: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3740:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 3741:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1432] accepted 1
 3742: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 3743: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 3744: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3745: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3746: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 3747: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3748: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 3749: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-124  BUS_LOAD  MEM[2104] accepted 1
 3750: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3751: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3752: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=156  BUS_LOAD  MEM[2120] accepted 1
 3753: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 3754: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3755: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3756: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 3757:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1424] = 19 accepted 1
 3758:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 36 accepted 1
 3759: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3760: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3761: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3762: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3763: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 3764: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3765: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3766: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3767:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 3768:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1440] accepted 1
 3769: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 3770: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 3771: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3772: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3773: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 3774: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3775: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-31  BUS_LOAD  MEM[2104] accepted 1
 3776: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-99  BUS_LOAD  MEM[2104] accepted 1
 3777: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3778: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3779: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=163  BUS_LOAD  MEM[2120] accepted 1
 3780: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=33  BUS_LOAD  MEM[2120] accepted 1
 3781: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3782: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3783: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 3784:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1432] = 44 accepted 1
 3785:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 5 accepted 1
 3786: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3787: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3788: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3789: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3790: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 3791: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3792: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3793: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3794:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 3795:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=39  BUS_LOAD  MEM[1448] accepted 1
 3796: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 3797: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 3798: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3799: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3800: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 3801: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3802: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 3803: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-131  BUS_LOAD  MEM[2104] accepted 1
 3804: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3805: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3806: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=131  BUS_LOAD  MEM[2120] accepted 1
 3807: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 3808: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3809: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 3810: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 3811:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1440] = 12 accepted 1
 3812:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 36 accepted 1
 3813: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3814: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3815: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3816: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3817: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 3818: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3819: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3820: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3821:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
 3822:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1456] accepted 1
 3823: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 3824: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
 3825: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3826: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3827: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
 3828: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3829: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-39  BUS_LOAD  MEM[2104] accepted 1
 3830: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-65  BUS_LOAD  MEM[2104] accepted 1
 3831: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3832: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3833: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=193  BUS_LOAD  MEM[2120] accepted 1
 3834: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=39  BUS_LOAD  MEM[2120] accepted 1
 3835: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3836: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3837: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 3838:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1448] = 78 accepted 1
 3839:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 0 accepted 1
 3840: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3841: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 3842: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3843: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3844: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 3845: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3846: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3847: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3848:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1208] accepted 1
 3849:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1464] accepted 1
 3850: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=148  BUS_LOAD  MEM[2080] accepted 1
 3851: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1464  BUS_LOAD  MEM[2080] accepted 1
 3852: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3853: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3854: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1208  BUS_LOAD  MEM[2096] accepted 1
 3855: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3856: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-5  BUS_LOAD  MEM[2104] accepted 1
 3857: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 3858: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 3859: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3860: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=27  BUS_LOAD  MEM[2120] accepted 1
 3861: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 3862: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=27  BUS_LOAD  MEM[2128] accepted 1
 3863: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 3864: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=143  BUS_LOAD  MEM[2136] accepted 1
 3865:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1456] = 143 accepted 1
 3866:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1200] = 34 accepted 1
 3867: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3868: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=148  BUS_LOAD  MEM[2144] accepted 1
 3869: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3870: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3871: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 3872: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3873: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3874: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3875:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1216] accepted 1
 3876:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=40  BUS_LOAD  MEM[1472] accepted 1
 3877: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=153  BUS_LOAD  MEM[2080] accepted 1
 3878: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1472  BUS_LOAD  MEM[2080] accepted 1
 3879: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3880: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3881: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1216  BUS_LOAD  MEM[2096] accepted 1
 3882: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3883: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 3884: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 3885: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3886: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3887: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=13  BUS_LOAD  MEM[2120] accepted 1
 3888: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 3889: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=13  BUS_LOAD  MEM[2128] accepted 1
 3890: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 3891: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=148  BUS_LOAD  MEM[2136] accepted 1
 3892:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=39  BUS_STORE MEM[1464] = 148 accepted 1
 3893:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1208] = 39 accepted 1
 3894: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3895: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 3896: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3897: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3898: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 3899: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3900: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3901: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3902:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1224] accepted 1
 3903:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=58  BUS_LOAD  MEM[1480] accepted 1
 3904: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=159  BUS_LOAD  MEM[2080] accepted 1
 3905: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1480  BUS_LOAD  MEM[2080] accepted 1
 3906: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3907: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3908: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1224  BUS_LOAD  MEM[2096] accepted 1
 3909: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3910: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=18  BUS_LOAD  MEM[2104] accepted 1
 3911: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=6  BUS_LOAD  MEM[2104] accepted 1
 3912: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3913: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 3914: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 3915: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=18  BUS_LOAD  MEM[2120] accepted 1
 3916: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 3917: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=18  BUS_LOAD  MEM[2128] accepted 1
 3918: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=153  BUS_LOAD  MEM[2136] accepted 1
 3919:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=40  BUS_STORE MEM[1472] = 153 accepted 1
 3920:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1216] = 40 accepted 1
 3921: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3922: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 3923: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3924: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3925: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=58  BUS_LOAD  MEM[2152] accepted 1
 3926: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3927: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3928: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3929:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1232] accepted 1
 3930:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=63  BUS_LOAD  MEM[1488] accepted 1
 3931: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=149  BUS_LOAD  MEM[2080] accepted 1
 3932: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1488  BUS_LOAD  MEM[2080] accepted 1
 3933: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3934: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3935: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1232  BUS_LOAD  MEM[2096] accepted 1
 3936: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 3937: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=5  BUS_LOAD  MEM[2104] accepted 1
 3938: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-10  BUS_LOAD  MEM[2104] accepted 1
 3939: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3940: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3941: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=10  BUS_LOAD  MEM[2120] accepted 1
 3942: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 3943: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3944: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
 3945: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=149  BUS_LOAD  MEM[2136] accepted 1
 3946:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=58  BUS_STORE MEM[1480] = 149 accepted 1
 3947:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1224] = 58 accepted 1
 3948: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3949: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 3950: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3951: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3952: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
 3953: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 3954: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3955: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3956:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1240] accepted 1
 3957:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=65  BUS_LOAD  MEM[1496] accepted 1
 3958: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=145  BUS_LOAD  MEM[2080] accepted 1
 3959: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1496  BUS_LOAD  MEM[2080] accepted 1
 3960: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3961: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 3962: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1240  BUS_LOAD  MEM[2096] accepted 1
 3963: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 3964: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 3965: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-14  BUS_LOAD  MEM[2104] accepted 1
 3966: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 3967: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 3968: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=14  BUS_LOAD  MEM[2120] accepted 1
 3969: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=126  BUS_LOAD  MEM[2120] accepted 1
 3970: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 3971: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=126  BUS_LOAD  MEM[2128] accepted 1
 3972: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=145  BUS_LOAD  MEM[2136] accepted 1
 3973:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=63  BUS_STORE MEM[1488] = 145 accepted 1
 3974:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1232] = 63 accepted 1
 3975: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 3976: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=159  BUS_LOAD  MEM[2144] accepted 1
 3977: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 3978: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 3979: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=65  BUS_LOAD  MEM[2152] accepted 1
 3980:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1496] = 159 accepted 1
 3981:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1240] = 65 accepted 1
 3982: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 3983: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1232  BUS_LOAD  MEM[2160] accepted 1
 3984: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 3985: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 3986: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 3987: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 3988: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 3989: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 3990: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 3991: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 3992:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 3993:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 3994:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=34  BUS_LOAD  MEM[1032] accepted 1
 3995: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 3996: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 3997: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 3998:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 3999: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 4000: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 4001: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 4002: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 4003: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4004: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 4005: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 4006: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4007: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4008: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 4009: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 4010: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 4011: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 4012: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 4013:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 34 accepted 1
 4014:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 4015: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4016: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 4017: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4018: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4019: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 4020: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4021: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4022: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4023:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 4024:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1296] accepted 1
 4025: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
 4026: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 4027: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4028: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4029: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 4030: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4031: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 4032: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-31  BUS_LOAD  MEM[2104] accepted 1
 4033: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4034: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4035: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=33  BUS_LOAD  MEM[2120] accepted 1
 4036: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 4037: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4038: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=4  BUS_LOAD  MEM[2128] accepted 1
 4039: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 4040:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
 4041:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 4042: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4043: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 4044: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4045: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4046: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 4047: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4048: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4049: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4050:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 4051:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1304] accepted 1
 4052: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 4053: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 4054: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4055: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4056: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 4057: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4058: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 4059: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 4060: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4061: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4062: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 4063: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 4064: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 4065: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 4066: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 4067:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1296] = 36 accepted 1
 4068:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 6 accepted 1
 4069: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4070: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 4071: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4072: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4073: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 4074: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4075: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4076: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4077:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 4078:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1312] accepted 1
 4079: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 4080: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 4081: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4082: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4083: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 4084: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4085: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 4086: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 4087: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4088: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4089: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 4090: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 4091: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 4092: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 4093: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 4094:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1304] = 48 accepted 1
 4095:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 7 accepted 1
 4096: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4097: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 4098: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4099: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4100: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 4101: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4102: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4103: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4104:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 4105:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
 4106: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 4107: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 4108: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4109: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4110: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 4111: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4112: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-2  BUS_LOAD  MEM[2104] accepted 1
 4113: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 4114: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4115: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4116: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 4117: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 4118: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 4119: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4120: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 4121:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 59 accepted 1
 4122:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
 4123: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4124: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 4125: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4126: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4127: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 4128: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4129: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4130: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4131:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 4132:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1328] accepted 1
 4133: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 4134: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 4135: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4136: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4137: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 4138: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4139: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=9  BUS_LOAD  MEM[2104] accepted 1
 4140: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 4141: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4142: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4143: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 4144: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
 4145: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 4146: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=25  BUS_LOAD  MEM[2128] accepted 1
 4147: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 4148:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1320] = 63 accepted 1
 4149:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 8 accepted 1
 4150: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4151: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 4152: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4153: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4154: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 4155: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4156: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4157: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4158:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 4159:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1336] accepted 1
 4160: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 4161: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 4162: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4163: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4164: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 4165: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4166: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 4167: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 4168: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4169: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4170: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 4171: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 4172: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 4173: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 4174: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 4175:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1328] = 74 accepted 1
 4176:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 17 accepted 1
 4177: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4178: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 4179: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4180: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4181: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4182: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4183: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4184: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4185:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 4186:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1344] accepted 1
 4187: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 4188: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 4189: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4190: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4191: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 4192: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4193: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 4194: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 4195: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4196: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4197: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 4198: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 4199: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 4200: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4201: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 4202:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1336] = 83 accepted 1
 4203:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 23 accepted 1
 4204: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4205: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 4206: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4207: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4208: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4209: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4210: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4211: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4212:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 4213:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1352] accepted 1
 4214: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 4215: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 4216: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4217: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4218: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 4219: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4220: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-20  BUS_LOAD  MEM[2104] accepted 1
 4221: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 4222: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4223: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4224: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 4225: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=20  BUS_LOAD  MEM[2120] accepted 1
 4226: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 4227: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4228: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 4229:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1344] = 88 accepted 1
 4230:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 3 accepted 1
 4231: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4232: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 4233: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4234: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4235: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4236: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4237: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4238: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4239:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 4240:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1360] accepted 1
 4241: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 4242: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 4243: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4244: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4245: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 4246: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4247: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-20  BUS_LOAD  MEM[2104] accepted 1
 4248: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-91  BUS_LOAD  MEM[2104] accepted 1
 4249: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4250: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4251: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=91  BUS_LOAD  MEM[2120] accepted 1
 4252: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=20  BUS_LOAD  MEM[2120] accepted 1
 4253: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4254: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4255: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 4256:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1352] = 0 accepted 1
 4257:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 3 accepted 1
 4258: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4259: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 4260: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4261: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4262: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4263: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4264: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4265: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4266:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 4267:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1368] accepted 1
 4268: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 4269: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 4270: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4271: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4272: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 4273: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4274: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-13  BUS_LOAD  MEM[2104] accepted 1
 4275: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 4276: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4277: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4278: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 4279: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=29  BUS_LOAD  MEM[2120] accepted 1
 4280: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 4281: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4282: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 4283:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1360] = 91 accepted 1
 4284:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 10 accepted 1
 4285: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4286: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 4287: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4288: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4289: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4290: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4291: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4292: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4293:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 4294:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1376] accepted 1
 4295: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 4296: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 4297: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4298: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4299: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 4300: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4301: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-12  BUS_LOAD  MEM[2104] accepted 1
 4302: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 4303: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4304: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4305: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=247  BUS_LOAD  MEM[2120] accepted 1
 4306: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=28  BUS_LOAD  MEM[2120] accepted 1
 4307: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=247  BUS_LOAD  MEM[2128] accepted 1
 4308: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4309: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 4310:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1368] = 126 accepted 1
 4311:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 11 accepted 1
 4312: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4313: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4314: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4315: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4316: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4317: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4318: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4319: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4320:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 4321:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1384] accepted 1
 4322: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 4323: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 4324: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4325: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4326: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 4327: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4328: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 4329: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=0  BUS_LOAD  MEM[2104] accepted 1
 4330: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4331: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4332: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=0  BUS_LOAD  MEM[2120] accepted 1
 4333: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 4334: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4335: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 4336: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 4337:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1376] = 137 accepted 1
 4338:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 23 accepted 1
 4339: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4340: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4341: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4342: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4343: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 4344: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4345: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4346: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4347:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 4348:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1392] accepted 1
 4349: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 4350: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 4351: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4352: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4353: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 4354: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4355: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 4356: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-128  BUS_LOAD  MEM[2104] accepted 1
 4357: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4358: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4359: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=128  BUS_LOAD  MEM[2120] accepted 1
 4360: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 4361: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4362: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 4363: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 4364:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1384] = 9 accepted 1
 4365:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 25 accepted 1
 4366: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4367: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4368: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4369: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4370: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 4371: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4372: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4373: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4374:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 4375:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1400] accepted 1
 4376: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 4377: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 4378: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4379: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4380: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 4381: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4382: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 4383: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-120  BUS_LOAD  MEM[2104] accepted 1
 4384: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4385: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4386: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=152  BUS_LOAD  MEM[2120] accepted 1
 4387: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 4388: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4389: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 4390: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 4391:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1392] = 17 accepted 1
 4392:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 26 accepted 1
 4393: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4394: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4395: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4396: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4397: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 4398: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4399: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4400: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4401:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 4402:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1408] accepted 1
 4403: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 4404: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 4405: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4406: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4407: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 4408: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4409: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 4410: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-107  BUS_LOAD  MEM[2104] accepted 1
 4411: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4412: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4413: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=151  BUS_LOAD  MEM[2120] accepted 1
 4414: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 4415: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4416: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 4417: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 4418:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1400] = 30 accepted 1
 4419:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 29 accepted 1
 4420: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4421: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4422: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4423: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4424: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 4425: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4426: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4427: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4428:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 4429:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1416] accepted 1
 4430: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 4431: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 4432: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4433: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4434: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 4435: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4436: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 4437: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-117  BUS_LOAD  MEM[2104] accepted 1
 4438: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4439: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4440: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=157  BUS_LOAD  MEM[2120] accepted 1
 4441: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=60  BUS_LOAD  MEM[2120] accepted 1
 4442: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4443: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=60  BUS_LOAD  MEM[2128] accepted 1
 4444: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 4445:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1408] = 20 accepted 1
 4446:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 30 accepted 1
 4447: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4448: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4449: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4450: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4451: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 4452: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4453: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4454: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4455:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 4456:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1424] accepted 1
 4457: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 4458: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 4459: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4460: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4461: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 4462: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4463: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 4464: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-118  BUS_LOAD  MEM[2104] accepted 1
 4465: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4466: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4467: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=154  BUS_LOAD  MEM[2120] accepted 1
 4468: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 4469: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4470: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 4471: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 4472:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1416] = 19 accepted 1
 4473:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 34 accepted 1
 4474: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4475: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4476: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4477: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4478: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 4479: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4480: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4481: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4482:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 4483:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1432] accepted 1
 4484: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 4485: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 4486: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4487: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4488: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 4489: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4490: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-31  BUS_LOAD  MEM[2104] accepted 1
 4491: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-93  BUS_LOAD  MEM[2104] accepted 1
 4492: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4493: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4494: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=165  BUS_LOAD  MEM[2120] accepted 1
 4495: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=33  BUS_LOAD  MEM[2120] accepted 1
 4496: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4497: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4498: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 4499:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1424] = 44 accepted 1
 4500:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 5 accepted 1
 4501: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4502: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4503: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4504: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4505: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 4506: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4507: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4508: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4509:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 4510:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1440] accepted 1
 4511: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 4512: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 4513: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4514: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4515: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 4516: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4517: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 4518: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-125  BUS_LOAD  MEM[2104] accepted 1
 4519: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4520: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4521: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=133  BUS_LOAD  MEM[2120] accepted 1
 4522: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 4523: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4524: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4525: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 4526:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1432] = 12 accepted 1
 4527:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 36 accepted 1
 4528: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4529: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4530: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4531: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4532: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 4533: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4534: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4535: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4536:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 4537:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1448] accepted 1
 4538: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 4539: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 4540: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4541: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4542: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 4543: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4544: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-36  BUS_LOAD  MEM[2104] accepted 1
 4545: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-59  BUS_LOAD  MEM[2104] accepted 1
 4546: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4547: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4548: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=199  BUS_LOAD  MEM[2120] accepted 1
 4549: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=36  BUS_LOAD  MEM[2120] accepted 1
 4550: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4551: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4552: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 4553:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1440] = 78 accepted 1
 4554:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 0 accepted 1
 4555: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4556: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 4557: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4558: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4559: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 4560: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4561: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4562: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4563:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
 4564:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1456] accepted 1
 4565: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
 4566: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
 4567: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4568: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4569: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
 4570: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4571: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-2  BUS_LOAD  MEM[2104] accepted 1
 4572: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=6  BUS_LOAD  MEM[2104] accepted 1
 4573: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4574: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4575: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 4576: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 4577: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 4578: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4579: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 4580:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1448] = 137 accepted 1
 4581:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 34 accepted 1
 4582: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4583: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 4584: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4585: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4586: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 4587: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4588: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4589: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4590:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1208] accepted 1
 4591:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=39  BUS_LOAD  MEM[1464] accepted 1
 4592: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=148  BUS_LOAD  MEM[2080] accepted 1
 4593: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1464  BUS_LOAD  MEM[2080] accepted 1
 4594: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4595: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4596: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1208  BUS_LOAD  MEM[2096] accepted 1
 4597: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4598: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 4599: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 4600: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4601: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4602: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=27  BUS_LOAD  MEM[2120] accepted 1
 4603: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 4604: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=27  BUS_LOAD  MEM[2128] accepted 1
 4605: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 4606: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=143  BUS_LOAD  MEM[2136] accepted 1
 4607:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1456] = 143 accepted 1
 4608:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1200] = 36 accepted 1
 4609: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4610: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=148  BUS_LOAD  MEM[2144] accepted 1
 4611: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4612: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4613: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 4614: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4615: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4616: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4617:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1216] accepted 1
 4618:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=40  BUS_LOAD  MEM[1472] accepted 1
 4619: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=153  BUS_LOAD  MEM[2080] accepted 1
 4620: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1472  BUS_LOAD  MEM[2080] accepted 1
 4621: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4622: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4623: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1216  BUS_LOAD  MEM[2096] accepted 1
 4624: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4625: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 4626: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 4627: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4628: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4629: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=13  BUS_LOAD  MEM[2120] accepted 1
 4630: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 4631: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=13  BUS_LOAD  MEM[2128] accepted 1
 4632: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 4633: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=148  BUS_LOAD  MEM[2136] accepted 1
 4634:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=39  BUS_STORE MEM[1464] = 148 accepted 1
 4635:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1208] = 39 accepted 1
 4636: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4637: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 4638: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4639: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4640: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 4641: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4642: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4643: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4644:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1224] accepted 1
 4645:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=58  BUS_LOAD  MEM[1480] accepted 1
 4646: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=149  BUS_LOAD  MEM[2080] accepted 1
 4647: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1480  BUS_LOAD  MEM[2080] accepted 1
 4648: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4649: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4650: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1224  BUS_LOAD  MEM[2096] accepted 1
 4651: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4652: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=18  BUS_LOAD  MEM[2104] accepted 1
 4653: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-4  BUS_LOAD  MEM[2104] accepted 1
 4654: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4655: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4656: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
 4657: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=18  BUS_LOAD  MEM[2120] accepted 1
 4658: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4659: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=18  BUS_LOAD  MEM[2128] accepted 1
 4660: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=149  BUS_LOAD  MEM[2136] accepted 1
 4661:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=40  BUS_STORE MEM[1472] = 149 accepted 1
 4662:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1216] = 40 accepted 1
 4663: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4664: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 4665: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4666: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4667: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=58  BUS_LOAD  MEM[2152] accepted 1
 4668: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4669: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4670: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4671:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1232] accepted 1
 4672:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=63  BUS_LOAD  MEM[1488] accepted 1
 4673: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=145  BUS_LOAD  MEM[2080] accepted 1
 4674: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1488  BUS_LOAD  MEM[2080] accepted 1
 4675: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4676: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4677: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1232  BUS_LOAD  MEM[2096] accepted 1
 4678: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 4679: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=5  BUS_LOAD  MEM[2104] accepted 1
 4680: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-8  BUS_LOAD  MEM[2104] accepted 1
 4681: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4682: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4683: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=8  BUS_LOAD  MEM[2120] accepted 1
 4684: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 4685: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4686: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
 4687: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=145  BUS_LOAD  MEM[2136] accepted 1
 4688:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=58  BUS_STORE MEM[1480] = 145 accepted 1
 4689:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1224] = 58 accepted 1
 4690: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4691: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=153  BUS_LOAD  MEM[2144] accepted 1
 4692: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4693: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4694: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=63  BUS_LOAD  MEM[2152] accepted 1
 4695:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1488] = 153 accepted 1
 4696:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1232] = 63 accepted 1
 4697: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 4698: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1224  BUS_LOAD  MEM[2160] accepted 1
 4699: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 4700: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 4701: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 4702: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 4703: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 4704: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 4705: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 4706: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 4707:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 4708:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 4709:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=34  BUS_LOAD  MEM[1032] accepted 1
 4710: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 4711: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4712: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 4713:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 4714: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
 4715: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 4716: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 4717: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 4718: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4719: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 4720: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-29  BUS_LOAD  MEM[2104] accepted 1
 4721: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4722: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4723: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 4724: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 4725: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4726: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 4727: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 4728:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 5 accepted 1
 4729:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 4730: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4731: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 4732: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4733: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4734: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 4735: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4736: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4737: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4738:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 4739:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1296] accepted 1
 4740: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 4741: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 4742: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4743: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4744: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 4745: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4746: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 4747: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 4748: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4749: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4750: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 4751: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 4752: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 4753: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=4  BUS_LOAD  MEM[2128] accepted 1
 4754: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 4755:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 34 accepted 1
 4756:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 4757: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4758: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 4759: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4760: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4761: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 4762: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4763: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4764: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4765:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 4766:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1304] accepted 1
 4767: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 4768: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 4769: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4770: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4771: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 4772: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4773: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 4774: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 4775: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4776: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4777: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 4778: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 4779: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 4780: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 4781: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 4782:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1296] = 36 accepted 1
 4783:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 6 accepted 1
 4784: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4785: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 4786: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4787: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4788: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 4789: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4790: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4791: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4792:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 4793:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
 4794: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 4795: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 4796: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4797: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4798: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 4799: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4800: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-1  BUS_LOAD  MEM[2104] accepted 1
 4801: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 4802: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4803: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4804: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 4805: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 4806: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 4807: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4808: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 4809:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1304] = 48 accepted 1
 4810:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 6 accepted 1
 4811: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4812: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 4813: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4814: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4815: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 4816: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4817: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4818: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4819:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 4820:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1320] accepted 1
 4821: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 4822: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 4823: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4824: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4825: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 4826: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4827: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 4828: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 4829: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4830: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4831: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 4832: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 4833: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 4834: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 4835: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 4836:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1312] = 59 accepted 1
 4837:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 7 accepted 1
 4838: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4839: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 4840: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4841: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4842: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 4843: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4844: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4845: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4846:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 4847:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1328] accepted 1
 4848: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 4849: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 4850: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4851: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4852: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 4853: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4854: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=9  BUS_LOAD  MEM[2104] accepted 1
 4855: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 4856: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4857: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4858: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 4859: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
 4860: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 4861: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=25  BUS_LOAD  MEM[2128] accepted 1
 4862: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 4863:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1320] = 63 accepted 1
 4864:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 8 accepted 1
 4865: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4866: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 4867: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4868: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4869: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 4870: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4871: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4872: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4873:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 4874:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1336] accepted 1
 4875: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 4876: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 4877: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4878: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4879: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 4880: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4881: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 4882: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 4883: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 4884: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4885: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 4886: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 4887: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 4888: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 4889: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 4890:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1328] = 74 accepted 1
 4891:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 17 accepted 1
 4892: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4893: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 4894: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4895: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4896: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4897: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4898: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4899: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4900:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 4901:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1344] accepted 1
 4902: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 4903: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 4904: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4905: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4906: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 4907: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4908: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-20  BUS_LOAD  MEM[2104] accepted 1
 4909: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 4910: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4911: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4912: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 4913: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=20  BUS_LOAD  MEM[2120] accepted 1
 4914: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 4915: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4916: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 4917:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1336] = 83 accepted 1
 4918:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 3 accepted 1
 4919: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4920: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 4921: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4922: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4923: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4924: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4925: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4926: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4927:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 4928:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1352] accepted 1
 4929: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 4930: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 4931: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4932: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4933: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 4934: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4935: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-20  BUS_LOAD  MEM[2104] accepted 1
 4936: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-88  BUS_LOAD  MEM[2104] accepted 1
 4937: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4938: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 4939: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=88  BUS_LOAD  MEM[2120] accepted 1
 4940: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=20  BUS_LOAD  MEM[2120] accepted 1
 4941: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 4942: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4943: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 4944:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1344] = 0 accepted 1
 4945:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 3 accepted 1
 4946: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4947: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 4948: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4949: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4950: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4951: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4952: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4953: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4954:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 4955:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1360] accepted 1
 4956: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 4957: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 4958: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4959: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4960: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 4961: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4962: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-13  BUS_LOAD  MEM[2104] accepted 1
 4963: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 4964: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4965: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4966: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 4967: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=29  BUS_LOAD  MEM[2120] accepted 1
 4968: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 4969: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4970: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 4971:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1352] = 88 accepted 1
 4972:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 10 accepted 1
 4973: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 4974: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 4975: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 4976: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 4977: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 4978: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 4979: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4980: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 4981:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 4982:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1368] accepted 1
 4983: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 4984: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 4985: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4986: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 4987: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 4988: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 4989: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-12  BUS_LOAD  MEM[2104] accepted 1
 4990: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 4991: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 4992: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 4993: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 4994: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=28  BUS_LOAD  MEM[2120] accepted 1
 4995: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 4996: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 4997: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 4998:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1360] = 91 accepted 1
 4999:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 11 accepted 1
 5000: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5001: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5002: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5003: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5004: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 5005: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5006: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5007: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5008:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 5009:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1376] accepted 1
 5010: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 5011: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 5012: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5013: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5014: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 5015: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5016: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 5017: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 5018: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5019: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5020: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=247  BUS_LOAD  MEM[2120] accepted 1
 5021: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 5022: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=247  BUS_LOAD  MEM[2128] accepted 1
 5023: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5024: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 5025:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1368] = 126 accepted 1
 5026:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 23 accepted 1
 5027: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5028: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5029: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5030: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5031: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 5032: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5033: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5034: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5035:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 5036:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1384] accepted 1
 5037: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 5038: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 5039: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5040: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5041: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 5042: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5043: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 5044: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-128  BUS_LOAD  MEM[2104] accepted 1
 5045: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5046: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5047: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=128  BUS_LOAD  MEM[2120] accepted 1
 5048: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 5049: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5050: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 5051: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 5052:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1376] = 9 accepted 1
 5053:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 23 accepted 1
 5054: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5055: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5056: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5057: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5058: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 5059: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5060: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5061: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5062:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 5063:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1392] accepted 1
 5064: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 5065: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 5066: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5067: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5068: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 5069: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5070: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 5071: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-120  BUS_LOAD  MEM[2104] accepted 1
 5072: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5073: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5074: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=152  BUS_LOAD  MEM[2120] accepted 1
 5075: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 5076: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5077: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 5078: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 5079:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1384] = 17 accepted 1
 5080:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 25 accepted 1
 5081: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5082: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5083: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5084: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5085: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 5086: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5087: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5088: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5089:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 5090:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1400] accepted 1
 5091: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 5092: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 5093: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5094: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5095: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 5096: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5097: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 5098: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-107  BUS_LOAD  MEM[2104] accepted 1
 5099: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5100: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5101: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=151  BUS_LOAD  MEM[2120] accepted 1
 5102: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 5103: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5104: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 5105: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 5106:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1392] = 30 accepted 1
 5107:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 26 accepted 1
 5108: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5109: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5110: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5111: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5112: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 5113: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5114: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5115: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5116:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 5117:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1408] accepted 1
 5118: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 5119: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 5120: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5121: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5122: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 5123: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5124: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 5125: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-117  BUS_LOAD  MEM[2104] accepted 1
 5126: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5127: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5128: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=157  BUS_LOAD  MEM[2120] accepted 1
 5129: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 5130: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5131: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 5132: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 5133:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1400] = 20 accepted 1
 5134:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 29 accepted 1
 5135: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5136: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5137: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5138: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5139: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 5140: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5141: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5142: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5143:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 5144:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1416] accepted 1
 5145: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 5146: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 5147: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5148: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5149: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 5150: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5151: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 5152: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-118  BUS_LOAD  MEM[2104] accepted 1
 5153: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5154: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5155: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=154  BUS_LOAD  MEM[2120] accepted 1
 5156: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=60  BUS_LOAD  MEM[2120] accepted 1
 5157: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5158: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=60  BUS_LOAD  MEM[2128] accepted 1
 5159: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 5160:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1408] = 19 accepted 1
 5161:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 30 accepted 1
 5162: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5163: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5164: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5165: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5166: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 5167: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5168: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5169: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5170:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 5171:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1424] accepted 1
 5172: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 5173: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 5174: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5175: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5176: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 5177: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5178: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-29  BUS_LOAD  MEM[2104] accepted 1
 5179: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-93  BUS_LOAD  MEM[2104] accepted 1
 5180: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 5181: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5182: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=165  BUS_LOAD  MEM[2120] accepted 1
 5183: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=39  BUS_LOAD  MEM[2120] accepted 1
 5184: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5185: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5186: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 5187:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1416] = 44 accepted 1
 5188:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 5 accepted 1
 5189: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5190: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5191: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5192: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5193: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 5194: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5195: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5196: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5197:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 5198:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1432] accepted 1
 5199: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 5200: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 5201: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5202: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5203: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 5204: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5205: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 5206: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-125  BUS_LOAD  MEM[2104] accepted 1
 5207: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5208: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5209: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=133  BUS_LOAD  MEM[2120] accepted 1
 5210: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 5211: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5212: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 5213: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 5214:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1424] = 12 accepted 1
 5215:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 34 accepted 1
 5216: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5217: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5218: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5219: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5220: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 5221: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5222: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5223: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5224:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 5225:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1440] accepted 1
 5226: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 5227: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 5228: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5229: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5230: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 5231: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5232: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-36  BUS_LOAD  MEM[2104] accepted 1
 5233: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-59  BUS_LOAD  MEM[2104] accepted 1
 5234: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 5235: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5236: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=199  BUS_LOAD  MEM[2120] accepted 1
 5237: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=36  BUS_LOAD  MEM[2120] accepted 1
 5238: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5239: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5240: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 5241:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1432] = 78 accepted 1
 5242:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 0 accepted 1
 5243: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5244: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5245: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5246: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5247: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 5248: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5249: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5250: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5251:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 5252:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1448] accepted 1
 5253: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 5254: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 5255: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5256: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5257: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 5258: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5259: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-2  BUS_LOAD  MEM[2104] accepted 1
 5260: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=0  BUS_LOAD  MEM[2104] accepted 1
 5261: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 5262: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5263: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=0  BUS_LOAD  MEM[2120] accepted 1
 5264: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 5265: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5266: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5267: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 5268:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1440] = 137 accepted 1
 5269:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 34 accepted 1
 5270: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5271: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5272: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5273: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5274: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 5275: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5276: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5277: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5278:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
 5279:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1456] accepted 1
 5280: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
 5281: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
 5282: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5283: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5284: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
 5285: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5286: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 5287: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=6  BUS_LOAD  MEM[2104] accepted 1
 5288: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5289: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5290: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 5291: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 5292: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 5293: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5294: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 5295:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1448] = 137 accepted 1
 5296:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 36 accepted 1
 5297: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5298: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 5299: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5300: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5301: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 5302: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5303: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5304: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5305:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1208] accepted 1
 5306:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=39  BUS_LOAD  MEM[1464] accepted 1
 5307: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=148  BUS_LOAD  MEM[2080] accepted 1
 5308: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1464  BUS_LOAD  MEM[2080] accepted 1
 5309: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5310: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5311: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1208  BUS_LOAD  MEM[2096] accepted 1
 5312: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5313: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 5314: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 5315: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5316: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5317: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=27  BUS_LOAD  MEM[2120] accepted 1
 5318: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 5319: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=27  BUS_LOAD  MEM[2128] accepted 1
 5320: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 5321: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=143  BUS_LOAD  MEM[2136] accepted 1
 5322:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1456] = 143 accepted 1
 5323:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1200] = 36 accepted 1
 5324: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5325: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=148  BUS_LOAD  MEM[2144] accepted 1
 5326: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5327: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5328: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 5329: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5330: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5331: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5332:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1216] accepted 1
 5333:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=40  BUS_LOAD  MEM[1472] accepted 1
 5334: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=149  BUS_LOAD  MEM[2080] accepted 1
 5335: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1472  BUS_LOAD  MEM[2080] accepted 1
 5336: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5337: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5338: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1216  BUS_LOAD  MEM[2096] accepted 1
 5339: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5340: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 5341: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=1  BUS_LOAD  MEM[2104] accepted 1
 5342: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5343: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5344: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=1  BUS_LOAD  MEM[2120] accepted 1
 5345: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 5346: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=1  BUS_LOAD  MEM[2128] accepted 1
 5347: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 5348: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=148  BUS_LOAD  MEM[2136] accepted 1
 5349:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=39  BUS_STORE MEM[1464] = 148 accepted 1
 5350:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1208] = 39 accepted 1
 5351: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5352: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=149  BUS_LOAD  MEM[2144] accepted 1
 5353: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5354: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5355: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 5356: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5357: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5358: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5359:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1224] accepted 1
 5360:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=58  BUS_LOAD  MEM[1480] accepted 1
 5361: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=145  BUS_LOAD  MEM[2080] accepted 1
 5362: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1480  BUS_LOAD  MEM[2080] accepted 1
 5363: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5364: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5365: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1224  BUS_LOAD  MEM[2096] accepted 1
 5366: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 5367: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=18  BUS_LOAD  MEM[2104] accepted 1
 5368: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-4  BUS_LOAD  MEM[2104] accepted 1
 5369: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5370: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5371: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 5372: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=18  BUS_LOAD  MEM[2120] accepted 1
 5373: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5374: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=18  BUS_LOAD  MEM[2128] accepted 1
 5375: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=145  BUS_LOAD  MEM[2136] accepted 1
 5376:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=40  BUS_STORE MEM[1472] = 145 accepted 1
 5377:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1216] = 40 accepted 1
 5378: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5379: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=149  BUS_LOAD  MEM[2144] accepted 1
 5380: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5381: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5382: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=58  BUS_LOAD  MEM[2152] accepted 1
 5383:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1480] = 149 accepted 1
 5384:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1224] = 58 accepted 1
 5385: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 5386: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1216  BUS_LOAD  MEM[2160] accepted 1
 5387: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 5388: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 5389: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 5390: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 5391: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 5392: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 5393: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 5394: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 5395:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 5396:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 5397:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=5  BUS_LOAD  MEM[1032] accepted 1
 5398: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 5399: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5400: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 5401:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 5402: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
 5403: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 5404: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 5405: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 5406: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5407: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 5408: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
 5409: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5410: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5411: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 5412: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 5413: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
 5414: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 5415: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 5416:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 5 accepted 1
 5417:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 5418: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5419: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 5420: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5421: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5422: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 5423: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5424: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5425: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5426:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 5427:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1296] accepted 1
 5428: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 5429: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 5430: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5431: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5432: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 5433: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5434: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 5435: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 5436: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5437: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5438: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 5439: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 5440: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 5441: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=4  BUS_LOAD  MEM[2128] accepted 1
 5442: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 5443:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 34 accepted 1
 5444:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 5445: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5446: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 5447: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5448: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5449: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 5450: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5451: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5452: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5453:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 5454:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1304] accepted 1
 5455: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 5456: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 5457: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5458: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5459: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 5460: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5461: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 5462: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 5463: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5464: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5465: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 5466: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 5467: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 5468: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5469: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 5470:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1296] = 36 accepted 1
 5471:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 6 accepted 1
 5472: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5473: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 5474: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5475: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5476: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 5477: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5478: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5479: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5480:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 5481:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1312] accepted 1
 5482: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 5483: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 5484: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5485: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5486: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 5487: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5488: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 5489: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 5490: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5491: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5492: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 5493: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 5494: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 5495: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 5496: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 5497:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1304] = 48 accepted 1
 5498:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 6 accepted 1
 5499: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5500: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 5501: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5502: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5503: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 5504: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5505: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5506: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5507:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 5508:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1320] accepted 1
 5509: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 5510: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 5511: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5512: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5513: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 5514: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5515: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 5516: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 5517: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5518: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5519: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 5520: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 5521: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 5522: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 5523: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 5524:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1312] = 59 accepted 1
 5525:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 7 accepted 1
 5526: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5527: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 5528: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5529: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5530: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 5531: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5532: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5533: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5534:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 5535:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1328] accepted 1
 5536: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 5537: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 5538: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5539: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5540: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 5541: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5542: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=9  BUS_LOAD  MEM[2104] accepted 1
 5543: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 5544: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5545: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5546: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 5547: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
 5548: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 5549: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=25  BUS_LOAD  MEM[2128] accepted 1
 5550: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 5551:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1320] = 63 accepted 1
 5552:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 8 accepted 1
 5553: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5554: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 5555: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5556: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5557: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 5558: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5559: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5560: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5561:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 5562:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1336] accepted 1
 5563: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 5564: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 5565: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5566: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5567: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 5568: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5569: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-14  BUS_LOAD  MEM[2104] accepted 1
 5570: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 5571: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 5572: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5573: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 5574: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=18  BUS_LOAD  MEM[2120] accepted 1
 5575: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 5576: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5577: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 5578:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1328] = 74 accepted 1
 5579:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 3 accepted 1
 5580: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5581: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 5582: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5583: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5584: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 5585: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5586: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5587: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5588:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 5589:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1344] accepted 1
 5590: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 5591: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 5592: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5593: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5594: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 5595: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5596: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-14  BUS_LOAD  MEM[2104] accepted 1
 5597: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-83  BUS_LOAD  MEM[2104] accepted 1
 5598: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 5599: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5600: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=83  BUS_LOAD  MEM[2120] accepted 1
 5601: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=18  BUS_LOAD  MEM[2120] accepted 1
 5602: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5603: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5604: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 5605:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1336] = 0 accepted 1
 5606:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 3 accepted 1
 5607: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5608: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 5609: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5610: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5611: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 5612: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5613: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5614: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5615:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 5616:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1352] accepted 1
 5617: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 5618: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 5619: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5620: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5621: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 5622: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5623: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-7  BUS_LOAD  MEM[2104] accepted 1
 5624: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 5625: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 5626: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5627: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 5628: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=27  BUS_LOAD  MEM[2120] accepted 1
 5629: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 5630: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5631: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 5632:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1344] = 83 accepted 1
 5633:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 10 accepted 1
 5634: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5635: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 5636: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5637: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5638: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 5639: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5640: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5641: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5642:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 5643:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1360] accepted 1
 5644: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 5645: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 5646: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5647: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5648: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 5649: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5650: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-6  BUS_LOAD  MEM[2104] accepted 1
 5651: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 5652: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 5653: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5654: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 5655: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 5656: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 5657: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5658: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 5659:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1352] = 88 accepted 1
 5660:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 11 accepted 1
 5661: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5662: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 5663: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5664: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5665: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 5666: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5667: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5668: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5669:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 5670:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1368] accepted 1
 5671: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 5672: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 5673: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5674: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5675: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 5676: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5677: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 5678: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 5679: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5680: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5681: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 5682: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 5683: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 5684: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 5685: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 5686:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1360] = 91 accepted 1
 5687:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 17 accepted 1
 5688: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5689: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5690: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5691: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5692: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 5693: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5694: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5695: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5696:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 5697:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1376] accepted 1
 5698: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 5699: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 5700: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5701: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5702: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 5703: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5704: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 5705: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-117  BUS_LOAD  MEM[2104] accepted 1
 5706: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5707: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5708: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=119  BUS_LOAD  MEM[2120] accepted 1
 5709: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 5710: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5711: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5712: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 5713:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1368] = 9 accepted 1
 5714:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 23 accepted 1
 5715: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5716: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5717: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5718: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5719: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 5720: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5721: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5722: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5723:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 5724:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1384] accepted 1
 5725: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 5726: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 5727: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5728: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5729: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 5730: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5731: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 5732: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-109  BUS_LOAD  MEM[2104] accepted 1
 5733: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5734: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5735: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=111  BUS_LOAD  MEM[2120] accepted 1
 5736: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 5737: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5738: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 5739: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 5740:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1376] = 17 accepted 1
 5741:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 23 accepted 1
 5742: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5743: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5744: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5745: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5746: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 5747: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5748: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5749: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5750:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 5751:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1392] accepted 1
 5752: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 5753: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 5754: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5755: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5756: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 5757: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5758: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 5759: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-96  BUS_LOAD  MEM[2104] accepted 1
 5760: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5761: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5762: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=96  BUS_LOAD  MEM[2120] accepted 1
 5763: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 5764: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5765: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 5766: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 5767:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1384] = 30 accepted 1
 5768:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 25 accepted 1
 5769: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5770: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5771: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5772: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5773: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 5774: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5775: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5776: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5777:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 5778:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1400] accepted 1
 5779: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 5780: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 5781: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5782: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5783: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 5784: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5785: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 5786: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-106  BUS_LOAD  MEM[2104] accepted 1
 5787: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5788: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5789: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=106  BUS_LOAD  MEM[2120] accepted 1
 5790: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 5791: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5792: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 5793: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 5794:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1392] = 20 accepted 1
 5795:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 26 accepted 1
 5796: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5797: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5798: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5799: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5800: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 5801: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5802: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5803: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5804:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 5805:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1408] accepted 1
 5806: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 5807: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 5808: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5809: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5810: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 5811: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5812: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 5813: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-107  BUS_LOAD  MEM[2104] accepted 1
 5814: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5815: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5816: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=109  BUS_LOAD  MEM[2120] accepted 1
 5817: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 5818: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5819: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 5820: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 5821:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1400] = 19 accepted 1
 5822:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 29 accepted 1
 5823: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5824: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5825: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5826: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5827: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 5828: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5829: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5830: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5831:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 5832:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1416] accepted 1
 5833: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 5834: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 5835: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5836: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5837: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 5838: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5839: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-25  BUS_LOAD  MEM[2104] accepted 1
 5840: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-82  BUS_LOAD  MEM[2104] accepted 1
 5841: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 5842: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5843: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=82  BUS_LOAD  MEM[2120] accepted 1
 5844: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=27  BUS_LOAD  MEM[2120] accepted 1
 5845: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5846: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5847: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 5848:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1408] = 44 accepted 1
 5849:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 5 accepted 1
 5850: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5851: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5852: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5853: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5854: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 5855: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5856: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5857: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5858:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 5859:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1424] accepted 1
 5860: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 5861: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 5862: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5863: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5864: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 5865: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5866: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 5867: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-114  BUS_LOAD  MEM[2104] accepted 1
 5868: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5869: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5870: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=114  BUS_LOAD  MEM[2120] accepted 1
 5871: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=60  BUS_LOAD  MEM[2120] accepted 1
 5872: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5873: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=60  BUS_LOAD  MEM[2128] accepted 1
 5874: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 5875:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1416] = 12 accepted 1
 5876:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 30 accepted 1
 5877: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5878: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5879: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5880: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5881: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 5882: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5883: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5884: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5885:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 5886:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1432] accepted 1
 5887: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 5888: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 5889: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5890: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5891: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 5892: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5893: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-34  BUS_LOAD  MEM[2104] accepted 1
 5894: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-48  BUS_LOAD  MEM[2104] accepted 1
 5895: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 5896: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 5897: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=48  BUS_LOAD  MEM[2120] accepted 1
 5898: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=34  BUS_LOAD  MEM[2120] accepted 1
 5899: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5900: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5901: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 5902:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1424] = 78 accepted 1
 5903:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 0 accepted 1
 5904: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5905: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 5906: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5907: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5908: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 5909: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5910: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5911: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5912:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 5913:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1440] accepted 1
 5914: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 5915: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 5916: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5917: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5918: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 5919: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5920: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 5921: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 5922: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5923: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5924: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=247  BUS_LOAD  MEM[2120] accepted 1
 5925: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 5926: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=247  BUS_LOAD  MEM[2128] accepted 1
 5927: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5928: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 5929:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1432] = 126 accepted 1
 5930:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 34 accepted 1
 5931: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5932: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5933: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5934: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5935: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 5936: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5937: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5938: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5939:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 5940:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1448] accepted 1
 5941: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 5942: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 5943: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5944: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5945: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 5946: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5947: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 5948: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=0  BUS_LOAD  MEM[2104] accepted 1
 5949: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5950: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5951: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=0  BUS_LOAD  MEM[2120] accepted 1
 5952: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 5953: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 5954: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 5955: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 5956:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1440] = 137 accepted 1
 5957:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 34 accepted 1
 5958: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5959: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 5960: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5961: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5962: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 5963: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5964: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5965: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5966:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
 5967:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1456] accepted 1
 5968: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
 5969: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
 5970: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5971: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5972: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
 5973: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 5974: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 5975: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=6  BUS_LOAD  MEM[2104] accepted 1
 5976: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 5977: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 5978: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 5979: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 5980: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 5981: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 5982: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 5983:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1448] = 137 accepted 1
 5984:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 36 accepted 1
 5985: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 5986: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 5987: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 5988: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 5989: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 5990: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 5991: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5992: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 5993:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1208] accepted 1
 5994:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=39  BUS_LOAD  MEM[1464] accepted 1
 5995: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=148  BUS_LOAD  MEM[2080] accepted 1
 5996: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1464  BUS_LOAD  MEM[2080] accepted 1
 5997: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5998: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 5999: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1208  BUS_LOAD  MEM[2096] accepted 1
 6000: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6001: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 6002: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 6003: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6004: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6005: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=27  BUS_LOAD  MEM[2120] accepted 1
 6006: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 6007: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=27  BUS_LOAD  MEM[2128] accepted 1
 6008: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 6009: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=143  BUS_LOAD  MEM[2136] accepted 1
 6010:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1456] = 143 accepted 1
 6011:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1200] = 36 accepted 1
 6012: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6013: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=148  BUS_LOAD  MEM[2144] accepted 1
 6014: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6015: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6016: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 6017: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6018: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6019: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6020:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1216] accepted 1
 6021:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=40  BUS_LOAD  MEM[1472] accepted 1
 6022: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=145  BUS_LOAD  MEM[2080] accepted 1
 6023: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1472  BUS_LOAD  MEM[2080] accepted 1
 6024: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6025: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6026: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1216  BUS_LOAD  MEM[2096] accepted 1
 6027: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 6028: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6029: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-3  BUS_LOAD  MEM[2104] accepted 1
 6030: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6031: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6032: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
 6033: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 6034: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6035: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 6036: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=145  BUS_LOAD  MEM[2136] accepted 1
 6037:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=39  BUS_STORE MEM[1464] = 145 accepted 1
 6038:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1208] = 39 accepted 1
 6039: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6040: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=148  BUS_LOAD  MEM[2144] accepted 1
 6041: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6042: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6043: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=40  BUS_LOAD  MEM[2152] accepted 1
 6044:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1472] = 148 accepted 1
 6045:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1216] = 40 accepted 1
 6046: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 6047: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1208  BUS_LOAD  MEM[2160] accepted 1
 6048: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 6049: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 6050: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 6051: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 6052: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 6053: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 6054: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 6055: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 6056:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 6057:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 6058:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=5  BUS_LOAD  MEM[1032] accepted 1
 6059: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 6060: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6061: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 6062:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 6063: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
 6064: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 6065: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 6066: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 6067: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6068: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6069: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
 6070: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6071: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6072: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 6073: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 6074: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
 6075: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 6076: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 6077:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 5 accepted 1
 6078:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 6079: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6080: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 6081: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6082: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6083: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 6084: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6085: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6086: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6087:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 6088:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1296] accepted 1
 6089: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 6090: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 6091: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6092: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6093: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 6094: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6095: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 6096: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 6097: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6098: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6099: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 6100: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 6101: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 6102: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=4  BUS_LOAD  MEM[2128] accepted 1
 6103: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 6104:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 34 accepted 1
 6105:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 6106: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6107: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 6108: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6109: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6110: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 6111: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6112: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6113: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6114:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 6115:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1304] accepted 1
 6116: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 6117: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 6118: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6119: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6120: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 6121: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6122: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 6123: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 6124: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6125: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6126: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 6127: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 6128: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 6129: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6130: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 6131:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1296] = 36 accepted 1
 6132:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 6 accepted 1
 6133: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6134: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 6135: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6136: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6137: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 6138: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6139: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6140: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6141:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 6142:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1312] accepted 1
 6143: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 6144: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 6145: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6146: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6147: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 6148: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6149: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6150: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 6151: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6152: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6153: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 6154: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 6155: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 6156: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 6157: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 6158:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1304] = 48 accepted 1
 6159:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 6 accepted 1
 6160: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6161: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 6162: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6163: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6164: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 6165: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6166: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6167: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6168:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 6169:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1320] accepted 1
 6170: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 6171: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 6172: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6173: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6174: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 6175: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6176: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6177: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 6178: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6179: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6180: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 6181: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 6182: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 6183: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 6184: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 6185:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1312] = 59 accepted 1
 6186:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 7 accepted 1
 6187: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6188: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 6189: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6190: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6191: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 6192: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6193: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6194: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6195:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 6196:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1328] accepted 1
 6197: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 6198: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 6199: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6200: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6201: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 6202: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6203: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-5  BUS_LOAD  MEM[2104] accepted 1
 6204: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 6205: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 6206: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6207: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 6208: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=11  BUS_LOAD  MEM[2120] accepted 1
 6209: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 6210: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6211: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 6212:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1320] = 63 accepted 1
 6213:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 3 accepted 1
 6214: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6215: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 6216: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6217: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6218: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 6219: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6220: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6221: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6222:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 6223:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1336] accepted 1
 6224: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 6225: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 6226: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6227: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6228: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 6229: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6230: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-5  BUS_LOAD  MEM[2104] accepted 1
 6231: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-74  BUS_LOAD  MEM[2104] accepted 1
 6232: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 6233: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6234: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=74  BUS_LOAD  MEM[2120] accepted 1
 6235: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=11  BUS_LOAD  MEM[2120] accepted 1
 6236: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6237: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6238: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 6239:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1328] = 0 accepted 1
 6240:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 3 accepted 1
 6241: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6242: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 6243: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6244: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6245: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 6246: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6247: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6248: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6249:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 6250:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1344] accepted 1
 6251: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 6252: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 6253: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6254: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6255: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 6256: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6257: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 6258: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 6259: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6260: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6261: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 6262: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
 6263: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 6264: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
 6265: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 6266:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1336] = 74 accepted 1
 6267:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 8 accepted 1
 6268: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6269: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 6270: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6271: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6272: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
 6273: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6274: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6275: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6276:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 6277:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1352] accepted 1
 6278: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 6279: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 6280: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6281: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6282: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 6283: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6284: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6285: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 6286: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6287: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6288: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 6289: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 6290: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 6291: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 6292: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 6293:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1344] = 83 accepted 1
 6294:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 10 accepted 1
 6295: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6296: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 6297: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6298: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6299: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
 6300: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6301: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6302: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6303:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 6304:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1360] accepted 1
 6305: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 6306: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 6307: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6308: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6309: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 6310: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6311: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 6312: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 6313: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6314: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6315: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 6316: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 6317: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 6318: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
 6319: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 6320:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1352] = 88 accepted 1
 6321:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 11 accepted 1
 6322: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6323: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 6324: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6325: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6326: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 6327: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6328: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6329: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6330:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 6331:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1368] accepted 1
 6332: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 6333: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 6334: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6335: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6336: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 6337: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6338: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 6339: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-82  BUS_LOAD  MEM[2104] accepted 1
 6340: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6341: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6342: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=82  BUS_LOAD  MEM[2120] accepted 1
 6343: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 6344: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6345: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 6346: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 6347:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1360] = 9 accepted 1
 6348:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 17 accepted 1
 6349: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6350: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 6351: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6352: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6353: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 6354: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6355: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6356: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6357:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 6358:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1376] accepted 1
 6359: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 6360: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 6361: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6362: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6363: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 6364: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6365: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 6366: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-74  BUS_LOAD  MEM[2104] accepted 1
 6367: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6368: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6369: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=74  BUS_LOAD  MEM[2120] accepted 1
 6370: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 6371: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6372: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6373: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 6374:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1368] = 17 accepted 1
 6375:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 23 accepted 1
 6376: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6377: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 6378: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6379: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6380: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 6381: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6382: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6383: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6384:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 6385:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1384] accepted 1
 6386: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 6387: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 6388: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6389: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6390: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 6391: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6392: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 6393: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-61  BUS_LOAD  MEM[2104] accepted 1
 6394: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6395: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6396: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=69  BUS_LOAD  MEM[2120] accepted 1
 6397: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 6398: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6399: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 6400: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 6401:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1376] = 30 accepted 1
 6402:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 23 accepted 1
 6403: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6404: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 6405: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6406: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6407: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 6408: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6409: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6410: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6411:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 6412:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1392] accepted 1
 6413: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 6414: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 6415: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6416: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6417: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 6418: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6419: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6420: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-71  BUS_LOAD  MEM[2104] accepted 1
 6421: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6422: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6423: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=79  BUS_LOAD  MEM[2120] accepted 1
 6424: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 6425: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6426: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 6427: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 6428:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1384] = 20 accepted 1
 6429:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 25 accepted 1
 6430: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6431: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 6432: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6433: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6434: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 6435: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6436: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6437: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6438:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 6439:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1400] accepted 1
 6440: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 6441: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 6442: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6443: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6444: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 6445: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6446: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 6447: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-72  BUS_LOAD  MEM[2104] accepted 1
 6448: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6449: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6450: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=72  BUS_LOAD  MEM[2120] accepted 1
 6451: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 6452: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6453: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 6454: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 6455:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1392] = 19 accepted 1
 6456:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 26 accepted 1
 6457: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6458: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 6459: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6460: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6461: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 6462: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6463: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6464: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6465:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 6466:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1408] accepted 1
 6467: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 6468: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 6469: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6470: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6471: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 6472: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6473: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-24  BUS_LOAD  MEM[2104] accepted 1
 6474: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-47  BUS_LOAD  MEM[2104] accepted 1
 6475: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 6476: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6477: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=119  BUS_LOAD  MEM[2120] accepted 1
 6478: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=24  BUS_LOAD  MEM[2120] accepted 1
 6479: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6480: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6481: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 6482:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1400] = 44 accepted 1
 6483:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 5 accepted 1
 6484: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6485: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 6486: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6487: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6488: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 6489: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6490: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6491: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6492:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 6493:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1416] accepted 1
 6494: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 6495: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 6496: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6497: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6498: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 6499: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6500: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6501: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-79  BUS_LOAD  MEM[2104] accepted 1
 6502: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6503: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6504: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=87  BUS_LOAD  MEM[2120] accepted 1
 6505: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 6506: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6507: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 6508: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 6509:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1408] = 12 accepted 1
 6510:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 29 accepted 1
 6511: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6512: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 6513: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6514: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6515: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 6516: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6517: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6518: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6519:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 6520:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1424] accepted 1
 6521: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 6522: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 6523: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6524: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6525: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 6526: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6527: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-30  BUS_LOAD  MEM[2104] accepted 1
 6528: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-13  BUS_LOAD  MEM[2104] accepted 1
 6529: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 6530: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6531: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=21  BUS_LOAD  MEM[2120] accepted 1
 6532: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=30  BUS_LOAD  MEM[2120] accepted 1
 6533: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6534: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6535: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 6536:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1416] = 78 accepted 1
 6537:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 0 accepted 1
 6538: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6539: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 6540: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6541: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6542: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 6543: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6544: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6545: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6546:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 6547:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1432] accepted 1
 6548: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 6549: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 6550: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6551: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6552: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 6553: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6554: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 6555: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 6556: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6557: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6558: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 6559: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=60  BUS_LOAD  MEM[2120] accepted 1
 6560: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 6561: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=60  BUS_LOAD  MEM[2128] accepted 1
 6562: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 6563:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1424] = 91 accepted 1
 6564:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 30 accepted 1
 6565: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6566: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 6567: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6568: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6569: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 6570: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6571: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6572: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6573:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 6574:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1440] accepted 1
 6575: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 6576: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 6577: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6578: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6579: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 6580: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6581: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 6582: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 6583: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6584: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6585: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=247  BUS_LOAD  MEM[2120] accepted 1
 6586: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 6587: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=247  BUS_LOAD  MEM[2128] accepted 1
 6588: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6589: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 6590:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1432] = 126 accepted 1
 6591:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 34 accepted 1
 6592: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6593: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 6594: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6595: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6596: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 6597: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6598: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6599: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6600:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 6601:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1448] accepted 1
 6602: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 6603: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 6604: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6605: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6606: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 6607: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6608: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 6609: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=0  BUS_LOAD  MEM[2104] accepted 1
 6610: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6611: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6612: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=0  BUS_LOAD  MEM[2120] accepted 1
 6613: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 6614: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6615: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 6616: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 6617:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1440] = 137 accepted 1
 6618:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 34 accepted 1
 6619: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6620: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 6621: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6622: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6623: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 6624: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6625: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6626: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6627:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
 6628:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1456] accepted 1
 6629: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
 6630: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
 6631: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6632: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6633: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
 6634: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6635: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 6636: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=6  BUS_LOAD  MEM[2104] accepted 1
 6637: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6638: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6639: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 6640: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 6641: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 6642: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6643: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 6644:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1448] = 137 accepted 1
 6645:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 36 accepted 1
 6646: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6647: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 6648: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6649: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6650: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 6651: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6652: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6653: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6654:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1208] accepted 1
 6655:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=39  BUS_LOAD  MEM[1464] accepted 1
 6656: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=145  BUS_LOAD  MEM[2080] accepted 1
 6657: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1464  BUS_LOAD  MEM[2080] accepted 1
 6658: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6659: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6660: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1208  BUS_LOAD  MEM[2096] accepted 1
 6661: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 6662: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 6663: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 6664: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6665: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6666: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=30  BUS_LOAD  MEM[2120] accepted 1
 6667: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 6668: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=30  BUS_LOAD  MEM[2128] accepted 1
 6669: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 6670: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=143  BUS_LOAD  MEM[2136] accepted 1
 6671:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1456] = 143 accepted 1
 6672:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1200] = 36 accepted 1
 6673: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6674: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=145  BUS_LOAD  MEM[2144] accepted 1
 6675: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6676: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6677: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=39  BUS_LOAD  MEM[2152] accepted 1
 6678:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1464] = 145 accepted 1
 6679:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1208] = 39 accepted 1
 6680: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 6681: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1200  BUS_LOAD  MEM[2160] accepted 1
 6682: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 6683: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 6684: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 6685: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 6686: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 6687: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 6688: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 6689: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 6690:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 6691:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 6692:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=5  BUS_LOAD  MEM[1032] accepted 1
 6693: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 6694: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6695: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 6696:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 6697: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
 6698: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 6699: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 6700: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 6701: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6702: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6703: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
 6704: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6705: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6706: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 6707: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 6708: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
 6709: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 6710: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 6711:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 5 accepted 1
 6712:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 6713: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6714: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 6715: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6716: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6717: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 6718: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6719: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6720: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6721:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 6722:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1296] accepted 1
 6723: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 6724: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 6725: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6726: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6727: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 6728: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6729: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 6730: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 6731: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6732: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6733: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 6734: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 6735: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 6736: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=4  BUS_LOAD  MEM[2128] accepted 1
 6737: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 6738:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 34 accepted 1
 6739:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 6740: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6741: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 6742: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6743: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6744: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 6745: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6746: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6747: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6748:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 6749:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1304] accepted 1
 6750: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 6751: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 6752: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6753: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6754: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 6755: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6756: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 6757: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 6758: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6759: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6760: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 6761: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 6762: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 6763: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6764: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 6765:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1296] = 36 accepted 1
 6766:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 6 accepted 1
 6767: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6768: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 6769: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6770: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6771: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 6772: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6773: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6774: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6775:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 6776:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1312] accepted 1
 6777: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 6778: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 6779: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6780: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6781: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 6782: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6783: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6784: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 6785: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6786: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6787: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 6788: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 6789: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 6790: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 6791: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 6792:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1304] = 48 accepted 1
 6793:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 6 accepted 1
 6794: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6795: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 6796: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6797: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6798: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 6799: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6800: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6801: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6802:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 6803:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1320] accepted 1
 6804: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 6805: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 6806: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6807: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6808: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 6809: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6810: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-4  BUS_LOAD  MEM[2104] accepted 1
 6811: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 6812: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 6813: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6814: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 6815: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 6816: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 6817: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6818: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 6819:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1312] = 59 accepted 1
 6820:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 3 accepted 1
 6821: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6822: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 6823: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6824: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6825: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 6826: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6827: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6828: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6829:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 6830:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1328] accepted 1
 6831: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 6832: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 6833: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6834: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6835: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 6836: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6837: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-4  BUS_LOAD  MEM[2104] accepted 1
 6838: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-63  BUS_LOAD  MEM[2104] accepted 1
 6839: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 6840: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6841: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=63  BUS_LOAD  MEM[2120] accepted 1
 6842: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 6843: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6844: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 6845: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 6846:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1320] = 0 accepted 1
 6847:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 3 accepted 1
 6848: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6849: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 6850: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6851: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6852: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 6853: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6854: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6855: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6856:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 6857:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1336] accepted 1
 6858: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 6859: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 6860: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6861: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6862: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 6863: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6864: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6865: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 6866: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6867: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6868: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 6869: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 6870: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 6871: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 6872: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 6873:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1328] = 63 accepted 1
 6874:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 7 accepted 1
 6875: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6876: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 6877: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6878: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6879: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 6880: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6881: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6882: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6883:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 6884:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1344] accepted 1
 6885: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 6886: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 6887: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6888: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6889: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 6890: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6891: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 6892: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 6893: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6894: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6895: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 6896: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
 6897: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 6898: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
 6899: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 6900:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1336] = 74 accepted 1
 6901:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 8 accepted 1
 6902: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6903: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 6904: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6905: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6906: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
 6907: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6908: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6909: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6910:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 6911:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1352] accepted 1
 6912: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 6913: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 6914: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6915: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6916: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 6917: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6918: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 6919: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 6920: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6921: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 6922: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 6923: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 6924: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 6925: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 6926: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 6927:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1344] = 83 accepted 1
 6928:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 10 accepted 1
 6929: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6930: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 6931: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6932: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6933: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
 6934: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6935: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6936: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6937:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 6938:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1360] accepted 1
 6939: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 6940: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 6941: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6942: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6943: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 6944: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6945: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 6946: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-79  BUS_LOAD  MEM[2104] accepted 1
 6947: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6948: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6949: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=81  BUS_LOAD  MEM[2120] accepted 1
 6950: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 6951: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6952: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
 6953: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 6954:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1352] = 9 accepted 1
 6955:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 11 accepted 1
 6956: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6957: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 6958: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6959: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6960: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 6961: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6962: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6963: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6964:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 6965:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1368] accepted 1
 6966: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 6967: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 6968: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6969: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6970: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 6971: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6972: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 6973: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-71  BUS_LOAD  MEM[2104] accepted 1
 6974: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 6975: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 6976: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=73  BUS_LOAD  MEM[2120] accepted 1
 6977: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 6978: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 6979: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 6980: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 6981:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1360] = 17 accepted 1
 6982:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 17 accepted 1
 6983: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 6984: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 6985: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 6986: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 6987: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 6988: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 6989: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6990: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 6991:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 6992:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1376] accepted 1
 6993: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 6994: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 6995: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6996: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 6997: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 6998: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 6999: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 7000: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-58  BUS_LOAD  MEM[2104] accepted 1
 7001: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7002: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7003: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=70  BUS_LOAD  MEM[2120] accepted 1
 7004: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 7005: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7006: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7007: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 7008:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1368] = 30 accepted 1
 7009:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 23 accepted 1
 7010: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7011: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 7012: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7013: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7014: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 7015: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7016: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7017: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7018:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 7019:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1384] accepted 1
 7020: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 7021: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 7022: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7023: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7024: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 7025: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7026: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 7027: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-68  BUS_LOAD  MEM[2104] accepted 1
 7028: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7029: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7030: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=76  BUS_LOAD  MEM[2120] accepted 1
 7031: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 7032: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7033: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 7034: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 7035:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1376] = 20 accepted 1
 7036:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 23 accepted 1
 7037: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7038: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 7039: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7040: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7041: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 7042: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7043: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7044: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7045:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 7046:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1392] accepted 1
 7047: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 7048: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 7049: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7050: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7051: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 7052: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7053: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 7054: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-69  BUS_LOAD  MEM[2104] accepted 1
 7055: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7056: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7057: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=75  BUS_LOAD  MEM[2120] accepted 1
 7058: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 7059: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7060: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 7061: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 7062:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1384] = 19 accepted 1
 7063:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 25 accepted 1
 7064: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7065: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 7066: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7067: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7068: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 7069: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7070: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7071: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7072:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 7073:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1400] accepted 1
 7074: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 7075: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 7076: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7077: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7078: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 7079: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7080: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-21  BUS_LOAD  MEM[2104] accepted 1
 7081: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-44  BUS_LOAD  MEM[2104] accepted 1
 7082: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 7083: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7084: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=116  BUS_LOAD  MEM[2120] accepted 1
 7085: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=31  BUS_LOAD  MEM[2120] accepted 1
 7086: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7087: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7088: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 7089:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1392] = 44 accepted 1
 7090:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 5 accepted 1
 7091: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7092: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 7093: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7094: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7095: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 7096: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7097: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7098: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7099:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 7100:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1408] accepted 1
 7101: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 7102: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 7103: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7104: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7105: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 7106: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7107: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 7108: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-76  BUS_LOAD  MEM[2104] accepted 1
 7109: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7110: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7111: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=84  BUS_LOAD  MEM[2120] accepted 1
 7112: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 7113: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7114: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 7115: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 7116:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1400] = 12 accepted 1
 7117:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 26 accepted 1
 7118: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7119: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 7120: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7121: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7122: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 7123: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7124: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7125: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7126:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 7127:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1416] accepted 1
 7128: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 7129: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 7130: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7131: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7132: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 7133: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7134: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-29  BUS_LOAD  MEM[2104] accepted 1
 7135: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-10  BUS_LOAD  MEM[2104] accepted 1
 7136: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 7137: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7138: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=22  BUS_LOAD  MEM[2120] accepted 1
 7139: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=29  BUS_LOAD  MEM[2120] accepted 1
 7140: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7141: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7142: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 7143:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1408] = 78 accepted 1
 7144:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 0 accepted 1
 7145: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7146: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 7147: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7148: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7149: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 7150: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7151: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7152: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7153:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 7154:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1424] accepted 1
 7155: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 7156: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 7157: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7158: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7159: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 7160: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7161: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 7162: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 7163: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7164: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7165: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 7166: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 7167: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 7168: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 7169: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 7170:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1416] = 88 accepted 1
 7171:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 29 accepted 1
 7172: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7173: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 7174: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7175: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7176: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 7177: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7178: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7179: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7180:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 7181:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1432] accepted 1
 7182: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 7183: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 7184: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7185: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7186: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 7187: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7188: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 7189: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 7190: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7191: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7192: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 7193: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=60  BUS_LOAD  MEM[2120] accepted 1
 7194: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 7195: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=60  BUS_LOAD  MEM[2128] accepted 1
 7196: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 7197:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1424] = 91 accepted 1
 7198:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 30 accepted 1
 7199: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7200: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 7201: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7202: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7203: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 7204: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7205: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7206: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7207:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 7208:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1440] accepted 1
 7209: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 7210: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 7211: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7212: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7213: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 7214: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7215: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 7216: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 7217: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7218: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7219: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=247  BUS_LOAD  MEM[2120] accepted 1
 7220: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 7221: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=247  BUS_LOAD  MEM[2128] accepted 1
 7222: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7223: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 7224:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1432] = 126 accepted 1
 7225:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 34 accepted 1
 7226: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7227: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 7228: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7229: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7230: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 7231: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7232: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7233: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7234:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 7235:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1448] accepted 1
 7236: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 7237: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 7238: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7239: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7240: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 7241: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7242: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 7243: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=0  BUS_LOAD  MEM[2104] accepted 1
 7244: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7245: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7246: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=0  BUS_LOAD  MEM[2120] accepted 1
 7247: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 7248: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7249: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 7250: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 7251:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1440] = 137 accepted 1
 7252:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 34 accepted 1
 7253: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7254: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 7255: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7256: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7257: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 7258: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7259: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7260: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7261:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
 7262:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1456] accepted 1
 7263: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=143  BUS_LOAD  MEM[2080] accepted 1
 7264: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1456  BUS_LOAD  MEM[2080] accepted 1
 7265: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7266: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7267: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1200  BUS_LOAD  MEM[2096] accepted 1
 7268: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 7269: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 7270: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=6  BUS_LOAD  MEM[2104] accepted 1
 7271: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7272: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7273: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 7274: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 7275: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 7276: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7277: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 7278:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=36  BUS_STORE MEM[1448] = 137 accepted 1
 7279:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1192] = 36 accepted 1
 7280: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7281: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=143  BUS_LOAD  MEM[2144] accepted 1
 7282: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7283: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7284: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 7285:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1456] = 143 accepted 1
 7286:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1200] = 36 accepted 1
 7287: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 7288: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1192  BUS_LOAD  MEM[2160] accepted 1
 7289: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 7290: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 7291: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 7292: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 7293: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 7294: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 7295: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 7296: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 7297:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 7298:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 7299:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=5  BUS_LOAD  MEM[1032] accepted 1
 7300: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 7301: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7302: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 7303:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 7304: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
 7305: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 7306: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 7307: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 7308: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7309: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 7310: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
 7311: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7312: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7313: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 7314: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 7315: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
 7316: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 7317: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 7318:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 5 accepted 1
 7319:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 7320: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7321: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 7322: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7323: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7324: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 7325: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7326: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7327: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7328:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 7329:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1296] accepted 1
 7330: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 7331: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 7332: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7333: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7334: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 7335: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7336: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 7337: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 7338: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7339: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7340: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 7341: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 7342: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 7343: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=4  BUS_LOAD  MEM[2128] accepted 1
 7344: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 7345:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 34 accepted 1
 7346:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 7347: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7348: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 7349: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7350: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7351: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 7352: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7353: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7354: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7355:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 7356:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1304] accepted 1
 7357: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 7358: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 7359: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7360: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7361: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 7362: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7363: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 7364: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 7365: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7366: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7367: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 7368: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 7369: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 7370: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7371: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 7372:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1296] = 36 accepted 1
 7373:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 6 accepted 1
 7374: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7375: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 7376: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7377: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7378: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 7379: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7380: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7381: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7382:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 7383:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1312] accepted 1
 7384: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 7385: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 7386: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7387: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7388: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 7389: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7390: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
 7391: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 7392: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 7393: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7394: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 7395: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 7396: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 7397: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7398: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 7399:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 48 accepted 1
 7400:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
 7401: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7402: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 7403: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7404: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7405: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 7406: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7407: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7408: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7409:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 7410:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1320] accepted 1
 7411: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 7412: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 7413: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7414: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7415: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 7416: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7417: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
 7418: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-59  BUS_LOAD  MEM[2104] accepted 1
 7419: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 7420: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7421: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=59  BUS_LOAD  MEM[2120] accepted 1
 7422: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 7423: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7424: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7425: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 7426:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1312] = 0 accepted 1
 7427:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 3 accepted 1
 7428: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7429: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 7430: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7431: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7432: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 7433: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7434: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7435: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7436:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 7437:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1328] accepted 1
 7438: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 7439: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 7440: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7441: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7442: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 7443: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7444: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 7445: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 7446: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7447: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7448: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 7449: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 7450: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 7451: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 7452: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 7453:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 59 accepted 1
 7454:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
 7455: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7456: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 7457: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7458: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7459: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 7460: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7461: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7462: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7463:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 7464:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1336] accepted 1
 7465: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 7466: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 7467: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7468: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7469: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 7470: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7471: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 7472: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 7473: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7474: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7475: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 7476: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 7477: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 7478: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 7479: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 7480:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1328] = 63 accepted 1
 7481:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 7 accepted 1
 7482: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7483: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 7484: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7485: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7486: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 7487: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7488: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7489: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7490:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 7491:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1344] accepted 1
 7492: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 7493: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 7494: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7495: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7496: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 7497: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7498: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 7499: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=9  BUS_LOAD  MEM[2104] accepted 1
 7500: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7501: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7502: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=25  BUS_LOAD  MEM[2120] accepted 1
 7503: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
 7504: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=25  BUS_LOAD  MEM[2128] accepted 1
 7505: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
 7506: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 7507:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1336] = 74 accepted 1
 7508:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 8 accepted 1
 7509: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7510: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 7511: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7512: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7513: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
 7514: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7515: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7516: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7517:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 7518:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1352] accepted 1
 7519: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 7520: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 7521: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7522: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7523: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 7524: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7525: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 7526: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-74  BUS_LOAD  MEM[2104] accepted 1
 7527: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7528: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7529: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=90  BUS_LOAD  MEM[2120] accepted 1
 7530: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 7531: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7532: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 7533: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 7534:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1344] = 9 accepted 1
 7535:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 10 accepted 1
 7536: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7537: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 7538: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7539: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7540: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
 7541: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7542: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7543: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7544:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 7545:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1360] accepted 1
 7546: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 7547: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 7548: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7549: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7550: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 7551: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7552: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 7553: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-66  BUS_LOAD  MEM[2104] accepted 1
 7554: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7555: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7556: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=66  BUS_LOAD  MEM[2120] accepted 1
 7557: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 7558: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7559: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
 7560: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 7561:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1352] = 17 accepted 1
 7562:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 11 accepted 1
 7563: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7564: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 7565: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7566: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7567: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 7568: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7569: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7570: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7571:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 7572:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1368] accepted 1
 7573: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 7574: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 7575: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7576: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7577: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 7578: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7579: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 7580: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-53  BUS_LOAD  MEM[2104] accepted 1
 7581: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7582: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7583: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=77  BUS_LOAD  MEM[2120] accepted 1
 7584: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 7585: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7586: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 7587: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 7588:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1360] = 30 accepted 1
 7589:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 17 accepted 1
 7590: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7591: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 7592: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7593: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7594: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 7595: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7596: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7597: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7598:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 7599:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1376] accepted 1
 7600: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 7601: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 7602: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7603: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7604: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 7605: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7606: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 7607: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-63  BUS_LOAD  MEM[2104] accepted 1
 7608: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7609: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7610: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=71  BUS_LOAD  MEM[2120] accepted 1
 7611: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 7612: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7613: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7614: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 7615:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1368] = 20 accepted 1
 7616:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 23 accepted 1
 7617: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7618: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 7619: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7620: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7621: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 7622: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7623: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7624: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7625:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 7626:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1384] accepted 1
 7627: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 7628: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 7629: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7630: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7631: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 7632: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7633: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 7634: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-64  BUS_LOAD  MEM[2104] accepted 1
 7635: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7636: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7637: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=64  BUS_LOAD  MEM[2120] accepted 1
 7638: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 7639: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7640: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 7641: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 7642:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1376] = 19 accepted 1
 7643:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 23 accepted 1
 7644: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7645: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 7646: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7647: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7648: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 7649: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7650: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7651: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7652:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 7653:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1392] accepted 1
 7654: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 7655: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 7656: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7657: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7658: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 7659: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7660: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-20  BUS_LOAD  MEM[2104] accepted 1
 7661: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-39  BUS_LOAD  MEM[2104] accepted 1
 7662: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 7663: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7664: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=127  BUS_LOAD  MEM[2120] accepted 1
 7665: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=28  BUS_LOAD  MEM[2120] accepted 1
 7666: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7667: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7668: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 7669:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1384] = 44 accepted 1
 7670:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 5 accepted 1
 7671: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7672: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 7673: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7674: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7675: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 7676: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7677: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7678: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7679:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 7680:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1400] accepted 1
 7681: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 7682: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 7683: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7684: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7685: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 7686: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7687: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 7688: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-71  BUS_LOAD  MEM[2104] accepted 1
 7689: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7690: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7691: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=95  BUS_LOAD  MEM[2120] accepted 1
 7692: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 7693: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7694: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 7695: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 7696:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1392] = 12 accepted 1
 7697:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 25 accepted 1
 7698: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7699: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 7700: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7701: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7702: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 7703: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7704: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7705: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7706:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 7707:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1408] accepted 1
 7708: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 7709: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 7710: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7711: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7712: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 7713: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7714: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-26  BUS_LOAD  MEM[2104] accepted 1
 7715: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-5  BUS_LOAD  MEM[2104] accepted 1
 7716: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 7717: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7718: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
 7719: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 7720: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7721: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7722: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 7723:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1400] = 78 accepted 1
 7724:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 0 accepted 1
 7725: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7726: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 7727: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7728: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7729: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 7730: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7731: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7732: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7733:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 7734:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1416] accepted 1
 7735: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 7736: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 7737: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7738: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7739: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 7740: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7741: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 7742: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 7743: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7744: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7745: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 7746: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 7747: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 7748: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 7749: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 7750:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1408] = 83 accepted 1
 7751:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 26 accepted 1
 7752: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7753: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 7754: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7755: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7756: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 7757: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7758: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7759: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7760:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 7761:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1424] accepted 1
 7762: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 7763: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 7764: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7765: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7766: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 7767: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7768: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 7769: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 7770: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7771: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7772: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 7773: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 7774: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 7775: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 7776: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 7777:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1416] = 88 accepted 1
 7778:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 29 accepted 1
 7779: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7780: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 7781: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7782: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7783: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 7784: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7785: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7786: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7787:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 7788:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1432] accepted 1
 7789: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 7790: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 7791: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7792: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7793: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 7794: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7795: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 7796: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 7797: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7798: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7799: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 7800: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=60  BUS_LOAD  MEM[2120] accepted 1
 7801: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 7802: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=60  BUS_LOAD  MEM[2128] accepted 1
 7803: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 7804:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1424] = 91 accepted 1
 7805:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 30 accepted 1
 7806: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7807: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 7808: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7809: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7810: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 7811: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7812: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7813: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7814:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 7815:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1440] accepted 1
 7816: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 7817: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 7818: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7819: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7820: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 7821: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7822: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 7823: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 7824: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7825: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7826: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=247  BUS_LOAD  MEM[2120] accepted 1
 7827: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 7828: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=247  BUS_LOAD  MEM[2128] accepted 1
 7829: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7830: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 7831:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1432] = 126 accepted 1
 7832:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 34 accepted 1
 7833: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7834: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 7835: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7836: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7837: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 7838: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7839: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7840: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7841:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
 7842:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=36  BUS_LOAD  MEM[1448] accepted 1
 7843: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 7844: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1448  BUS_LOAD  MEM[2080] accepted 1
 7845: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7846: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7847: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1192  BUS_LOAD  MEM[2096] accepted 1
 7848: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 7849: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 7850: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=0  BUS_LOAD  MEM[2104] accepted 1
 7851: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7852: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7853: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=0  BUS_LOAD  MEM[2120] accepted 1
 7854: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 7855: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7856: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 7857: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=137  BUS_LOAD  MEM[2136] accepted 1
 7858:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1440] = 137 accepted 1
 7859:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1184] = 34 accepted 1
 7860: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7861: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 7862: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7863: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7864: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=36  BUS_LOAD  MEM[2152] accepted 1
 7865:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1448] = 137 accepted 1
 7866:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1192] = 36 accepted 1
 7867: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 7868: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1184  BUS_LOAD  MEM[2160] accepted 1
 7869: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 7870: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 7871: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 7872: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 7873: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 7874: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 7875: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 7876: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 7877:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 7878:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 7879:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=5  BUS_LOAD  MEM[1032] accepted 1
 7880: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 7881: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7882: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 7883:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 7884: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
 7885: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 7886: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 7887: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 7888: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7889: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 7890: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
 7891: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7892: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7893: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 7894: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 7895: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
 7896: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 7897: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 7898:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 5 accepted 1
 7899:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 7900: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7901: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 7902: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7903: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7904: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 7905: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7906: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7907: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7908:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 7909:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1296] accepted 1
 7910: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 7911: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 7912: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7913: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7914: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 7915: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7916: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 7917: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 7918: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 7919: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7920: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 7921: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=4  BUS_LOAD  MEM[2120] accepted 1
 7922: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 7923: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=4  BUS_LOAD  MEM[2128] accepted 1
 7924: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 7925:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 34 accepted 1
 7926:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 7927: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7928: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 7929: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7930: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7931: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 7932: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7933: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7934: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7935:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 7936:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
 7937: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 7938: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 7939: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7940: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7941: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 7942: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7943: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
 7944: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 7945: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 7946: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 7947: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 7948: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 7949: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 7950: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7951: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 7952:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 36 accepted 1
 7953:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
 7954: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7955: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 7956: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7957: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7958: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 7959: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7960: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7961: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7962:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 7963:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1312] accepted 1
 7964: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 7965: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 7966: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7967: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7968: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 7969: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7970: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
 7971: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-48  BUS_LOAD  MEM[2104] accepted 1
 7972: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 7973: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 7974: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=48  BUS_LOAD  MEM[2120] accepted 1
 7975: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 7976: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 7977: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 7978: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 7979:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 0 accepted 1
 7980:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
 7981: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 7982: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 7983: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 7984: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 7985: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 7986: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 7987: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7988: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 7989:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 7990:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
 7991: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 7992: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 7993: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7994: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 7995: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 7996: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 7997: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 7998: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 7999: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8000: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8001: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 8002: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 8003: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 8004: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8005: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 8006:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 48 accepted 1
 8007:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
 8008: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8009: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 8010: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8011: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8012: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 8013: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8014: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8015: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8016:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 8017:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1328] accepted 1
 8018: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 8019: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 8020: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8021: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8022: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 8023: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8024: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8025: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 8026: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8027: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8028: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 8029: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 8030: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 8031: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 8032: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 8033:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 59 accepted 1
 8034:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
 8035: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8036: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 8037: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8038: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8039: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 8040: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8041: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8042: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8043:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 8044:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1336] accepted 1
 8045: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 8046: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 8047: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8048: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8049: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 8050: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8051: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8052: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 8053: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8054: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8055: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 8056: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 8057: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 8058: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 8059: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 8060:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1328] = 63 accepted 1
 8061:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 7 accepted 1
 8062: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8063: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 8064: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8065: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8066: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 8067: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8068: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8069: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8070:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 8071:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1344] accepted 1
 8072: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 8073: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 8074: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8075: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8076: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 8077: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8078: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 8079: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-65  BUS_LOAD  MEM[2104] accepted 1
 8080: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8081: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8082: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=67  BUS_LOAD  MEM[2120] accepted 1
 8083: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
 8084: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8085: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
 8086: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 8087:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1336] = 9 accepted 1
 8088:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 8 accepted 1
 8089: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8090: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 8091: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8092: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8093: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
 8094: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8095: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8096: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8097:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 8098:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1352] accepted 1
 8099: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 8100: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 8101: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8102: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8103: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 8104: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8105: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8106: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-57  BUS_LOAD  MEM[2104] accepted 1
 8107: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8108: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8109: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=91  BUS_LOAD  MEM[2120] accepted 1
 8110: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 8111: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8112: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 8113: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 8114:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1344] = 17 accepted 1
 8115:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 10 accepted 1
 8116: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8117: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 8118: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8119: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8120: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
 8121: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8122: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8123: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8124:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 8125:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1360] accepted 1
 8126: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 8127: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 8128: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8129: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8130: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 8131: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8132: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 8133: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-44  BUS_LOAD  MEM[2104] accepted 1
 8134: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8135: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8136: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=84  BUS_LOAD  MEM[2120] accepted 1
 8137: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 8138: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8139: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
 8140: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 8141:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1352] = 30 accepted 1
 8142:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 11 accepted 1
 8143: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8144: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 8145: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8146: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8147: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 8148: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8149: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8150: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8151:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 8152:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1368] accepted 1
 8153: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 8154: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 8155: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8156: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8157: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 8158: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8159: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 8160: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-54  BUS_LOAD  MEM[2104] accepted 1
 8161: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8162: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8163: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=94  BUS_LOAD  MEM[2120] accepted 1
 8164: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 8165: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8166: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 8167: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 8168:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1360] = 20 accepted 1
 8169:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 17 accepted 1
 8170: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8171: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 8172: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8173: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8174: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 8175: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8176: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8177: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8178:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 8179:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1376] accepted 1
 8180: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 8181: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 8182: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8183: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8184: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 8185: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8186: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 8187: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-55  BUS_LOAD  MEM[2104] accepted 1
 8188: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8189: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8190: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=89  BUS_LOAD  MEM[2120] accepted 1
 8191: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 8192: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8193: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8194: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 8195:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1368] = 19 accepted 1
 8196:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 23 accepted 1
 8197: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8198: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 8199: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8200: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8201: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 8202: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8203: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8204: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8205:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 8206:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1384] accepted 1
 8207: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 8208: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 8209: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8210: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8211: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 8212: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8213: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-18  BUS_LOAD  MEM[2104] accepted 1
 8214: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-30  BUS_LOAD  MEM[2104] accepted 1
 8215: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 8216: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8217: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=102  BUS_LOAD  MEM[2120] accepted 1
 8218: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=18  BUS_LOAD  MEM[2120] accepted 1
 8219: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8220: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8221: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 8222:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1376] = 44 accepted 1
 8223:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 5 accepted 1
 8224: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8225: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 8226: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8227: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8228: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 8229: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8230: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8231: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8232:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 8233:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1392] accepted 1
 8234: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 8235: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 8236: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8237: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8238: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 8239: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8240: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 8241: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-62  BUS_LOAD  MEM[2104] accepted 1
 8242: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8243: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8244: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=70  BUS_LOAD  MEM[2120] accepted 1
 8245: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 8246: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8247: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 8248: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 8249:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1384] = 12 accepted 1
 8250:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 23 accepted 1
 8251: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8252: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 8253: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8254: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8255: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 8256: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8257: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8258: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8259:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 8260:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1400] accepted 1
 8261: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 8262: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 8263: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8264: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8265: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 8266: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8267: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-25  BUS_LOAD  MEM[2104] accepted 1
 8268: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 8269: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 8270: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8271: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 8272: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=25  BUS_LOAD  MEM[2120] accepted 1
 8273: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 8274: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8275: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 8276:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1392] = 74 accepted 1
 8277:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 0 accepted 1
 8278: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8279: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=78  BUS_LOAD  MEM[2144] accepted 1
 8280: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8281: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8282: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 8283: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8284: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8285: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8286:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 8287:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1408] accepted 1
 8288: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 8289: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 8290: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8291: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8292: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 8293: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8294: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8295: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 8296: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8297: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8298: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
 8299: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 8300: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
 8301: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 8302: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 8303:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1400] = 78 accepted 1
 8304:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 25 accepted 1
 8305: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8306: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 8307: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8308: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8309: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 8310: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8311: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8312: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8313:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 8314:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1416] accepted 1
 8315: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 8316: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 8317: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8318: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8319: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 8320: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8321: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 8322: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 8323: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8324: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8325: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 8326: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 8327: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 8328: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 8329: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 8330:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1408] = 83 accepted 1
 8331:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 26 accepted 1
 8332: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8333: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 8334: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8335: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8336: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 8337: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8338: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8339: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8340:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 8341:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1424] accepted 1
 8342: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 8343: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 8344: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8345: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8346: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 8347: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8348: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8349: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 8350: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8351: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8352: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 8353: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 8354: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 8355: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 8356: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 8357:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1416] = 88 accepted 1
 8358:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 29 accepted 1
 8359: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8360: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 8361: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8362: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8363: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 8364: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8365: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8366: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8367:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 8368:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1432] accepted 1
 8369: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 8370: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 8371: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8372: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8373: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 8374: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8375: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 8376: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 8377: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8378: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8379: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 8380: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=60  BUS_LOAD  MEM[2120] accepted 1
 8381: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 8382: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=60  BUS_LOAD  MEM[2128] accepted 1
 8383: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 8384:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1424] = 91 accepted 1
 8385:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 30 accepted 1
 8386: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8387: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 8388: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8389: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8390: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 8391: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8392: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8393: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8394:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
 8395:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1440] accepted 1
 8396: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=137  BUS_LOAD  MEM[2080] accepted 1
 8397: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1440  BUS_LOAD  MEM[2080] accepted 1
 8398: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8399: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8400: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1184  BUS_LOAD  MEM[2096] accepted 1
 8401: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 8402: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 8403: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 8404: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8405: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8406: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=247  BUS_LOAD  MEM[2120] accepted 1
 8407: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 8408: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=247  BUS_LOAD  MEM[2128] accepted 1
 8409: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8410: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=126  BUS_LOAD  MEM[2136] accepted 1
 8411:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=34  BUS_STORE MEM[1432] = 126 accepted 1
 8412:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1176] = 34 accepted 1
 8413: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8414: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=137  BUS_LOAD  MEM[2144] accepted 1
 8415: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8416: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8417: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 8418:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1440] = 137 accepted 1
 8419:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1184] = 34 accepted 1
 8420: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 8421: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1176  BUS_LOAD  MEM[2160] accepted 1
 8422: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 8423: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 8424: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 8425: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 8426: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 8427: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 8428: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 8429: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 8430:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 8431:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 8432:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=5  BUS_LOAD  MEM[1032] accepted 1
 8433: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 8434: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8435: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 8436:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 8437: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
 8438: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 8439: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 8440: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 8441: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8442: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8443: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
 8444: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8445: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8446: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 8447: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 8448: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
 8449: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 8450: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 8451:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 5 accepted 1
 8452:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 8453: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8454: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 8455: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8456: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8457: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 8458: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8459: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8460: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8461:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 8462:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
 8463: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 8464: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 8465: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8466: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8467: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 8468: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8469: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8470: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 8471: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8472: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8473: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 8474: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 8475: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 8476: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 8477: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 8478:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 34 accepted 1
 8479:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 8480: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8481: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 8482: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8483: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8484: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
 8485: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8486: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8487: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8488:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 8489:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
 8490: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 8491: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 8492: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8493: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8494: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 8495: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8496: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 8497: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-36  BUS_LOAD  MEM[2104] accepted 1
 8498: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8499: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8500: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=36  BUS_LOAD  MEM[2120] accepted 1
 8501: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 8502: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8503: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8504: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 8505:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 0 accepted 1
 8506:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
 8507: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8508: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 8509: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8510: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8511: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
 8512: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8513: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8514: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8515:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 8516:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
 8517: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 8518: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 8519: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8520: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8521: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 8522: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8523: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 8524: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 8525: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8526: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8527: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 8528: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 8529: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 8530: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
 8531: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 8532:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 36 accepted 1
 8533:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
 8534: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8535: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 8536: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8537: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8538: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 8539: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8540: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8541: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8542:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 8543:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
 8544: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 8545: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 8546: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8547: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8548: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 8549: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8550: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 8551: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 8552: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8553: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8554: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 8555: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 8556: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 8557: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8558: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 8559:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 48 accepted 1
 8560:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
 8561: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8562: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 8563: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8564: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8565: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 8566: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8567: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8568: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8569:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 8570:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1328] accepted 1
 8571: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 8572: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 8573: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8574: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8575: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 8576: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8577: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8578: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 8579: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8580: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8581: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 8582: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 8583: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 8584: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 8585: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 8586:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 59 accepted 1
 8587:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
 8588: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8589: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 8590: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8591: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8592: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 8593: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8594: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8595: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8596:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 8597:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1336] accepted 1
 8598: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 8599: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 8600: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8601: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8602: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 8603: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8604: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8605: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-54  BUS_LOAD  MEM[2104] accepted 1
 8606: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8607: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8608: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=54  BUS_LOAD  MEM[2120] accepted 1
 8609: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 8610: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8611: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 8612: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 8613:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1328] = 9 accepted 1
 8614:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 7 accepted 1
 8615: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8616: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 8617: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8618: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8619: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 8620: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8621: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8622: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8623:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 8624:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1344] accepted 1
 8625: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 8626: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 8627: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8628: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8629: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 8630: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8631: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 8632: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-46  BUS_LOAD  MEM[2104] accepted 1
 8633: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8634: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8635: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=46  BUS_LOAD  MEM[2120] accepted 1
 8636: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
 8637: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8638: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
 8639: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 8640:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1336] = 17 accepted 1
 8641:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 8 accepted 1
 8642: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8643: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 8644: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8645: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8646: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
 8647: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8648: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8649: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8650:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 8651:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1352] accepted 1
 8652: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 8653: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 8654: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8655: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8656: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 8657: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8658: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8659: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-33  BUS_LOAD  MEM[2104] accepted 1
 8660: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8661: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8662: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=33  BUS_LOAD  MEM[2120] accepted 1
 8663: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 8664: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8665: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 8666: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 8667:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1344] = 30 accepted 1
 8668:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 10 accepted 1
 8669: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8670: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 8671: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8672: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8673: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
 8674: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8675: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8676: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8677:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 8678:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1360] accepted 1
 8679: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 8680: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 8681: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8682: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8683: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 8684: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8685: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 8686: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-43  BUS_LOAD  MEM[2104] accepted 1
 8687: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8688: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8689: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=43  BUS_LOAD  MEM[2120] accepted 1
 8690: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 8691: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8692: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
 8693: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 8694:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1352] = 20 accepted 1
 8695:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 11 accepted 1
 8696: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8697: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 8698: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8699: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8700: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 8701: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8702: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8703: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8704:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 8705:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1368] accepted 1
 8706: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 8707: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 8708: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8709: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8710: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 8711: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8712: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 8713: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-44  BUS_LOAD  MEM[2104] accepted 1
 8714: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8715: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8716: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=44  BUS_LOAD  MEM[2120] accepted 1
 8717: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 8718: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8719: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 8720: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 8721:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1360] = 19 accepted 1
 8722:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 17 accepted 1
 8723: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8724: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 8725: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8726: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8727: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 8728: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8729: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8730: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8731:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 8732:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1376] accepted 1
 8733: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 8734: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 8735: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8736: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8737: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 8738: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8739: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-18  BUS_LOAD  MEM[2104] accepted 1
 8740: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-19  BUS_LOAD  MEM[2104] accepted 1
 8741: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 8742: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8743: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=19  BUS_LOAD  MEM[2120] accepted 1
 8744: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=18  BUS_LOAD  MEM[2120] accepted 1
 8745: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8746: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8747: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 8748:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1368] = 44 accepted 1
 8749:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 5 accepted 1
 8750: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8751: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 8752: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8753: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8754: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 8755: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8756: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8757: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8758:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 8759:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1384] accepted 1
 8760: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 8761: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 8762: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8763: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8764: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 8765: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8766: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 8767: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-51  BUS_LOAD  MEM[2104] accepted 1
 8768: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8769: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8770: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=51  BUS_LOAD  MEM[2120] accepted 1
 8771: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 8772: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 8773: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8774: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 8775:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1376] = 12 accepted 1
 8776:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 23 accepted 1
 8777: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8778: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 8779: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8780: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8781: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 8782: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8783: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8784: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8785:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 8786:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1392] accepted 1
 8787: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 8788: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 8789: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8790: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8791: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 8792: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8793: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-23  BUS_LOAD  MEM[2104] accepted 1
 8794: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 8795: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 8796: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8797: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 8798: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=23  BUS_LOAD  MEM[2120] accepted 1
 8799: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 8800: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 8801: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 8802:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1384] = 63 accepted 1
 8803:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 0 accepted 1
 8804: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8805: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 8806: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8807: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8808: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 8809: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8810: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8811: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8812:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 8813:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1400] accepted 1
 8814: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 8815: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 8816: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8817: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8818: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 8819: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8820: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 8821: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 8822: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8823: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8824: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 8825: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 8826: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 8827: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 8828: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 8829:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1392] = 74 accepted 1
 8830:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 23 accepted 1
 8831: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8832: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=78  BUS_LOAD  MEM[2144] accepted 1
 8833: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8834: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8835: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 8836: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8837: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8838: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8839:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 8840:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1408] accepted 1
 8841: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 8842: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 8843: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8844: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8845: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 8846: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8847: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8848: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 8849: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8850: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8851: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
 8852: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 8853: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
 8854: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 8855: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 8856:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1400] = 78 accepted 1
 8857:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 25 accepted 1
 8858: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8859: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 8860: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8861: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8862: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 8863: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8864: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8865: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8866:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 8867:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1416] accepted 1
 8868: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 8869: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 8870: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8871: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8872: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 8873: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8874: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 8875: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 8876: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8877: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8878: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 8879: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 8880: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 8881: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 8882: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 8883:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1408] = 83 accepted 1
 8884:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 26 accepted 1
 8885: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8886: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 8887: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8888: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8889: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 8890: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8891: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8892: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8893:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 8894:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1424] accepted 1
 8895: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 8896: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 8897: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8898: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8899: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 8900: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8901: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8902: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 8903: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8904: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8905: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 8906: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 8907: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 8908: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 8909: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 8910:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1416] = 88 accepted 1
 8911:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 29 accepted 1
 8912: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8913: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 8914: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8915: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8916: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 8917: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8918: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8919: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8920:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
 8921:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=34  BUS_LOAD  MEM[1432] accepted 1
 8922: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=126  BUS_LOAD  MEM[2080] accepted 1
 8923: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1432  BUS_LOAD  MEM[2080] accepted 1
 8924: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8925: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8926: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1176  BUS_LOAD  MEM[2096] accepted 1
 8927: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 8928: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=4  BUS_LOAD  MEM[2104] accepted 1
 8929: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=35  BUS_LOAD  MEM[2104] accepted 1
 8930: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8931: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8932: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 8933: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=60  BUS_LOAD  MEM[2120] accepted 1
 8934: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=37  BUS_LOAD  MEM[2128] accepted 1
 8935: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=60  BUS_LOAD  MEM[2128] accepted 1
 8936: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=91  BUS_LOAD  MEM[2136] accepted 1
 8937:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=30  BUS_STORE MEM[1424] = 91 accepted 1
 8938:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1168] = 30 accepted 1
 8939: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8940: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=126  BUS_LOAD  MEM[2144] accepted 1
 8941: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8942: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8943: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=34  BUS_LOAD  MEM[2152] accepted 1
 8944:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1432] = 126 accepted 1
 8945:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1176] = 34 accepted 1
 8946: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 8947: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1168  BUS_LOAD  MEM[2160] accepted 1
 8948: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 8949: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 8950: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 8951: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 8952: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 8953: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 8954: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 8955: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 8956:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 8957:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 8958:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=5  BUS_LOAD  MEM[1032] accepted 1
 8959: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 8960: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8961: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 8962:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 8963: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
 8964: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 8965: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 8966: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 8967: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8968: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8969: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
 8970: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8971: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 8972: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 8973: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 8974: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
 8975: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 8976: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 8977:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 5 accepted 1
 8978:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 8979: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 8980: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 8981: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 8982: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 8983: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 8984: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 8985: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8986: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 8987:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 8988:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
 8989: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 8990: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 8991: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8992: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 8993: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 8994: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 8995: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 8996: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-34  BUS_LOAD  MEM[2104] accepted 1
 8997: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 8998: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 8999: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=34  BUS_LOAD  MEM[2120] accepted 1
 9000: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 9001: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9002: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 9003: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 9004:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 0 accepted 1
 9005:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 9006: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9007: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 9008: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9009: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9010: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
 9011: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9012: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9013: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9014:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 9015:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
 9016: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 9017: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 9018: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9019: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9020: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 9021: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9022: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 9023: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 9024: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9025: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9026: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 9027: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 9028: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 9029: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9030: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 9031:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 34 accepted 1
 9032:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
 9033: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9034: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 9035: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9036: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9037: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
 9038: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9039: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9040: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9041:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 9042:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
 9043: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 9044: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 9045: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9046: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9047: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 9048: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9049: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 9050: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 9051: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9052: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9053: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 9054: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 9055: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 9056: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
 9057: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 9058:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 36 accepted 1
 9059:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
 9060: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9061: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 9062: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9063: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9064: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 9065: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9066: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9067: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9068:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 9069:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
 9070: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 9071: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 9072: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9073: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9074: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 9075: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9076: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 9077: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 9078: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9079: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9080: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 9081: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 9082: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 9083: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9084: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 9085:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 48 accepted 1
 9086:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
 9087: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9088: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 9089: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9090: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9091: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 9092: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9093: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9094: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9095:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 9096:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1328] accepted 1
 9097: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 9098: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 9099: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9100: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9101: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 9102: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9103: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9104: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-50  BUS_LOAD  MEM[2104] accepted 1
 9105: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9106: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9107: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=50  BUS_LOAD  MEM[2120] accepted 1
 9108: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 9109: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9110: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 9111: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 9112:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 9 accepted 1
 9113:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
 9114: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9115: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 9116: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9117: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9118: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 9119: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9120: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9121: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9122:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 9123:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1336] accepted 1
 9124: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 9125: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 9126: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9127: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9128: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 9129: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9130: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9131: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-42  BUS_LOAD  MEM[2104] accepted 1
 9132: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9133: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9134: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=42  BUS_LOAD  MEM[2120] accepted 1
 9135: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 9136: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9137: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 9138: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 9139:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1328] = 17 accepted 1
 9140:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 7 accepted 1
 9141: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9142: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 9143: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9144: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9145: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 9146: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9147: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9148: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9149:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 9150:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1344] accepted 1
 9151: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 9152: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 9153: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9154: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9155: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 9156: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9157: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 9158: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-29  BUS_LOAD  MEM[2104] accepted 1
 9159: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9160: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9161: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=37  BUS_LOAD  MEM[2120] accepted 1
 9162: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
 9163: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9164: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
 9165: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 9166:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1336] = 30 accepted 1
 9167:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 8 accepted 1
 9168: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9169: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 9170: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9171: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9172: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
 9173: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9174: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9175: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9176:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 9177:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1352] accepted 1
 9178: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 9179: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 9180: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9181: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9182: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 9183: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9184: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9185: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-39  BUS_LOAD  MEM[2104] accepted 1
 9186: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9187: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9188: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=47  BUS_LOAD  MEM[2120] accepted 1
 9189: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 9190: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9191: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 9192: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 9193:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1344] = 20 accepted 1
 9194:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 10 accepted 1
 9195: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9196: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 9197: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9198: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9199: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
 9200: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9201: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9202: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9203:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 9204:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1360] accepted 1
 9205: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 9206: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 9207: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9208: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9209: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 9210: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9211: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 9212: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-40  BUS_LOAD  MEM[2104] accepted 1
 9213: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9214: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9215: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=40  BUS_LOAD  MEM[2120] accepted 1
 9216: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 9217: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9218: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
 9219: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 9220:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1352] = 19 accepted 1
 9221:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 11 accepted 1
 9222: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9223: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 9224: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9225: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9226: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 9227: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9228: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9229: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9230:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 9231:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1368] accepted 1
 9232: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 9233: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 9234: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9235: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9236: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 9237: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9238: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-12  BUS_LOAD  MEM[2104] accepted 1
 9239: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-15  BUS_LOAD  MEM[2104] accepted 1
 9240: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 9241: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9242: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=23  BUS_LOAD  MEM[2120] accepted 1
 9243: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=20  BUS_LOAD  MEM[2120] accepted 1
 9244: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9245: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9246: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 9247:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1360] = 44 accepted 1
 9248:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 5 accepted 1
 9249: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9250: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 9251: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9252: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9253: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 9254: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9255: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9256: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9257:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 9258:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1376] accepted 1
 9259: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 9260: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 9261: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9262: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9263: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 9264: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9265: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 9266: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-47  BUS_LOAD  MEM[2104] accepted 1
 9267: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9268: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9269: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=55  BUS_LOAD  MEM[2120] accepted 1
 9270: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 9271: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9272: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 9273: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 9274:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1368] = 12 accepted 1
 9275:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 17 accepted 1
 9276: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9277: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 9278: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9279: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9280: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 9281: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9282: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9283: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9284:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 9285:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1384] accepted 1
 9286: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 9287: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 9288: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9289: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9290: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 9291: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9292: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-23  BUS_LOAD  MEM[2104] accepted 1
 9293: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 9294: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 9295: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9296: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 9297: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=23  BUS_LOAD  MEM[2120] accepted 1
 9298: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 9299: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9300: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 9301:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1376] = 59 accepted 1
 9302:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 0 accepted 1
 9303: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9304: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 9305: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9306: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9307: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 9308: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9309: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9310: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9311:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 9312:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1392] accepted 1
 9313: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 9314: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 9315: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9316: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9317: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 9318: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9319: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 9320: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 9321: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9322: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9323: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 9324: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 9325: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 9326: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9327: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 9328:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1384] = 63 accepted 1
 9329:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 23 accepted 1
 9330: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9331: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 9332: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9333: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9334: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 9335: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9336: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9337: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9338:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 9339:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1400] accepted 1
 9340: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 9341: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 9342: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9343: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9344: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 9345: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9346: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 9347: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 9348: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9349: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9350: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 9351: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 9352: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 9353: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 9354: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 9355:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1392] = 74 accepted 1
 9356:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 23 accepted 1
 9357: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9358: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=78  BUS_LOAD  MEM[2144] accepted 1
 9359: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9360: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9361: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 9362: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9363: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9364: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9365:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 9366:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1408] accepted 1
 9367: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 9368: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 9369: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9370: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9371: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 9372: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9373: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9374: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 9375: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9376: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9377: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
 9378: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 9379: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
 9380: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 9381: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 9382:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1400] = 78 accepted 1
 9383:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 25 accepted 1
 9384: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9385: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 9386: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9387: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9388: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 9389: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9390: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9391: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9392:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 9393:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1416] accepted 1
 9394: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 9395: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 9396: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9397: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9398: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 9399: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9400: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 9401: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 9402: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9403: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9404: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 9405: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 9406: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 9407: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 9408: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 9409:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1408] = 83 accepted 1
 9410:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 26 accepted 1
 9411: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9412: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 9413: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9414: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9415: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 9416: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9417: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9418: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9419:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
 9420:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=30  BUS_LOAD  MEM[1424] accepted 1
 9421: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=91  BUS_LOAD  MEM[2080] accepted 1
 9422: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1424  BUS_LOAD  MEM[2080] accepted 1
 9423: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9424: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9425: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1168  BUS_LOAD  MEM[2096] accepted 1
 9426: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 9427: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9428: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
 9429: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9430: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9431: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=3  BUS_LOAD  MEM[2120] accepted 1
 9432: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 9433: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=3  BUS_LOAD  MEM[2128] accepted 1
 9434: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 9435: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=88  BUS_LOAD  MEM[2136] accepted 1
 9436:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=29  BUS_STORE MEM[1416] = 88 accepted 1
 9437:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1160] = 29 accepted 1
 9438: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9439: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=91  BUS_LOAD  MEM[2144] accepted 1
 9440: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9441: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9442: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=30  BUS_LOAD  MEM[2152] accepted 1
 9443:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1424] = 91 accepted 1
 9444:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1168] = 30 accepted 1
 9445: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 9446: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1160  BUS_LOAD  MEM[2160] accepted 1
 9447: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 9448: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 9449: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 9450: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 9451: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 9452: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 9453: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 9454: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 9455:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 9456:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 9457:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=5  BUS_LOAD  MEM[1032] accepted 1
 9458: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 9459: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9460: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 9461:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 9462: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=0  BUS_LOAD  MEM[2080] accepted 1
 9463: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 9464: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 9465: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 9466: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9467: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9468: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-5  BUS_LOAD  MEM[2104] accepted 1
 9469: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9470: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9471: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
 9472: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 9473: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9474: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 9475: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 9476:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
 9477:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 9478: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9479: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
 9480: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9481: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9482: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 9483: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9484: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9485: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9486:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 9487:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
 9488: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
 9489: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 9490: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9491: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9492: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 9493: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9494: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9495: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
 9496: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9497: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9498: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 9499: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 9500: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
 9501: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 9502: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 9503:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
 9504:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 9505: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9506: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 9507: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9508: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9509: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
 9510: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9511: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9512: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9513:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 9514:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
 9515: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 9516: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 9517: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9518: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9519: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 9520: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9521: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 9522: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 9523: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9524: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9525: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 9526: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 9527: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
 9528: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9529: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
 9530:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 34 accepted 1
 9531:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
 9532: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9533: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
 9534: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9535: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9536: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
 9537: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9538: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9539: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9540:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
 9541:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
 9542: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
 9543: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
 9544: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9545: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9546: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
 9547: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9548: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 9549: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=12  BUS_LOAD  MEM[2104] accepted 1
 9550: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9551: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9552: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=20  BUS_LOAD  MEM[2120] accepted 1
 9553: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
 9554: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=20  BUS_LOAD  MEM[2128] accepted 1
 9555: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
 9556: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
 9557:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 36 accepted 1
 9558:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
 9559: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9560: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 9561: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9562: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9563: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 9564: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9565: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9566: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9567:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
 9568:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
 9569: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
 9570: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
 9571: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9572: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9573: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
 9574: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9575: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 9576: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-39  BUS_LOAD  MEM[2104] accepted 1
 9577: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9578: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9579: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=57  BUS_LOAD  MEM[2120] accepted 1
 9580: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 9581: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9582: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9583: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
 9584:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 9 accepted 1
 9585:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
 9586: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9587: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 9588: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9589: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9590: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
 9591: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9592: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9593: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9594:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
 9595:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1328] accepted 1
 9596: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
 9597: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
 9598: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9599: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9600: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
 9601: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9602: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9603: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-31  BUS_LOAD  MEM[2104] accepted 1
 9604: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9605: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9606: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=33  BUS_LOAD  MEM[2120] accepted 1
 9607: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 9608: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9609: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 9610: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
 9611:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 17 accepted 1
 9612:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
 9613: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9614: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 9615: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9616: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9617: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
 9618: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9619: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9620: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9621:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
 9622:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1336] accepted 1
 9623: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
 9624: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
 9625: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9626: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9627: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
 9628: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9629: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9630: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-18  BUS_LOAD  MEM[2104] accepted 1
 9631: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9632: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9633: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=46  BUS_LOAD  MEM[2120] accepted 1
 9634: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
 9635: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9636: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
 9637: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
 9638:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1328] = 30 accepted 1
 9639:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 7 accepted 1
 9640: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9641: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 9642: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9643: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9644: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
 9645: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9646: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9647: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9648:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
 9649:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1344] accepted 1
 9650: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
 9651: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
 9652: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9653: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9654: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
 9655: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9656: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 9657: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-28  BUS_LOAD  MEM[2104] accepted 1
 9658: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9659: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9660: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=36  BUS_LOAD  MEM[2120] accepted 1
 9661: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
 9662: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9663: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
 9664: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
 9665:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1336] = 20 accepted 1
 9666:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 8 accepted 1
 9667: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9668: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 9669: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9670: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9671: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
 9672: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9673: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9674: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9675:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
 9676:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1352] accepted 1
 9677: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
 9678: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
 9679: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9680: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9681: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
 9682: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9683: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9684: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-29  BUS_LOAD  MEM[2104] accepted 1
 9685: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9686: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9687: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=35  BUS_LOAD  MEM[2120] accepted 1
 9688: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 9689: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9690: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 9691: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
 9692:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1344] = 19 accepted 1
 9693:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 10 accepted 1
 9694: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9695: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 9696: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9697: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9698: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
 9699: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9700: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9701: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9702:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
 9703:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1360] accepted 1
 9704: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
 9705: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
 9706: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9707: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9708: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
 9709: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9710: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-6  BUS_LOAD  MEM[2104] accepted 1
 9711: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-4  BUS_LOAD  MEM[2104] accepted 1
 9712: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 9713: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9714: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=28  BUS_LOAD  MEM[2120] accepted 1
 9715: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 9716: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9717: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9718: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
 9719:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1352] = 44 accepted 1
 9720:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 5 accepted 1
 9721: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9722: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 9723: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9724: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9725: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
 9726: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9727: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9728: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9729:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
 9730:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1368] accepted 1
 9731: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
 9732: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
 9733: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9734: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9735: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
 9736: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9737: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 9738: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-36  BUS_LOAD  MEM[2104] accepted 1
 9739: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9740: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
 9741: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
 9742: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
 9743: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
 9744: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
 9745: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
 9746:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1360] = 12 accepted 1
 9747:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 11 accepted 1
 9748: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9749: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
 9750: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9751: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9752: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 9753: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9754: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9755: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9756:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
 9757:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1376] accepted 1
 9758: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
 9759: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
 9760: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9761: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9762: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
 9763: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9764: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-17  BUS_LOAD  MEM[2104] accepted 1
 9765: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 9766: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
 9767: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9768: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 9769: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=17  BUS_LOAD  MEM[2120] accepted 1
 9770: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 9771: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9772: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
 9773:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1368] = 48 accepted 1
 9774:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 0 accepted 1
 9775: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9776: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
 9777: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9778: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9779: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
 9780: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9781: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9782: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9783:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
 9784:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1384] accepted 1
 9785: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
 9786: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
 9787: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9788: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9789: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
 9790: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9791: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
 9792: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 9793: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9794: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9795: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 9796: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
 9797: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 9798: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
 9799: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
 9800:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1376] = 59 accepted 1
 9801:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 17 accepted 1
 9802: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9803: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
 9804: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9805: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9806: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 9807: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9808: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9809: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9810:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
 9811:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1392] accepted 1
 9812: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
 9813: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
 9814: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9815: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9816: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
 9817: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9818: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 9819: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
 9820: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9821: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9822: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
 9823: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 9824: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
 9825: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
 9826: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
 9827:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1384] = 63 accepted 1
 9828:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 23 accepted 1
 9829: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9830: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
 9831: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9832: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9833: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
 9834: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9835: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9836: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9837:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
 9838:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1400] accepted 1
 9839: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
 9840: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
 9841: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9842: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9843: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
 9844: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9845: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
 9846: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
 9847: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9848: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9849: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
 9850: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
 9851: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
 9852: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
 9853: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
 9854:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1392] = 74 accepted 1
 9855:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 23 accepted 1
 9856: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9857: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=78  BUS_LOAD  MEM[2144] accepted 1
 9858: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9859: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9860: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
 9861: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9862: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9863: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9864:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
 9865:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1408] accepted 1
 9866: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
 9867: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
 9868: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9869: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9870: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
 9871: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9872: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9873: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 9874: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9875: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9876: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
 9877: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 9878: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
 9879: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 9880: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
 9881:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1400] = 78 accepted 1
 9882:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 25 accepted 1
 9883: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9884: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
 9885: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9886: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9887: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
 9888: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9889: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9890: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9891:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
 9892:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=29  BUS_LOAD  MEM[1416] accepted 1
 9893: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=88  BUS_LOAD  MEM[2080] accepted 1
 9894: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1416  BUS_LOAD  MEM[2080] accepted 1
 9895: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9896: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9897: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1160  BUS_LOAD  MEM[2096] accepted 1
 9898: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
 9899: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
 9900: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 9901: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9902: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9903: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
 9904: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
 9905: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
 9906: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=7  BUS_LOAD  MEM[2128] accepted 1
 9907: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=83  BUS_LOAD  MEM[2136] accepted 1
 9908:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=26  BUS_STORE MEM[1408] = 83 accepted 1
 9909:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1152] = 26 accepted 1
 9910: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9911: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=88  BUS_LOAD  MEM[2144] accepted 1
 9912: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9913: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9914: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=29  BUS_LOAD  MEM[2152] accepted 1
 9915:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1416] = 88 accepted 1
 9916:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1160] = 29 accepted 1
 9917: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
 9918: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1152  BUS_LOAD  MEM[2160] accepted 1
 9919: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
 9920: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
 9921: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
 9922: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
 9923: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 9924: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
 9925: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
 9926: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
 9927:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
 9928:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
 9929:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
 9930: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
 9931: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9932: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
 9933:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
 9934: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
 9935: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
 9936: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
 9937: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
 9938: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9939: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9940: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
 9941: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9942: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9943: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
 9944: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
 9945: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
 9946: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
 9947: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
 9948:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
 9949:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
 9950: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9951: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
 9952: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9953: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9954: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
 9955: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9956: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9957: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9958:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
 9959:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
 9960: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
 9961: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
 9962: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9963: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9964: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
 9965: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9966: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
 9967: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
 9968: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9969: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9970: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
 9971: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
 9972: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
 9973: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
 9974: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
 9975:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
 9976:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
 9977: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
 9978: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
 9979: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
 9980: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
 9981: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
 9982: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
 9983: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9984: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
 9985:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
 9986:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
 9987: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
 9988: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
 9989: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9990: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
 9991: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
 9992: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
 9993: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
 9994: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
 9995: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
 9996: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
 9997: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
 9998: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
 9999: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
10000: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10001: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
10002:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 34 accepted 1
10003:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
10004: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10005: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
10006: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10007: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10008: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
10009: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10010: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10011: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10012:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
10013:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
10014: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
10015: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
10016: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10017: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10018: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
10019: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10020: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
10021: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-27  BUS_LOAD  MEM[2104] accepted 1
10022: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10023: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10024: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=45  BUS_LOAD  MEM[2120] accepted 1
10025: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
10026: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10027: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
10028: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
10029:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 9 accepted 1
10030:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
10031: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10032: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
10033: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10034: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10035: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
10036: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10037: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10038: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10039:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
10040:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
10041: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
10042: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
10043: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10044: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10045: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
10046: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10047: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
10048: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-19  BUS_LOAD  MEM[2104] accepted 1
10049: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10050: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10051: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=53  BUS_LOAD  MEM[2120] accepted 1
10052: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
10053: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10054: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10055: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
10056:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 17 accepted 1
10057:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
10058: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10059: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
10060: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10061: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10062: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
10063: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10064: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10065: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10066:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
10067:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1328] accepted 1
10068: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
10069: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
10070: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10071: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10072: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
10073: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10074: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10075: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-6  BUS_LOAD  MEM[2104] accepted 1
10076: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10077: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10078: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=58  BUS_LOAD  MEM[2120] accepted 1
10079: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
10080: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10081: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
10082: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
10083:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 30 accepted 1
10084:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
10085: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10086: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
10087: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10088: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10089: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
10090: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10091: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10092: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10093:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
10094:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1336] accepted 1
10095: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
10096: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
10097: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10098: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10099: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
10100: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10101: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10102: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-16  BUS_LOAD  MEM[2104] accepted 1
10103: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10104: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10105: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=48  BUS_LOAD  MEM[2120] accepted 1
10106: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
10107: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10108: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
10109: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
10110:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1328] = 20 accepted 1
10111:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 7 accepted 1
10112: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10113: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
10114: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10115: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10116: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
10117: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10118: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10119: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10120:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
10121:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1344] accepted 1
10122: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
10123: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
10124: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10125: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10126: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
10127: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10128: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
10129: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-17  BUS_LOAD  MEM[2104] accepted 1
10130: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10131: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10132: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=55  BUS_LOAD  MEM[2120] accepted 1
10133: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
10134: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10135: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
10136: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
10137:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1336] = 19 accepted 1
10138:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 8 accepted 1
10139: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10140: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
10141: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10142: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10143: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
10144: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10145: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10146: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10147:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
10148:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1352] accepted 1
10149: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
10150: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
10151: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10152: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10153: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
10154: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10155: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-5  BUS_LOAD  MEM[2104] accepted 1
10156: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
10157: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
10158: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10159: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=8  BUS_LOAD  MEM[2120] accepted 1
10160: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
10161: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=8  BUS_LOAD  MEM[2128] accepted 1
10162: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10163: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
10164:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1344] = 36 accepted 1
10165:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 5 accepted 1
10166: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10167: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=44  BUS_LOAD  MEM[2144] accepted 1
10168: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10169: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10170: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
10171: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10172: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10173: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10174:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
10175:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1360] accepted 1
10176: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
10177: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
10178: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10179: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10180: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
10181: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10182: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10183: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-32  BUS_LOAD  MEM[2104] accepted 1
10184: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10185: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10186: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=32  BUS_LOAD  MEM[2120] accepted 1
10187: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
10188: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10189: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
10190: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
10191:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1352] = 12 accepted 1
10192:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 10 accepted 1
10193: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10194: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=44  BUS_LOAD  MEM[2144] accepted 1
10195: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10196: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10197: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
10198: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10199: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10200: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10201:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
10202:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1368] accepted 1
10203: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
10204: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
10205: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10206: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10207: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
10208: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10209: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-11  BUS_LOAD  MEM[2104] accepted 1
10210: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
10211: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
10212: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10213: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=28  BUS_LOAD  MEM[2120] accepted 1
10214: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=11  BUS_LOAD  MEM[2120] accepted 1
10215: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=28  BUS_LOAD  MEM[2128] accepted 1
10216: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10217: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
10218:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1360] = 44 accepted 1
10219:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 0 accepted 1
10220: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10221: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
10222: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10223: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10224: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
10225: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10226: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10227: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10228:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
10229:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1376] accepted 1
10230: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
10231: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
10232: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10233: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10234: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
10235: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10236: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
10237: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
10238: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10239: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10240: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
10241: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
10242: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
10243: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
10244: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
10245:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1368] = 48 accepted 1
10246:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 11 accepted 1
10247: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10248: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
10249: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10250: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10251: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
10252: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10253: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10254: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10255:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
10256:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1384] accepted 1
10257: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
10258: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
10259: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10260: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10261: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
10262: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10263: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
10264: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
10265: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10266: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10267: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
10268: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
10269: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
10270: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
10271: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
10272:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1376] = 59 accepted 1
10273:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 17 accepted 1
10274: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10275: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
10276: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10277: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10278: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
10279: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10280: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10281: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10282:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
10283:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1392] accepted 1
10284: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
10285: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
10286: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10287: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10288: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
10289: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10290: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
10291: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
10292: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10293: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10294: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
10295: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
10296: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
10297: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10298: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
10299:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1384] = 63 accepted 1
10300:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 23 accepted 1
10301: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10302: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
10303: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10304: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10305: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
10306: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10307: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10308: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10309:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
10310:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1400] accepted 1
10311: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
10312: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
10313: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10314: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10315: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
10316: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10317: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
10318: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
10319: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10320: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10321: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
10322: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
10323: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
10324: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
10325: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
10326:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1392] = 74 accepted 1
10327:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 23 accepted 1
10328: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10329: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=78  BUS_LOAD  MEM[2144] accepted 1
10330: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10331: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10332: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
10333: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10334: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10335: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10336:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
10337:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=26  BUS_LOAD  MEM[1408] accepted 1
10338: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=83  BUS_LOAD  MEM[2080] accepted 1
10339: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1408  BUS_LOAD  MEM[2080] accepted 1
10340: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10341: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10342: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1152  BUS_LOAD  MEM[2096] accepted 1
10343: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
10344: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10345: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
10346: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10347: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10348: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
10349: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
10350: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
10351: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
10352: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=78  BUS_LOAD  MEM[2136] accepted 1
10353:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=25  BUS_STORE MEM[1400] = 78 accepted 1
10354:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1144] = 25 accepted 1
10355: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10356: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=83  BUS_LOAD  MEM[2144] accepted 1
10357: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10358: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10359: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=26  BUS_LOAD  MEM[2152] accepted 1
10360:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1408] = 83 accepted 1
10361:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1152] = 26 accepted 1
10362: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
10363: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1144  BUS_LOAD  MEM[2160] accepted 1
10364: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
10365: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
10366: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
10367: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
10368: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
10369: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
10370: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
10371: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
10372:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
10373:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
10374:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
10375: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
10376: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10377: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
10378:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
10379: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
10380: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
10381: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
10382: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
10383: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10384: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10385: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
10386: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10387: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10388: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
10389: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
10390: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
10391: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
10392: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
10393:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
10394:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
10395: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10396: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
10397: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10398: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10399: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
10400: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10401: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10402: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10403:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
10404:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
10405: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
10406: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
10407: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10408: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10409: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
10410: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10411: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10412: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=29  BUS_LOAD  MEM[2104] accepted 1
10413: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10414: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10415: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=39  BUS_LOAD  MEM[2120] accepted 1
10416: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
10417: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=39  BUS_LOAD  MEM[2128] accepted 1
10418: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
10419: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
10420:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
10421:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
10422: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10423: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
10424: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10425: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10426: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
10427: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10428: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10429: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10430:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
10431:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
10432: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
10433: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
10434: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10435: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10436: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
10437: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10438: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
10439: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-25  BUS_LOAD  MEM[2104] accepted 1
10440: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10441: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10442: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=43  BUS_LOAD  MEM[2120] accepted 1
10443: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
10444: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10445: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10446: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
10447:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 9 accepted 1
10448:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
10449: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10450: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
10451: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10452: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10453: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
10454: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10455: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10456: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10457:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
10458:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
10459: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
10460: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
10461: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10462: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10463: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
10464: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10465: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
10466: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-17  BUS_LOAD  MEM[2104] accepted 1
10467: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10468: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10469: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=51  BUS_LOAD  MEM[2120] accepted 1
10470: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
10471: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10472: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
10473: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
10474:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 17 accepted 1
10475:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
10476: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10477: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
10478: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10479: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10480: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
10481: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10482: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10483: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10484:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
10485:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
10486: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
10487: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
10488: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10489: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10490: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
10491: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10492: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
10493: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-4  BUS_LOAD  MEM[2104] accepted 1
10494: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10495: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10496: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
10497: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
10498: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10499: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10500: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
10501:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 30 accepted 1
10502:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
10503: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10504: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
10505: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10506: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10507: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
10508: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10509: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10510: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10511:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
10512:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1328] accepted 1
10513: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
10514: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
10515: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10516: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10517: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
10518: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10519: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10520: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-14  BUS_LOAD  MEM[2104] accepted 1
10521: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10522: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10523: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=54  BUS_LOAD  MEM[2120] accepted 1
10524: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
10525: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10526: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
10527: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
10528:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 20 accepted 1
10529:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
10530: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10531: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
10532: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10533: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10534: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
10535: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10536: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10537: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10538:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
10539:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1336] accepted 1
10540: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
10541: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
10542: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10543: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10544: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
10545: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10546: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10547: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-15  BUS_LOAD  MEM[2104] accepted 1
10548: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10549: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10550: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=49  BUS_LOAD  MEM[2120] accepted 1
10551: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
10552: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10553: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
10554: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
10555:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1328] = 19 accepted 1
10556:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 7 accepted 1
10557: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10558: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
10559: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10560: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10561: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
10562: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10563: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10564: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10565:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
10566:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1344] accepted 1
10567: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
10568: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
10569: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10570: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10571: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
10572: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10573: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
10574: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
10575: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
10576: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10577: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
10578: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=13  BUS_LOAD  MEM[2120] accepted 1
10579: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
10580: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10581: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
10582:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1336] = 34 accepted 1
10583:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 5 accepted 1
10584: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10585: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
10586: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10587: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10588: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
10589: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10590: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10591: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10592:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
10593:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1352] accepted 1
10594: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
10595: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
10596: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10597: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10598: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
10599: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10600: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
10601: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-24  BUS_LOAD  MEM[2104] accepted 1
10602: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10603: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10604: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=40  BUS_LOAD  MEM[2120] accepted 1
10605: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
10606: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10607: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
10608: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
10609:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1344] = 12 accepted 1
10610:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 8 accepted 1
10611: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10612: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
10613: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10614: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10615: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
10616: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10617: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10618: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10619:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
10620:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1360] accepted 1
10621: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
10622: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
10623: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10624: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10625: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
10626: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10627: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-10  BUS_LOAD  MEM[2104] accepted 1
10628: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
10629: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
10630: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10631: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=8  BUS_LOAD  MEM[2120] accepted 1
10632: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=10  BUS_LOAD  MEM[2120] accepted 1
10633: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=8  BUS_LOAD  MEM[2128] accepted 1
10634: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10635: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
10636:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1352] = 36 accepted 1
10637:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 0 accepted 1
10638: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10639: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=44  BUS_LOAD  MEM[2144] accepted 1
10640: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10641: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10642: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
10643: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10644: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10645: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10646:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
10647:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1368] accepted 1
10648: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
10649: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
10650: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10651: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10652: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
10653: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10654: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10655: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
10656: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10657: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10658: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=28  BUS_LOAD  MEM[2120] accepted 1
10659: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
10660: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=28  BUS_LOAD  MEM[2128] accepted 1
10661: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
10662: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
10663:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1360] = 44 accepted 1
10664:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 10 accepted 1
10665: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10666: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
10667: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10668: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10669: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
10670: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10671: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10672: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10673:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
10674:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1376] accepted 1
10675: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
10676: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
10677: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10678: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10679: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
10680: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10681: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
10682: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
10683: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10684: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10685: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
10686: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
10687: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
10688: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
10689: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
10690:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1368] = 48 accepted 1
10691:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 11 accepted 1
10692: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10693: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
10694: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10695: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10696: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
10697: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10698: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10699: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10700:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
10701:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1384] accepted 1
10702: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
10703: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
10704: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10705: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10706: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
10707: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10708: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
10709: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
10710: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10711: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10712: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
10713: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
10714: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
10715: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
10716: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
10717:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1376] = 59 accepted 1
10718:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 17 accepted 1
10719: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10720: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
10721: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10722: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10723: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
10724: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10725: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10726: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10727:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
10728:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1392] accepted 1
10729: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
10730: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
10731: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10732: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10733: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
10734: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10735: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
10736: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
10737: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10738: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10739: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
10740: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
10741: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
10742: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10743: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
10744:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1384] = 63 accepted 1
10745:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 23 accepted 1
10746: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10747: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
10748: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10749: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10750: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
10751: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10752: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10753: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10754:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
10755:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=25  BUS_LOAD  MEM[1400] accepted 1
10756: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=78  BUS_LOAD  MEM[2080] accepted 1
10757: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1400  BUS_LOAD  MEM[2080] accepted 1
10758: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10759: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10760: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1144  BUS_LOAD  MEM[2096] accepted 1
10761: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
10762: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
10763: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
10764: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10765: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10766: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
10767: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=14  BUS_LOAD  MEM[2120] accepted 1
10768: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
10769: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=14  BUS_LOAD  MEM[2128] accepted 1
10770: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=74  BUS_LOAD  MEM[2136] accepted 1
10771:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1392] = 74 accepted 1
10772:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1136] = 23 accepted 1
10773: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10774: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=78  BUS_LOAD  MEM[2144] accepted 1
10775: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10776: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10777: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=25  BUS_LOAD  MEM[2152] accepted 1
10778:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1400] = 78 accepted 1
10779:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1144] = 25 accepted 1
10780: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
10781: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1136  BUS_LOAD  MEM[2160] accepted 1
10782: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
10783: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
10784: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
10785: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
10786: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
10787: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
10788: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
10789: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
10790:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
10791:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
10792:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
10793: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
10794: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10795: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
10796:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
10797: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
10798: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
10799: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
10800: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
10801: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10802: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10803: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
10804: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10805: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10806: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
10807: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
10808: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
10809: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
10810: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
10811:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
10812:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
10813: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10814: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
10815: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10816: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10817: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
10818: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10819: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10820: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10821:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
10822:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
10823: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
10824: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
10825: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10826: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10827: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
10828: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10829: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10830: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
10831: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10832: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10833: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
10834: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
10835: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
10836: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
10837: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
10838:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
10839:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
10840: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10841: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
10842: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10843: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10844: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
10845: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10846: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10847: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10848:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
10849:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
10850: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
10851: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
10852: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10853: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10854: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
10855: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10856: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
10857: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
10858: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10859: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10860: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=24  BUS_LOAD  MEM[2120] accepted 1
10861: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
10862: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=24  BUS_LOAD  MEM[2128] accepted 1
10863: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10864: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
10865:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 9 accepted 1
10866:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
10867: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10868: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
10869: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10870: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10871: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
10872: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10873: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10874: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10875:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
10876:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
10877: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
10878: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
10879: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10880: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10881: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
10882: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10883: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
10884: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=13  BUS_LOAD  MEM[2104] accepted 1
10885: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10886: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10887: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=15  BUS_LOAD  MEM[2120] accepted 1
10888: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
10889: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=15  BUS_LOAD  MEM[2128] accepted 1
10890: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
10891: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
10892:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 17 accepted 1
10893:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
10894: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10895: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
10896: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10897: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10898: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
10899: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10900: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10901: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10902:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
10903:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
10904: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
10905: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
10906: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10907: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10908: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
10909: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10910: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
10911: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-10  BUS_LOAD  MEM[2104] accepted 1
10912: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10913: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10914: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=10  BUS_LOAD  MEM[2120] accepted 1
10915: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
10916: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10917: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10918: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
10919:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 20 accepted 1
10920:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
10921: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10922: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
10923: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10924: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10925: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
10926: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10927: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10928: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10929:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
10930:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1328] accepted 1
10931: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
10932: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
10933: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10934: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10935: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
10936: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10937: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10938: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-11  BUS_LOAD  MEM[2104] accepted 1
10939: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10940: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10941: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=13  BUS_LOAD  MEM[2120] accepted 1
10942: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
10943: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10944: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
10945: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
10946:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 19 accepted 1
10947:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
10948: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10949: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
10950: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10951: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10952: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
10953: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10954: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10955: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10956:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
10957:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1336] accepted 1
10958: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
10959: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
10960: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10961: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10962: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
10963: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10964: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-2  BUS_LOAD  MEM[2104] accepted 1
10965: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
10966: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
10967: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
10968: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
10969: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
10970: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=60  BUS_LOAD  MEM[2128] accepted 1
10971: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
10972: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
10973:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1328] = 30 accepted 1
10974:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 5 accepted 1
10975: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
10976: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
10977: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
10978: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
10979: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
10980: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
10981: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10982: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
10983:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
10984:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1344] accepted 1
10985: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
10986: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
10987: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
10988: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
10989: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
10990: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
10991: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
10992: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-22  BUS_LOAD  MEM[2104] accepted 1
10993: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
10994: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
10995: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=46  BUS_LOAD  MEM[2120] accepted 1
10996: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
10997: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
10998: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
10999: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
11000:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1336] = 12 accepted 1
11001:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 7 accepted 1
11002: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11003: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
11004: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11005: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11006: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
11007: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11008: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11009: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11010:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
11011:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1352] accepted 1
11012: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
11013: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
11014: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11015: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11016: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
11017: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11018: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-8  BUS_LOAD  MEM[2104] accepted 1
11019: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
11020: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
11021: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11022: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
11023: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=8  BUS_LOAD  MEM[2120] accepted 1
11024: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
11025: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11026: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
11027:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1344] = 34 accepted 1
11028:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 0 accepted 1
11029: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11030: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
11031: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11032: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11033: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
11034: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11035: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11036: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11037:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
11038:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1360] accepted 1
11039: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
11040: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
11041: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11042: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11043: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
11044: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11045: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
11046: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
11047: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11048: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11049: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=8  BUS_LOAD  MEM[2120] accepted 1
11050: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
11051: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=8  BUS_LOAD  MEM[2128] accepted 1
11052: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
11053: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
11054:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1352] = 36 accepted 1
11055:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 8 accepted 1
11056: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11057: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=44  BUS_LOAD  MEM[2144] accepted 1
11058: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11059: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11060: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
11061: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11062: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11063: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11064:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
11065:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1368] accepted 1
11066: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
11067: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
11068: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11069: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11070: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
11071: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11072: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11073: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11074: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11075: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11076: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=28  BUS_LOAD  MEM[2120] accepted 1
11077: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
11078: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=28  BUS_LOAD  MEM[2128] accepted 1
11079: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
11080: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
11081:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1360] = 44 accepted 1
11082:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 10 accepted 1
11083: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11084: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
11085: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11086: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11087: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
11088: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11089: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11090: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11091:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
11092:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1376] accepted 1
11093: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
11094: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
11095: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11096: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11097: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
11098: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11099: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
11100: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
11101: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11102: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11103: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
11104: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
11105: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
11106: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
11107: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
11108:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1368] = 48 accepted 1
11109:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 11 accepted 1
11110: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11111: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
11112: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11113: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11114: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
11115: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11116: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11117: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11118:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
11119:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1384] accepted 1
11120: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
11121: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
11122: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11123: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11124: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
11125: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11126: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
11127: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11128: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11129: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11130: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
11131: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
11132: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
11133: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
11134: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
11135:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1376] = 59 accepted 1
11136:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 17 accepted 1
11137: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11138: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
11139: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11140: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11141: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
11142: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11143: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11144: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11145:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
11146:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1392] accepted 1
11147: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=74  BUS_LOAD  MEM[2080] accepted 1
11148: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1392  BUS_LOAD  MEM[2080] accepted 1
11149: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11150: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11151: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1136  BUS_LOAD  MEM[2096] accepted 1
11152: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
11153: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
11154: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
11155: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11156: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11157: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=117  BUS_LOAD  MEM[2120] accepted 1
11158: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
11159: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=117  BUS_LOAD  MEM[2128] accepted 1
11160: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11161: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=63  BUS_LOAD  MEM[2136] accepted 1
11162:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=23  BUS_STORE MEM[1384] = 63 accepted 1
11163:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1128] = 23 accepted 1
11164: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11165: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=74  BUS_LOAD  MEM[2144] accepted 1
11166: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11167: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11168: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
11169:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1392] = 74 accepted 1
11170:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1136] = 23 accepted 1
11171: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
11172: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1128  BUS_LOAD  MEM[2160] accepted 1
11173: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
11174: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
11175: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
11176: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
11177: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
11178: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
11179: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
11180: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
11181:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
11182:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
11183:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
11184: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
11185: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11186: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
11187:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
11188: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
11189: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
11190: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
11191: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
11192: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11193: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11194: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
11195: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11196: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11197: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
11198: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
11199: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
11200: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
11201: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
11202:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
11203:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
11204: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11205: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
11206: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11207: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11208: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
11209: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11210: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11211: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11212:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
11213:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
11214: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
11215: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
11216: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11217: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11218: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
11219: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11220: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11221: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11222: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11223: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11224: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
11225: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
11226: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
11227: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
11228: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
11229:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
11230:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
11231: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11232: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
11233: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11234: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11235: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
11236: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11237: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11238: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11239:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
11240:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
11241: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
11242: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
11243: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11244: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11245: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
11246: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11247: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
11248: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
11249: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11250: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11251: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=24  BUS_LOAD  MEM[2120] accepted 1
11252: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
11253: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=24  BUS_LOAD  MEM[2128] accepted 1
11254: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11255: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
11256:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 9 accepted 1
11257:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
11258: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11259: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
11260: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11261: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11262: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
11263: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11264: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11265: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11266:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
11267:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
11268: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
11269: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
11270: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11271: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11272: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
11273: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11274: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
11275: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
11276: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11277: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11278: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
11279: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
11280: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
11281: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
11282: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
11283:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 17 accepted 1
11284:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
11285: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11286: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
11287: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11288: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11289: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
11290: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11291: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11292: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11293:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
11294:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
11295: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
11296: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
11297: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11298: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11299: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
11300: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11301: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
11302: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-1  BUS_LOAD  MEM[2104] accepted 1
11303: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11304: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
11305: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=7  BUS_LOAD  MEM[2120] accepted 1
11306: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
11307: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
11308: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11309: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
11310:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1312] = 19 accepted 1
11311:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 6 accepted 1
11312: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11313: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
11314: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11315: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11316: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
11317: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11318: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11319: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11320:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
11321:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1328] accepted 1
11322: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
11323: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
11324: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11325: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11326: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
11327: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11328: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-1  BUS_LOAD  MEM[2104] accepted 1
11329: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=10  BUS_LOAD  MEM[2104] accepted 1
11330: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
11331: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11332: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=10  BUS_LOAD  MEM[2120] accepted 1
11333: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
11334: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=10  BUS_LOAD  MEM[2128] accepted 1
11335: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11336: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
11337:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1320] = 20 accepted 1
11338:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 5 accepted 1
11339: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11340: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
11341: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11342: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11343: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
11344: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11345: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11346: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11347:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
11348:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1336] accepted 1
11349: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
11350: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
11351: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11352: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11353: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
11354: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11355: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11356: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-18  BUS_LOAD  MEM[2104] accepted 1
11357: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11358: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
11359: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=18  BUS_LOAD  MEM[2120] accepted 1
11360: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
11361: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
11362: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
11363: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
11364:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1328] = 12 accepted 1
11365:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 6 accepted 1
11366: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11367: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
11368: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11369: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11370: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
11371: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11372: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11373: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11374:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
11375:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1344] accepted 1
11376: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
11377: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
11378: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11379: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11380: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
11381: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11382: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-7  BUS_LOAD  MEM[2104] accepted 1
11383: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11384: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
11385: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11386: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
11387: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=7  BUS_LOAD  MEM[2120] accepted 1
11388: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=60  BUS_LOAD  MEM[2128] accepted 1
11389: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11390: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
11391:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1336] = 30 accepted 1
11392:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 0 accepted 1
11393: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11394: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
11395: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11396: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11397: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
11398: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11399: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11400: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11401:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
11402:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1352] accepted 1
11403: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
11404: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
11405: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11406: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11407: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
11408: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11409: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11410: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
11411: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11412: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11413: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
11414: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
11415: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
11416: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
11417: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
11418:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1344] = 34 accepted 1
11419:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 7 accepted 1
11420: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11421: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
11422: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11423: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11424: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
11425: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11426: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11427: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11428:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
11429:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1360] accepted 1
11430: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
11431: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
11432: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11433: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11434: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
11435: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11436: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
11437: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
11438: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11439: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11440: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=8  BUS_LOAD  MEM[2120] accepted 1
11441: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
11442: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=8  BUS_LOAD  MEM[2128] accepted 1
11443: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
11444: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
11445:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1352] = 36 accepted 1
11446:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 8 accepted 1
11447: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11448: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=44  BUS_LOAD  MEM[2144] accepted 1
11449: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11450: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11451: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
11452: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11453: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11454: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11455:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
11456:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1368] accepted 1
11457: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
11458: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
11459: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11460: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11461: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
11462: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11463: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11464: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11465: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11466: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11467: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=28  BUS_LOAD  MEM[2120] accepted 1
11468: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
11469: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=28  BUS_LOAD  MEM[2128] accepted 1
11470: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
11471: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
11472:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1360] = 44 accepted 1
11473:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 10 accepted 1
11474: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11475: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
11476: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11477: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11478: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
11479: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11480: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11481: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11482:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
11483:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1376] accepted 1
11484: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
11485: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
11486: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11487: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11488: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
11489: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11490: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
11491: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
11492: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11493: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11494: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
11495: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
11496: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
11497: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
11498: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
11499:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1368] = 48 accepted 1
11500:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 11 accepted 1
11501: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11502: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
11503: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11504: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11505: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
11506: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11507: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11508: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11509:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
11510:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=23  BUS_LOAD  MEM[1384] accepted 1
11511: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=63  BUS_LOAD  MEM[2080] accepted 1
11512: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1384  BUS_LOAD  MEM[2080] accepted 1
11513: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11514: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11515: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1128  BUS_LOAD  MEM[2096] accepted 1
11516: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
11517: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
11518: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11519: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11520: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11521: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=4  BUS_LOAD  MEM[2120] accepted 1
11522: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
11523: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=4  BUS_LOAD  MEM[2128] accepted 1
11524: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
11525: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=59  BUS_LOAD  MEM[2136] accepted 1
11526:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=17  BUS_STORE MEM[1376] = 59 accepted 1
11527:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1120] = 17 accepted 1
11528: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11529: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=63  BUS_LOAD  MEM[2144] accepted 1
11530: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11531: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11532: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=23  BUS_LOAD  MEM[2152] accepted 1
11533:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1384] = 63 accepted 1
11534:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1128] = 23 accepted 1
11535: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
11536: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1120  BUS_LOAD  MEM[2160] accepted 1
11537: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
11538: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
11539: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
11540: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
11541: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
11542: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
11543: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
11544: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
11545:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
11546:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
11547:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
11548: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
11549: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11550: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
11551:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
11552: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
11553: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
11554: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
11555: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
11556: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11557: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11558: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
11559: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11560: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11561: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
11562: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
11563: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
11564: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
11565: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
11566:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
11567:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
11568: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11569: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
11570: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11571: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11572: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
11573: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11574: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11575: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11576:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
11577:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
11578: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
11579: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
11580: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11581: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11582: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
11583: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11584: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11585: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11586: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11587: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11588: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
11589: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
11590: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
11591: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
11592: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
11593:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
11594:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
11595: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11596: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
11597: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11598: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11599: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
11600: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11601: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11602: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11603:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
11604:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
11605: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
11606: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
11607: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11608: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11609: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
11610: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11611: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
11612: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
11613: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11614: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11615: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=24  BUS_LOAD  MEM[2120] accepted 1
11616: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
11617: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=24  BUS_LOAD  MEM[2128] accepted 1
11618: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11619: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
11620:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 9 accepted 1
11621:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
11622: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11623: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
11624: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11625: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11626: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
11627: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11628: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11629: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11630:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
11631:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1312] accepted 1
11632: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
11633: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
11634: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11635: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11636: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
11637: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11638: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=3  BUS_LOAD  MEM[2104] accepted 1
11639: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
11640: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11641: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11642: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=2  BUS_LOAD  MEM[2120] accepted 1
11643: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
11644: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=2  BUS_LOAD  MEM[2128] accepted 1
11645: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=5  BUS_LOAD  MEM[2128] accepted 1
11646: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
11647:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 17 accepted 1
11648:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
11649: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11650: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=19  BUS_LOAD  MEM[2144] accepted 1
11651: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11652: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11653: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
11654: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11655: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11656: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11657:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
11658:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1320] accepted 1
11659: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
11660: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
11661: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11662: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11663: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
11664: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11665: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-1  BUS_LOAD  MEM[2104] accepted 1
11666: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=1  BUS_LOAD  MEM[2104] accepted 1
11667: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
11668: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11669: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=7  BUS_LOAD  MEM[2120] accepted 1
11670: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
11671: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=7  BUS_LOAD  MEM[2128] accepted 1
11672: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11673: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
11674:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1312] = 19 accepted 1
11675:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 5 accepted 1
11676: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11677: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
11678: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11679: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11680: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
11681: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11682: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11683: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11684:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
11685:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1328] accepted 1
11686: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
11687: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
11688: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11689: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11690: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
11691: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11692: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
11693: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-8  BUS_LOAD  MEM[2104] accepted 1
11694: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11695: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
11696: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=24  BUS_LOAD  MEM[2120] accepted 1
11697: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
11698: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
11699: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11700: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
11701:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1320] = 12 accepted 1
11702:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 6 accepted 1
11703: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11704: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
11705: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11706: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11707: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
11708: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11709: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11710: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11711:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
11712:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1336] accepted 1
11713: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
11714: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
11715: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11716: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11717: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
11718: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11719: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-6  BUS_LOAD  MEM[2104] accepted 1
11720: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=10  BUS_LOAD  MEM[2104] accepted 1
11721: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
11722: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11723: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=10  BUS_LOAD  MEM[2120] accepted 1
11724: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
11725: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=10  BUS_LOAD  MEM[2128] accepted 1
11726: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11727: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
11728:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1328] = 20 accepted 1
11729:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 0 accepted 1
11730: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11731: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
11732: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11733: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11734: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
11735: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11736: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11737: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11738:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
11739:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1344] accepted 1
11740: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
11741: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
11742: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11743: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11744: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
11745: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11746: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11747: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11748: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11749: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11750: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
11751: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
11752: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=60  BUS_LOAD  MEM[2128] accepted 1
11753: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
11754: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
11755:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1336] = 30 accepted 1
11756:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 6 accepted 1
11757: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11758: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
11759: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11760: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11761: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
11762: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11763: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11764: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11765:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
11766:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1352] accepted 1
11767: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
11768: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
11769: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11770: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11771: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
11772: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11773: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11774: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
11775: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11776: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11777: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
11778: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
11779: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
11780: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
11781: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
11782:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1344] = 34 accepted 1
11783:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 7 accepted 1
11784: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11785: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
11786: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11787: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11788: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
11789: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11790: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11791: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11792:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
11793:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1360] accepted 1
11794: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
11795: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
11796: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11797: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11798: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
11799: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11800: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
11801: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
11802: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11803: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11804: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=8  BUS_LOAD  MEM[2120] accepted 1
11805: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
11806: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=8  BUS_LOAD  MEM[2128] accepted 1
11807: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
11808: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
11809:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1352] = 36 accepted 1
11810:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 8 accepted 1
11811: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11812: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=44  BUS_LOAD  MEM[2144] accepted 1
11813: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11814: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11815: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
11816: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11817: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11818: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11819:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
11820:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1368] accepted 1
11821: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
11822: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
11823: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11824: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11825: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
11826: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11827: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11828: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11829: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11830: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11831: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=28  BUS_LOAD  MEM[2120] accepted 1
11832: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
11833: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=28  BUS_LOAD  MEM[2128] accepted 1
11834: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
11835: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
11836:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1360] = 44 accepted 1
11837:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 10 accepted 1
11838: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11839: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
11840: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11841: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11842: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
11843: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11844: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11845: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11846:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
11847:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=17  BUS_LOAD  MEM[1376] accepted 1
11848: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=59  BUS_LOAD  MEM[2080] accepted 1
11849: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1376  BUS_LOAD  MEM[2080] accepted 1
11850: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11851: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11852: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1120  BUS_LOAD  MEM[2096] accepted 1
11853: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
11854: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=6  BUS_LOAD  MEM[2104] accepted 1
11855: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=11  BUS_LOAD  MEM[2104] accepted 1
11856: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11857: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11858: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=11  BUS_LOAD  MEM[2120] accepted 1
11859: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=26  BUS_LOAD  MEM[2120] accepted 1
11860: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=11  BUS_LOAD  MEM[2128] accepted 1
11861: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=26  BUS_LOAD  MEM[2128] accepted 1
11862: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=48  BUS_LOAD  MEM[2136] accepted 1
11863:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=11  BUS_STORE MEM[1368] = 48 accepted 1
11864:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1112] = 11 accepted 1
11865: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11866: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=59  BUS_LOAD  MEM[2144] accepted 1
11867: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11868: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11869: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=17  BUS_LOAD  MEM[2152] accepted 1
11870:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1376] = 59 accepted 1
11871:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1120] = 17 accepted 1
11872: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
11873: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1112  BUS_LOAD  MEM[2160] accepted 1
11874: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
11875: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
11876: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
11877: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
11878: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
11879: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
11880: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
11881: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
11882:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
11883:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
11884:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
11885: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
11886: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11887: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
11888:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
11889: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
11890: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
11891: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
11892: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
11893: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11894: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11895: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
11896: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11897: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11898: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
11899: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
11900: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
11901: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
11902: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
11903:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
11904:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
11905: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11906: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
11907: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11908: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11909: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
11910: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11911: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11912: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11913:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
11914:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
11915: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
11916: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
11917: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11918: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11919: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
11920: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11921: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
11922: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
11923: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11924: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11925: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
11926: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
11927: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
11928: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
11929: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
11930:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
11931:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
11932: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11933: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
11934: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11935: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11936: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
11937: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11938: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11939: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11940:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
11941:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
11942: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
11943: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
11944: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11945: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11946: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
11947: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11948: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
11949: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
11950: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11951: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11952: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=24  BUS_LOAD  MEM[2120] accepted 1
11953: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
11954: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=24  BUS_LOAD  MEM[2128] accepted 1
11955: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
11956: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
11957:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 9 accepted 1
11958:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
11959: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11960: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
11961: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11962: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11963: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
11964: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11965: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11966: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11967:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
11968:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1312] accepted 1
11969: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
11970: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
11971: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11972: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
11973: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
11974: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
11975: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
11976: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
11977: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
11978: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
11979: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=2  BUS_LOAD  MEM[2120] accepted 1
11980: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
11981: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=2  BUS_LOAD  MEM[2128] accepted 1
11982: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
11983: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
11984:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 17 accepted 1
11985:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
11986: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
11987: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=19  BUS_LOAD  MEM[2144] accepted 1
11988: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
11989: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
11990: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=5  BUS_LOAD  MEM[2152] accepted 1
11991: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
11992: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11993: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
11994:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
11995:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1320] accepted 1
11996: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
11997: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
11998: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
11999: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12000: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
12001: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12002: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12003: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-7  BUS_LOAD  MEM[2104] accepted 1
12004: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12005: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
12006: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=31  BUS_LOAD  MEM[2120] accepted 1
12007: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12008: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
12009: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
12010: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
12011:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1312] = 12 accepted 1
12012:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 5 accepted 1
12013: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12014: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=19  BUS_LOAD  MEM[2144] accepted 1
12015: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12016: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12017: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
12018: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12019: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12020: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12021:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
12022:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1328] accepted 1
12023: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
12024: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
12025: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12026: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12027: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
12028: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12029: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-6  BUS_LOAD  MEM[2104] accepted 1
12030: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=1  BUS_LOAD  MEM[2104] accepted 1
12031: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
12032: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12033: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=7  BUS_LOAD  MEM[2120] accepted 1
12034: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
12035: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=7  BUS_LOAD  MEM[2128] accepted 1
12036: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12037: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
12038:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1320] = 19 accepted 1
12039:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 0 accepted 1
12040: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12041: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
12042: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12043: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12044: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
12045: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12046: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12047: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12048:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
12049:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1336] accepted 1
12050: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
12051: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
12052: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12053: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12054: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
12055: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12056: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
12057: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=10  BUS_LOAD  MEM[2104] accepted 1
12058: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12059: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12060: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=10  BUS_LOAD  MEM[2120] accepted 1
12061: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
12062: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=10  BUS_LOAD  MEM[2128] accepted 1
12063: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12064: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
12065:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1328] = 20 accepted 1
12066:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 6 accepted 1
12067: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12068: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
12069: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12070: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12071: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
12072: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12073: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12074: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12075:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
12076:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1344] accepted 1
12077: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
12078: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
12079: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12080: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12081: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
12082: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12083: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12084: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
12085: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12086: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12087: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
12088: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
12089: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=60  BUS_LOAD  MEM[2128] accepted 1
12090: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
12091: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
12092:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1336] = 30 accepted 1
12093:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 6 accepted 1
12094: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12095: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
12096: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12097: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12098: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
12099: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12100: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12101: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12102:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
12103:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1352] accepted 1
12104: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
12105: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
12106: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12107: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12108: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
12109: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12110: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12111: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
12112: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12113: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12114: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
12115: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
12116: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
12117: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
12118: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
12119:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1344] = 34 accepted 1
12120:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 7 accepted 1
12121: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12122: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
12123: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12124: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12125: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
12126: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12127: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12128: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12129:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
12130:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1360] accepted 1
12131: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
12132: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
12133: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12134: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12135: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
12136: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12137: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
12138: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
12139: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12140: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12141: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=8  BUS_LOAD  MEM[2120] accepted 1
12142: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
12143: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=8  BUS_LOAD  MEM[2128] accepted 1
12144: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
12145: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
12146:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1352] = 36 accepted 1
12147:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 8 accepted 1
12148: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12149: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=44  BUS_LOAD  MEM[2144] accepted 1
12150: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12151: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12152: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
12153: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12154: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12155: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12156:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
12157:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=11  BUS_LOAD  MEM[1368] accepted 1
12158: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=48  BUS_LOAD  MEM[2080] accepted 1
12159: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1368  BUS_LOAD  MEM[2080] accepted 1
12160: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12161: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12162: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1112  BUS_LOAD  MEM[2096] accepted 1
12163: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
12164: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12165: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
12166: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12167: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12168: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=28  BUS_LOAD  MEM[2120] accepted 1
12169: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
12170: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=28  BUS_LOAD  MEM[2128] accepted 1
12171: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
12172: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=44  BUS_LOAD  MEM[2136] accepted 1
12173:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=10  BUS_STORE MEM[1360] = 44 accepted 1
12174:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1104] = 10 accepted 1
12175: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12176: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=48  BUS_LOAD  MEM[2144] accepted 1
12177: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12178: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12179: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=11  BUS_LOAD  MEM[2152] accepted 1
12180:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1368] = 48 accepted 1
12181:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1112] = 11 accepted 1
12182: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
12183: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1104  BUS_LOAD  MEM[2160] accepted 1
12184: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
12185: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
12186: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
12187: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
12188: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
12189: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
12190: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
12191: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
12192:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
12193:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
12194:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
12195: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
12196: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12197: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
12198:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
12199: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
12200: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
12201: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
12202: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
12203: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12204: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12205: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
12206: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12207: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12208: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
12209: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12210: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
12211: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
12212: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
12213:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
12214:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
12215: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12216: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
12217: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12218: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12219: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
12220: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12221: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12222: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12223:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
12224:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
12225: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
12226: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
12227: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12228: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12229: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
12230: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12231: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12232: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
12233: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12234: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12235: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
12236: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
12237: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
12238: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
12239: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
12240:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
12241:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
12242: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12243: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
12244: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12245: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12246: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
12247: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12248: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12249: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12250:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
12251:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
12252: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
12253: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
12254: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12255: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12256: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
12257: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12258: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
12259: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
12260: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12261: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12262: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=24  BUS_LOAD  MEM[2120] accepted 1
12263: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
12264: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=24  BUS_LOAD  MEM[2128] accepted 1
12265: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12266: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
12267:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 9 accepted 1
12268:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
12269: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12270: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
12271: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12272: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12273: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
12274: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12275: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12276: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12277:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
12278:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1312] accepted 1
12279: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
12280: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
12281: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12282: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12283: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
12284: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12285: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
12286: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=-5  BUS_LOAD  MEM[2104] accepted 1
12287: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12288: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=-1  BUS_LOAD  MEM[2112] accepted 1
12289: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
12290: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
12291: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=0  BUS_LOAD  MEM[2128] accepted 1
12292: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
12293: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
12294:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 12 accepted 1
12295:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
12296: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12297: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
12298: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12299: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12300: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=5  BUS_LOAD  MEM[2152] accepted 1
12301: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12302: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12303: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12304:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
12305:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1320] accepted 1
12306: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
12307: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
12308: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12309: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12310: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
12311: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12312: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-5  BUS_LOAD  MEM[2104] accepted 1
12313: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
12314: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
12315: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12316: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=2  BUS_LOAD  MEM[2120] accepted 1
12317: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=5  BUS_LOAD  MEM[2120] accepted 1
12318: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=2  BUS_LOAD  MEM[2128] accepted 1
12319: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12320: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
12321:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1312] = 17 accepted 1
12322:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 0 accepted 1
12323: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12324: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=19  BUS_LOAD  MEM[2144] accepted 1
12325: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12326: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12327: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=5  BUS_LOAD  MEM[2152] accepted 1
12328: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12329: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12330: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12331:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
12332:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1328] accepted 1
12333: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
12334: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
12335: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12336: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12337: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
12338: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12339: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12340: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=1  BUS_LOAD  MEM[2104] accepted 1
12341: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12342: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12343: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=7  BUS_LOAD  MEM[2120] accepted 1
12344: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12345: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=7  BUS_LOAD  MEM[2128] accepted 1
12346: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
12347: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
12348:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1320] = 19 accepted 1
12349:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 5 accepted 1
12350: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12351: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
12352: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12353: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12354: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
12355: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12356: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12357: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12358:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
12359:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1336] accepted 1
12360: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
12361: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
12362: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12363: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12364: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
12365: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12366: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
12367: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=10  BUS_LOAD  MEM[2104] accepted 1
12368: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12369: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12370: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=10  BUS_LOAD  MEM[2120] accepted 1
12371: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
12372: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=10  BUS_LOAD  MEM[2128] accepted 1
12373: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12374: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
12375:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1328] = 20 accepted 1
12376:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 6 accepted 1
12377: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12378: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
12379: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12380: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12381: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
12382: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12383: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12384: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12385:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
12386:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1344] accepted 1
12387: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
12388: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
12389: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12390: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12391: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
12392: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12393: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12394: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
12395: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12396: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12397: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
12398: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
12399: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=60  BUS_LOAD  MEM[2128] accepted 1
12400: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
12401: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
12402:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1336] = 30 accepted 1
12403:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 6 accepted 1
12404: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12405: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
12406: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12407: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12408: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
12409: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12410: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12411: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12412:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
12413:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1352] accepted 1
12414: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
12415: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
12416: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12417: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12418: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
12419: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12420: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12421: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
12422: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12423: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12424: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
12425: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
12426: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
12427: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
12428: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
12429:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1344] = 34 accepted 1
12430:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 7 accepted 1
12431: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12432: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
12433: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12434: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12435: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
12436: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12437: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12438: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12439:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
12440:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=10  BUS_LOAD  MEM[1360] accepted 1
12441: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=44  BUS_LOAD  MEM[2080] accepted 1
12442: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1360  BUS_LOAD  MEM[2080] accepted 1
12443: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12444: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12445: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1104  BUS_LOAD  MEM[2096] accepted 1
12446: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
12447: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
12448: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=8  BUS_LOAD  MEM[2104] accepted 1
12449: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12450: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12451: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=8  BUS_LOAD  MEM[2120] accepted 1
12452: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
12453: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=8  BUS_LOAD  MEM[2128] accepted 1
12454: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=2  BUS_LOAD  MEM[2128] accepted 1
12455: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=36  BUS_LOAD  MEM[2136] accepted 1
12456:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=8  BUS_STORE MEM[1352] = 36 accepted 1
12457:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1096] = 8 accepted 1
12458: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12459: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=44  BUS_LOAD  MEM[2144] accepted 1
12460: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12461: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12462: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=10  BUS_LOAD  MEM[2152] accepted 1
12463:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1360] = 44 accepted 1
12464:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1104] = 10 accepted 1
12465: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
12466: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1096  BUS_LOAD  MEM[2160] accepted 1
12467: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
12468: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
12469: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
12470: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
12471: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
12472: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
12473: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
12474: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
12475:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
12476:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
12477:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
12478: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
12479: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12480: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
12481:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
12482: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
12483: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
12484: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
12485: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
12486: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12487: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12488: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
12489: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12490: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12491: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
12492: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12493: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
12494: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
12495: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
12496:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
12497:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
12498: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12499: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
12500: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12501: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12502: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
12503: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12504: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12505: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12506:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
12507:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
12508: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
12509: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
12510: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12511: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12512: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
12513: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12514: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12515: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
12516: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12517: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12518: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
12519: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
12520: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
12521: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
12522: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
12523:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
12524:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
12525: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12526: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
12527: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12528: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12529: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
12530: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12531: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12532: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12533:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
12534:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
12535: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
12536: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
12537: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12538: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12539: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
12540: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12541: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
12542: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
12543: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12544: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12545: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
12546: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
12547: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
12548: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12549: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
12550:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1296] = 9 accepted 1
12551:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 3 accepted 1
12552: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12553: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=12  BUS_LOAD  MEM[2144] accepted 1
12554: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12555: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12556: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
12557: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12558: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12559: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12560:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
12561:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1312] accepted 1
12562: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
12563: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
12564: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12565: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12566: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
12567: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12568: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
12569: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
12570: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
12571: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12572: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
12573: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12574: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
12575: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12576: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
12577:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1304] = 12 accepted 1
12578:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 0 accepted 1
12579: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12580: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
12581: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12582: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12583: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
12584: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12585: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12586: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12587:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
12588:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1320] accepted 1
12589: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
12590: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
12591: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12592: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12593: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
12594: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12595: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
12596: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
12597: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12598: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12599: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=2  BUS_LOAD  MEM[2120] accepted 1
12600: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
12601: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=2  BUS_LOAD  MEM[2128] accepted 1
12602: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
12603: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
12604:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1312] = 17 accepted 1
12605:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 3 accepted 1
12606: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12607: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=19  BUS_LOAD  MEM[2144] accepted 1
12608: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12609: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12610: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=5  BUS_LOAD  MEM[2152] accepted 1
12611: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12612: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12613: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12614:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
12615:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1328] accepted 1
12616: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
12617: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
12618: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12619: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12620: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
12621: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12622: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12623: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=1  BUS_LOAD  MEM[2104] accepted 1
12624: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12625: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12626: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=7  BUS_LOAD  MEM[2120] accepted 1
12627: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12628: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=7  BUS_LOAD  MEM[2128] accepted 1
12629: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
12630: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
12631:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1320] = 19 accepted 1
12632:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 5 accepted 1
12633: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12634: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
12635: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12636: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12637: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
12638: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12639: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12640: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12641:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
12642:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1336] accepted 1
12643: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
12644: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
12645: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12646: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12647: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
12648: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12649: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
12650: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=10  BUS_LOAD  MEM[2104] accepted 1
12651: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12652: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12653: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=10  BUS_LOAD  MEM[2120] accepted 1
12654: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
12655: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=10  BUS_LOAD  MEM[2128] accepted 1
12656: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12657: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
12658:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1328] = 20 accepted 1
12659:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 6 accepted 1
12660: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12661: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
12662: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12663: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12664: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
12665: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12666: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12667: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12668:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
12669:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1344] accepted 1
12670: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
12671: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
12672: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12673: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12674: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
12675: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12676: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12677: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
12678: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12679: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12680: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
12681: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
12682: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=60  BUS_LOAD  MEM[2128] accepted 1
12683: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
12684: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
12685:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1336] = 30 accepted 1
12686:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 6 accepted 1
12687: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12688: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
12689: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12690: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12691: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
12692: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12693: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12694: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12695:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
12696:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=8  BUS_LOAD  MEM[1352] accepted 1
12697: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=36  BUS_LOAD  MEM[2080] accepted 1
12698: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1352  BUS_LOAD  MEM[2080] accepted 1
12699: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12700: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12701: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1096  BUS_LOAD  MEM[2096] accepted 1
12702: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
12703: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12704: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
12705: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12706: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12707: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=6  BUS_LOAD  MEM[2120] accepted 1
12708: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=15  BUS_LOAD  MEM[2120] accepted 1
12709: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=6  BUS_LOAD  MEM[2128] accepted 1
12710: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=15  BUS_LOAD  MEM[2128] accepted 1
12711: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=34  BUS_LOAD  MEM[2136] accepted 1
12712:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=7  BUS_STORE MEM[1344] = 34 accepted 1
12713:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1088] = 7 accepted 1
12714: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12715: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=36  BUS_LOAD  MEM[2144] accepted 1
12716: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12717: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12718: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=8  BUS_LOAD  MEM[2152] accepted 1
12719:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1352] = 36 accepted 1
12720:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1096] = 8 accepted 1
12721: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
12722: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1088  BUS_LOAD  MEM[2160] accepted 1
12723: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
12724: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
12725: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
12726: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
12727: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
12728: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
12729: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
12730: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
12731:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
12732:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
12733:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
12734: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
12735: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12736: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
12737:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
12738: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
12739: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
12740: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
12741: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
12742: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12743: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12744: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
12745: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12746: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12747: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
12748: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12749: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
12750: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
12751: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
12752:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
12753:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
12754: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12755: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
12756: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12757: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12758: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
12759: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12760: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12761: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12762:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
12763:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1296] accepted 1
12764: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
12765: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
12766: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12767: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12768: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
12769: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12770: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12771: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
12772: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12773: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12774: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
12775: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
12776: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
12777: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
12778: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
12779:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1288] = 5 accepted 1
12780:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 2 accepted 1
12781: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12782: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
12783: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12784: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12785: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
12786: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12787: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12788: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12789:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
12790:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1304] accepted 1
12791: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
12792: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
12793: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12794: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12795: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
12796: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12797: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-3  BUS_LOAD  MEM[2104] accepted 1
12798: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
12799: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
12800: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12801: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
12802: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12803: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
12804: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12805: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
12806:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1296] = 9 accepted 1
12807:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 0 accepted 1
12808: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12809: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=12  BUS_LOAD  MEM[2144] accepted 1
12810: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12811: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12812: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
12813: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12814: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12815: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12816:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
12817:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1312] accepted 1
12818: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
12819: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
12820: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12821: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12822: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
12823: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12824: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
12825: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
12826: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12827: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12828: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
12829: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
12830: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
12831: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12832: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
12833:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 12 accepted 1
12834:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
12835: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12836: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
12837: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12838: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12839: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
12840: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12841: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12842: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12843:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
12844:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1320] accepted 1
12845: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
12846: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
12847: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12848: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12849: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
12850: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12851: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
12852: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
12853: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12854: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12855: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=2  BUS_LOAD  MEM[2120] accepted 1
12856: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
12857: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=2  BUS_LOAD  MEM[2128] accepted 1
12858: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
12859: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
12860:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1312] = 17 accepted 1
12861:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 3 accepted 1
12862: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12863: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=19  BUS_LOAD  MEM[2144] accepted 1
12864: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12865: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12866: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=5  BUS_LOAD  MEM[2152] accepted 1
12867: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12868: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12869: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12870:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
12871:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1328] accepted 1
12872: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
12873: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
12874: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12875: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12876: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
12877: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12878: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12879: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=1  BUS_LOAD  MEM[2104] accepted 1
12880: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12881: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12882: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=7  BUS_LOAD  MEM[2120] accepted 1
12883: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12884: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=7  BUS_LOAD  MEM[2128] accepted 1
12885: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
12886: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
12887:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1320] = 19 accepted 1
12888:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 5 accepted 1
12889: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12890: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
12891: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12892: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12893: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
12894: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12895: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12896: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12897:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
12898:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1336] accepted 1
12899: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
12900: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
12901: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12902: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12903: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
12904: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12905: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
12906: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=10  BUS_LOAD  MEM[2104] accepted 1
12907: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12908: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12909: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=10  BUS_LOAD  MEM[2120] accepted 1
12910: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
12911: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=10  BUS_LOAD  MEM[2128] accepted 1
12912: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
12913: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
12914:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1328] = 20 accepted 1
12915:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 6 accepted 1
12916: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12917: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
12918: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12919: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12920: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
12921: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12922: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12923: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12924:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
12925:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=7  BUS_LOAD  MEM[1344] accepted 1
12926: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=34  BUS_LOAD  MEM[2080] accepted 1
12927: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1344  BUS_LOAD  MEM[2080] accepted 1
12928: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12929: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12930: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1088  BUS_LOAD  MEM[2096] accepted 1
12931: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
12932: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12933: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
12934: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12935: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12936: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=60  BUS_LOAD  MEM[2120] accepted 1
12937: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
12938: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=60  BUS_LOAD  MEM[2128] accepted 1
12939: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
12940: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=30  BUS_LOAD  MEM[2136] accepted 1
12941:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1336] = 30 accepted 1
12942:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1080] = 6 accepted 1
12943: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12944: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=34  BUS_LOAD  MEM[2144] accepted 1
12945: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12946: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12947: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=7  BUS_LOAD  MEM[2152] accepted 1
12948:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1344] = 34 accepted 1
12949:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1088] = 7 accepted 1
12950: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
12951: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1080  BUS_LOAD  MEM[2160] accepted 1
12952: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
12953: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
12954: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
12955: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
12956: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
12957: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
12958: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
12959: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
12960:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
12961:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
12962:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
12963: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=2  BUS_LOAD  MEM[2072] accepted 1
12964: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12965: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
12966:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
12967: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
12968: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
12969: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
12970: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
12971: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12972: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
12973: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
12974: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
12975: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
12976: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
12977: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
12978: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
12979: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
12980: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
12981:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1280] = 0 accepted 1
12982:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 1 accepted 1
12983: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
12984: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
12985: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
12986: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
12987: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
12988: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
12989: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12990: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
12991:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
12992:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=0  BUS_LOAD  MEM[1296] accepted 1
12993: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
12994: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
12995: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
12996: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
12997: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
12998: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
12999: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-2  BUS_LOAD  MEM[2104] accepted 1
13000: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
13001: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
13002: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13003: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
13004: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=2  BUS_LOAD  MEM[2120] accepted 1
13005: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
13006: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
13007: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
13008:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1288] = 5 accepted 1
13009:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 0 accepted 1
13010: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13011: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
13012: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13013: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13014: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
13015: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13016: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13017: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13018:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
13019:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
13020: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
13021: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
13022: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13023: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13024: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
13025: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13026: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13027: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
13028: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13029: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13030: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13031: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13032: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13033: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13034: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
13035:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1296] = 9 accepted 1
13036:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 2 accepted 1
13037: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13038: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=12  BUS_LOAD  MEM[2144] accepted 1
13039: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13040: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13041: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
13042: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13043: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13044: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13045:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
13046:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1312] accepted 1
13047: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
13048: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
13049: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13050: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13051: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
13052: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13053: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
13054: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13055: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13056: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13057: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
13058: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
13059: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
13060: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
13061: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
13062:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 12 accepted 1
13063:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
13064: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13065: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
13066: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13067: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13068: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
13069: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13070: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13071: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13072:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
13073:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1320] accepted 1
13074: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
13075: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
13076: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13077: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13078: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
13079: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13080: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
13081: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
13082: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13083: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13084: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=2  BUS_LOAD  MEM[2120] accepted 1
13085: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
13086: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=2  BUS_LOAD  MEM[2128] accepted 1
13087: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
13088: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
13089:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1312] = 17 accepted 1
13090:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 3 accepted 1
13091: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13092: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=19  BUS_LOAD  MEM[2144] accepted 1
13093: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13094: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13095: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=5  BUS_LOAD  MEM[2152] accepted 1
13096: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13097: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13098: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13099:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
13100:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1328] accepted 1
13101: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
13102: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
13103: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13104: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13105: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
13106: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13107: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13108: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=1  BUS_LOAD  MEM[2104] accepted 1
13109: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13110: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13111: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=7  BUS_LOAD  MEM[2120] accepted 1
13112: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
13113: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=7  BUS_LOAD  MEM[2128] accepted 1
13114: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
13115: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
13116:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1320] = 19 accepted 1
13117:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 5 accepted 1
13118: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13119: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
13120: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13121: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13122: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
13123: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13124: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13125: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13126:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
13127:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1336] accepted 1
13128: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=30  BUS_LOAD  MEM[2080] accepted 1
13129: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1336  BUS_LOAD  MEM[2080] accepted 1
13130: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13131: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13132: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1080  BUS_LOAD  MEM[2096] accepted 1
13133: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
13134: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
13135: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=10  BUS_LOAD  MEM[2104] accepted 1
13136: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13137: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13138: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=10  BUS_LOAD  MEM[2120] accepted 1
13139: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
13140: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=10  BUS_LOAD  MEM[2128] accepted 1
13141: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
13142: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=20  BUS_LOAD  MEM[2136] accepted 1
13143:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=6  BUS_STORE MEM[1328] = 20 accepted 1
13144:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1072] = 6 accepted 1
13145: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13146: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=30  BUS_LOAD  MEM[2144] accepted 1
13147: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13148: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13149: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
13150:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1336] = 30 accepted 1
13151:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1080] = 6 accepted 1
13152: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
13153: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1072  BUS_LOAD  MEM[2160] accepted 1
13154: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
13155: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
13156: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
13157: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
13158: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13159: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13160: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
13161: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
13162:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
13163:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=1  BUS_LOAD  MEM[1280] accepted 1
13164:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
13165: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=0  BUS_LOAD  MEM[2072] accepted 1
13166: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13167: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
13168:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
13169: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
13170: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
13171: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
13172: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
13173: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13174: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=-1  BUS_LOAD  MEM[2104] accepted 1
13175: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13176: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=-1  BUS_LOAD  MEM[2112] accepted 1
13177: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13178: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13179: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13180: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13181: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
13182: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
13183:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1280] = 0 accepted 1
13184:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 0 accepted 1
13185: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13186: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
13187: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13188: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13189: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=1  BUS_LOAD  MEM[2152] accepted 1
13190: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13191: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13192: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13193:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
13194:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=2  BUS_LOAD  MEM[1296] accepted 1
13195: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
13196: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
13197: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13198: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13199: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
13200: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13201: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13202: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
13203: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13204: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13205: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
13206: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
13207: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
13208: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
13209: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
13210:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1288] = 5 accepted 1
13211:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 1 accepted 1
13212: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13213: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
13214: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13215: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13216: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
13217: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13218: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13219: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13220:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
13221:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
13222: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
13223: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
13224: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13225: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13226: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
13227: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13228: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13229: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
13230: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13231: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13232: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13233: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13234: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13235: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13236: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
13237:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1296] = 9 accepted 1
13238:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 2 accepted 1
13239: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13240: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=12  BUS_LOAD  MEM[2144] accepted 1
13241: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13242: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13243: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
13244: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13245: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13246: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13247:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
13248:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1312] accepted 1
13249: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
13250: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
13251: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13252: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13253: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
13254: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13255: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
13256: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13257: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13258: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13259: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
13260: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
13261: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
13262: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
13263: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
13264:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 12 accepted 1
13265:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
13266: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13267: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
13268: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13269: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13270: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
13271: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13272: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13273: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13274:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
13275:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1320] accepted 1
13276: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
13277: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
13278: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13279: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13280: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
13281: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13282: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
13283: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
13284: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13285: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13286: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=2  BUS_LOAD  MEM[2120] accepted 1
13287: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
13288: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=2  BUS_LOAD  MEM[2128] accepted 1
13289: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
13290: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
13291:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1312] = 17 accepted 1
13292:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 3 accepted 1
13293: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13294: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=19  BUS_LOAD  MEM[2144] accepted 1
13295: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13296: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13297: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=5  BUS_LOAD  MEM[2152] accepted 1
13298: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13299: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13300: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13301:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
13302:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=6  BUS_LOAD  MEM[1328] accepted 1
13303: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=20  BUS_LOAD  MEM[2080] accepted 1
13304: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1328  BUS_LOAD  MEM[2080] accepted 1
13305: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13306: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13307: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1072  BUS_LOAD  MEM[2096] accepted 1
13308: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
13309: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13310: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=1  BUS_LOAD  MEM[2104] accepted 1
13311: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13312: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13313: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=7  BUS_LOAD  MEM[2120] accepted 1
13314: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
13315: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=7  BUS_LOAD  MEM[2128] accepted 1
13316: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
13317: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=19  BUS_LOAD  MEM[2136] accepted 1
13318:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=5  BUS_STORE MEM[1320] = 19 accepted 1
13319:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1064] = 5 accepted 1
13320: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13321: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=20  BUS_LOAD  MEM[2144] accepted 1
13322: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13323: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13324: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=6  BUS_LOAD  MEM[2152] accepted 1
13325:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1328] = 20 accepted 1
13326:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1072] = 6 accepted 1
13327: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
13328: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1064  BUS_LOAD  MEM[2160] accepted 1
13329: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
13330: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
13331: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
13332: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
13333: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13334: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13335: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
13336: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
13337:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
13338:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=0  BUS_LOAD  MEM[1280] accepted 1
13339:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
13340: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=1  BUS_LOAD  MEM[2072] accepted 1
13341: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13342: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
13343:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
13344: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
13345: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
13346: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
13347: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
13348: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13349: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13350: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13351: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13352: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13353: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13354: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13355: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13356: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13357: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
13358:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1280] = 0 accepted 1
13359:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 0 accepted 1
13360: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13361: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
13362: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13363: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13364: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=1  BUS_LOAD  MEM[2152] accepted 1
13365: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13366: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13367: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13368:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
13369:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=2  BUS_LOAD  MEM[1296] accepted 1
13370: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
13371: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
13372: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13373: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13374: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
13375: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13376: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13377: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
13378: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13379: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13380: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
13381: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
13382: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
13383: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
13384: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
13385:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1288] = 5 accepted 1
13386:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 1 accepted 1
13387: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13388: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
13389: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13390: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13391: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
13392: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13393: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13394: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13395:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
13396:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
13397: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
13398: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
13399: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13400: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13401: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
13402: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13403: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13404: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
13405: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13406: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13407: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13408: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13409: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13410: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13411: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
13412:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1296] = 9 accepted 1
13413:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 2 accepted 1
13414: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13415: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=12  BUS_LOAD  MEM[2144] accepted 1
13416: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13417: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13418: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
13419: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13420: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13421: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13422:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
13423:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1312] accepted 1
13424: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
13425: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
13426: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13427: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13428: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
13429: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13430: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
13431: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13432: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13433: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13434: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
13435: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
13436: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
13437: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
13438: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
13439:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 12 accepted 1
13440:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
13441: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13442: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
13443: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13444: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13445: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
13446: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13447: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13448: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13449:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
13450:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=5  BUS_LOAD  MEM[1320] accepted 1
13451: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=19  BUS_LOAD  MEM[2080] accepted 1
13452: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1320  BUS_LOAD  MEM[2080] accepted 1
13453: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13454: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13455: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1064  BUS_LOAD  MEM[2096] accepted 1
13456: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
13457: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=2  BUS_LOAD  MEM[2104] accepted 1
13458: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=2  BUS_LOAD  MEM[2104] accepted 1
13459: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13460: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13461: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=2  BUS_LOAD  MEM[2120] accepted 1
13462: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=6  BUS_LOAD  MEM[2120] accepted 1
13463: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=2  BUS_LOAD  MEM[2128] accepted 1
13464: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=6  BUS_LOAD  MEM[2128] accepted 1
13465: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=17  BUS_LOAD  MEM[2136] accepted 1
13466:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1312] = 17 accepted 1
13467:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1056] = 3 accepted 1
13468: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13469: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=19  BUS_LOAD  MEM[2144] accepted 1
13470: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13471: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13472: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=5  BUS_LOAD  MEM[2152] accepted 1
13473:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1320] = 19 accepted 1
13474:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1064] = 5 accepted 1
13475: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
13476: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1056  BUS_LOAD  MEM[2160] accepted 1
13477: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
13478: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
13479: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
13480: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
13481: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13482: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13483: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
13484: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
13485:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
13486:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=0  BUS_LOAD  MEM[1280] accepted 1
13487:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
13488: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=1  BUS_LOAD  MEM[2072] accepted 1
13489: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13490: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
13491:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
13492: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
13493: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
13494: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
13495: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
13496: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13497: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13498: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13499: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13500: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13501: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13502: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13503: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13504: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13505: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
13506:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1280] = 0 accepted 1
13507:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 0 accepted 1
13508: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13509: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
13510: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13511: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13512: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=1  BUS_LOAD  MEM[2152] accepted 1
13513: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13514: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13515: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13516:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
13517:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=2  BUS_LOAD  MEM[1296] accepted 1
13518: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
13519: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
13520: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13521: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13522: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
13523: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13524: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13525: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
13526: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13527: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13528: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
13529: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
13530: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
13531: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
13532: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
13533:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1288] = 5 accepted 1
13534:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 1 accepted 1
13535: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13536: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
13537: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13538: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13539: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
13540: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13541: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13542: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13543:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
13544:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
13545: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
13546: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
13547: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13548: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13549: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
13550: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13551: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13552: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
13553: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13554: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13555: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13556: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13557: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13558: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13559: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
13560:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1296] = 9 accepted 1
13561:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 2 accepted 1
13562: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13563: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=12  BUS_LOAD  MEM[2144] accepted 1
13564: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13565: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13566: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
13567: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13568: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13569: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13570:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
13571:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1312] accepted 1
13572: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=17  BUS_LOAD  MEM[2080] accepted 1
13573: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1312  BUS_LOAD  MEM[2080] accepted 1
13574: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13575: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13576: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1056  BUS_LOAD  MEM[2096] accepted 1
13577: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
13578: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=0  BUS_LOAD  MEM[2104] accepted 1
13579: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13580: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13581: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13582: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=29  BUS_LOAD  MEM[2120] accepted 1
13583: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=0  BUS_LOAD  MEM[2120] accepted 1
13584: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=29  BUS_LOAD  MEM[2128] accepted 1
13585: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=0  BUS_LOAD  MEM[2128] accepted 1
13586: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=12  BUS_LOAD  MEM[2136] accepted 1
13587:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=3  BUS_STORE MEM[1304] = 12 accepted 1
13588:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1048] = 3 accepted 1
13589: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13590: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=17  BUS_LOAD  MEM[2144] accepted 1
13591: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13592: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13593: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
13594:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1312] = 17 accepted 1
13595:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1056] = 3 accepted 1
13596: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
13597: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1048  BUS_LOAD  MEM[2160] accepted 1
13598: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
13599: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
13600: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
13601: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
13602: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13603: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13604: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
13605: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
13606:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
13607:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=0  BUS_LOAD  MEM[1280] accepted 1
13608:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
13609: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=1  BUS_LOAD  MEM[2072] accepted 1
13610: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13611: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
13612:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
13613: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
13614: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
13615: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
13616: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
13617: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13618: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13619: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13620: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13621: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13622: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13623: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13624: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13625: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13626: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
13627:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1280] = 0 accepted 1
13628:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 0 accepted 1
13629: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13630: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
13631: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13632: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13633: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=1  BUS_LOAD  MEM[2152] accepted 1
13634: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13635: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13636: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13637:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
13638:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=2  BUS_LOAD  MEM[1296] accepted 1
13639: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
13640: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
13641: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13642: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13643: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
13644: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13645: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13646: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
13647: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13648: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13649: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
13650: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
13651: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
13652: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
13653: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
13654:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1288] = 5 accepted 1
13655:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 1 accepted 1
13656: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13657: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
13658: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13659: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13660: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
13661: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13662: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13663: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13664:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
13665:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=3  BUS_LOAD  MEM[1304] accepted 1
13666: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=12  BUS_LOAD  MEM[2080] accepted 1
13667: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1304  BUS_LOAD  MEM[2080] accepted 1
13668: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13669: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13670: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1048  BUS_LOAD  MEM[2096] accepted 1
13671: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
13672: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13673: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=3  BUS_LOAD  MEM[2104] accepted 1
13674: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13675: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13676: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13677: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13678: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13679: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13680: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=9  BUS_LOAD  MEM[2136] accepted 1
13681:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=2  BUS_STORE MEM[1296] = 9 accepted 1
13682:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1040] = 2 accepted 1
13683: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13684: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=12  BUS_LOAD  MEM[2144] accepted 1
13685: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13686: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13687: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=3  BUS_LOAD  MEM[2152] accepted 1
13688:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1304] = 12 accepted 1
13689:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1048] = 3 accepted 1
13690: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
13691: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1040  BUS_LOAD  MEM[2160] accepted 1
13692: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
13693: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
13694: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
13695: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
13696: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13697: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13698: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
13699: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
13700:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
13701:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=0  BUS_LOAD  MEM[1280] accepted 1
13702:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
13703: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=1  BUS_LOAD  MEM[2072] accepted 1
13704: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13705: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
13706:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
13707: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
13708: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
13709: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
13710: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
13711: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=1  BUS_LOAD  MEM[2096] accepted 1
13712: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13713: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13714: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13715: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13716: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13717: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13718: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13719: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13720: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
13721:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1280] = 0 accepted 1
13722:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 0 accepted 1
13723: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13724: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
13725: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13726: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13727: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=1  BUS_LOAD  MEM[2152] accepted 1
13728: 2072:ldq     |   0:-       |   0:-       |   0:-       |2148:bne     BUS_LOAD  MEM[2064] accepted 1
13729: 2076:ldq     |2072:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13730: 2080:addq    |2076:ldq     |2072:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13731:    0:-       |2080:addq    |2076:ldq     |2072:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
13732:    0:-       |   0:-       |2080:addq    |2076:ldq     |2072:ldq     r12=2  BUS_LOAD  MEM[1296] accepted 1
13733: 2084:addq    |   0:-       |   0:-       |2080:addq    |2076:ldq     r22=9  BUS_LOAD  MEM[2080] accepted 1
13734: 2088:cmplt   |2084:addq    |   0:-       |   0:-       |2080:addq    r20=1296  BUS_LOAD  MEM[2080] accepted 1
13735: 2092:subq    |2088:cmplt   |2084:addq    |   0:-       |   0:-       BUS_LOAD  MEM[2088] accepted 1
13736: 2096:subq    |2092:subq    |2088:cmplt   |2084:addq    |   0:-       BUS_LOAD  MEM[2088] accepted 1
13737: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |2084:addq    r10=1040  BUS_LOAD  MEM[2096] accepted 1
13738: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
13739: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13740: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=4  BUS_LOAD  MEM[2104] accepted 1
13741: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13742: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13743: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=12  BUS_LOAD  MEM[2120] accepted 1
13744: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=3  BUS_LOAD  MEM[2120] accepted 1
13745: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=12  BUS_LOAD  MEM[2128] accepted 1
13746: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=3  BUS_LOAD  MEM[2128] accepted 1
13747: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=5  BUS_LOAD  MEM[2136] accepted 1
13748:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=1  BUS_STORE MEM[1288] = 5 accepted 1
13749:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1032] = 1 accepted 1
13750: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13751: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=9  BUS_LOAD  MEM[2144] accepted 1
13752: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13753: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13754: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=2  BUS_LOAD  MEM[2152] accepted 1
13755:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1296] = 9 accepted 1
13756:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1040] = 2 accepted 1
13757: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
13758: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1032  BUS_LOAD  MEM[2160] accepted 1
13759: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
13760: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
13761: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=1  BUS_LOAD  MEM[2176] accepted 1
13762: 2056:bis     |   0:-       |   0:-       |   0:-       |2168:bne     BUS_LOAD  MEM[2048] accepted 1
13763: 2060:bis     |2056:bis     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13764: 2064:ldq     |2060:bis     |2056:bis     |   0:-       |   0:-       BUS_LOAD  MEM[2056] accepted 1
13765: 2068:ldq     |2064:ldq     |2060:bis     |2056:bis     |   0:-       BUS_LOAD  MEM[2064] accepted 1
13766: 2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     |2056:bis     r10=1024  BUS_LOAD  MEM[2064] accepted 1
13767:    0:-       |2072:ldq     |2068:ldq     |2064:ldq     |2060:bis     r20=1280  BUS_LOAD  MEM[1024] accepted 1
13768:    0:-       |   0:-       |2072:ldq     |2068:ldq     |2064:ldq     r11=0  BUS_LOAD  MEM[1280] accepted 1
13769:    0:-       |   0:-       |   0:-       |2072:ldq     |2068:ldq     r21=0  BUS_LOAD  MEM[1032] accepted 1
13770: 2076:ldq     |   0:-       |   0:-       |   0:-       |2072:ldq     r12=1  BUS_LOAD  MEM[2072] accepted 1
13771: 2080:addq    |2076:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[2072] accepted 1
13772: 2084:addq    |2080:addq    |2076:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[2080] accepted 1
13773:    0:-       |2084:addq    |2080:addq    |2076:ldq     |   0:-       BUS_LOAD  MEM[1288] accepted 1
13774: 2088:cmplt   |   0:-       |2084:addq    |2080:addq    |2076:ldq     r22=5  BUS_LOAD  MEM[2080] accepted 1
13775: 2092:subq    |2088:cmplt   |   0:-       |2084:addq    |2080:addq    r20=1288  BUS_LOAD  MEM[2088] accepted 1
13776: 2096:subq    |2092:subq    |2088:cmplt   |   0:-       |2084:addq    r10=1032  BUS_LOAD  MEM[2088] accepted 1
13777: 2100:sra     |2096:subq    |2092:subq    |2088:cmplt   |   0:-       BUS_LOAD  MEM[2096] accepted 1
13778: 2104:sra     |2100:sra     |2096:subq    |2092:subq    |2088:cmplt   r3=0  BUS_LOAD  MEM[2096] accepted 1
13779: 2108:xor     |2104:sra     |2100:sra     |2096:subq    |2092:subq    r13=1  BUS_LOAD  MEM[2104] accepted 1
13780: 2112:xor     |2108:xor     |2104:sra     |2100:sra     |2096:subq    r23=5  BUS_LOAD  MEM[2104] accepted 1
13781: 2116:bic     |2112:xor     |2108:xor     |2104:sra     |2100:sra     r13=0  BUS_LOAD  MEM[2112] accepted 1
13782: 2120:bic     |2116:bic     |2112:xor     |2108:xor     |2104:sra     r23=0  BUS_LOAD  MEM[2112] accepted 1
13783: 2124:xor     |2120:bic     |2116:bic     |2112:xor     |2108:xor     r21=5  BUS_LOAD  MEM[2120] accepted 1
13784: 2128:xor     |2124:xor     |2120:bic     |2116:bic     |2112:xor     r11=1  BUS_LOAD  MEM[2120] accepted 1
13785: 2132:stq     |2128:xor     |2124:xor     |2120:bic     |2116:bic     r23=5  BUS_LOAD  MEM[2128] accepted 1
13786: 2136:stq     |2132:stq     |2128:xor     |2124:xor     |2120:bic     r13=1  BUS_LOAD  MEM[2128] accepted 1
13787: 2140:xor     |2136:stq     |2132:stq     |2128:xor     |2124:xor     r22=0  BUS_LOAD  MEM[2136] accepted 1
13788:    0:-       |2140:xor     |2136:stq     |2132:stq     |2128:xor     r12=0  BUS_STORE MEM[1280] = 0 accepted 1
13789:    0:-       |   0:-       |2140:xor     |2136:stq     |2132:stq     BUS_STORE MEM[1024] = 0 accepted 1
13790: 2144:xor     |   0:-       |   0:-       |2140:xor     |2136:stq     BUS_LOAD  MEM[2136] accepted 1
13791: 2148:bne     |2144:xor     |   0:-       |   0:-       |2140:xor     r21=5  BUS_LOAD  MEM[2144] accepted 1
13792: 2152:stq     |2148:bne     |2144:xor     |   0:-       |   0:-       BUS_LOAD  MEM[2144] accepted 1
13793: 2156:stq     |2152:stq     |2148:bne     |2144:xor     |   0:-       BUS_LOAD  MEM[2152] accepted 1
13794: 2160:subq    |2156:stq     |2152:stq     |2148:bne     |2144:xor     r11=1  BUS_LOAD  MEM[2152] accepted 1
13795:    0:-       |2160:subq    |2156:stq     |2152:stq     |2148:bne     BUS_STORE MEM[1288] = 5 accepted 1
13796:    0:-       |   0:-       |2160:subq    |2156:stq     |2152:stq     BUS_STORE MEM[1032] = 1 accepted 1
13797: 2164:cmplt   |   0:-       |   0:-       |2160:subq    |2156:stq     BUS_LOAD  MEM[2160] accepted 1
13798: 2168:bne     |2164:cmplt   |   0:-       |   0:-       |2160:subq    r2=1024  BUS_LOAD  MEM[2160] accepted 1
13799: 2172:ldq     |2168:bne     |2164:cmplt   |   0:-       |   0:-       BUS_LOAD  MEM[2168] accepted 1
13800: 2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   |   0:-       BUS_LOAD  MEM[2168] accepted 1
13801: 2180:br      |2176:cmple   |2172:ldq     |2168:bne     |2164:cmplt   r3=0  BUS_LOAD  MEM[2176] accepted 1
13802:    0:-       |2176:cmple   |   0:-       |2172:ldq     |2168:bne     BUS_LOAD  MEM[1280] accepted 1
13803: 2180:br      |   0:-       |2176:cmple   |   0:-       |2172:ldq     r21=0  BUS_LOAD  MEM[2176] accepted 1
13804: 2184:beq     |2180:br      |   0:-       |2176:cmple   |   0:-       BUS_LOAD  MEM[2176] accepted 1
13805: 2188:halt    |2184:beq     |2180:br      |   0:-       |2176:cmple   r3=0  BUS_LOAD  MEM[2184] accepted 1
13806: 2192:ldqu    |2188:halt    |2184:beq     |2180:br      |   0:-       BUS_LOAD  MEM[2184] accepted 1
13807:   16:lda     |   0:-       |   0:-       |   0:-       |2180:br      BUS_LOAD  MEM[8] accepted 1
13808:   20:subq    |  16:lda     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
13809:   24:lda     |  20:subq    |  16:lda     |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
13810:   28:lda     |  24:lda     |  20:subq    |  16:lda     |   0:-       BUS_LOAD  MEM[24] accepted 1
13811:   32:ldq     |  28:lda     |  24:lda     |  20:subq    |  16:lda     r20=3072  BUS_LOAD  MEM[24] accepted 1
13812:   36:ldq     |  32:ldq     |  28:lda     |  24:lda     |  20:subq    r10=1272  BUS_LOAD  MEM[32] accepted 1
13813:   40:ldq     |  36:ldq     |  32:ldq     |  28:lda     |  24:lda     r11=1528  BUS_LOAD  MEM[32] accepted 1
13814:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |  28:lda     r21=3576  BUS_LOAD  MEM[1024] accepted 1
13815:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=0  BUS_LOAD  MEM[1280] accepted 1
13816:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=0  BUS_LOAD  MEM[1272] accepted 1
13817:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=187  BUS_LOAD  MEM[40] accepted 1
13818:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
13819:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
13820:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1528] accepted 1
13821:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=284  BUS_LOAD  MEM[48] accepted 1
13822:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=0  BUS_LOAD  MEM[56] accepted 1
13823:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=97  BUS_LOAD  MEM[56] accepted 1
13824:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
13825:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
13826:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
13827:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
13828:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
13829:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
13830:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=284  BUS_LOAD  MEM[88] accepted 1
13831:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=0  BUS_LOAD  MEM[88] accepted 1
13832:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=284  BUS_STORE MEM[3072] = 0 accepted 1
13833:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3576] = 284 accepted 1
13834:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
13835:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3080  BUS_LOAD  MEM[96] accepted 1
13836:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
13837:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
13838:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3568  BUS_LOAD  MEM[112] accepted 1
13839:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
13840:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
13841:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
13842:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1280  BUS_LOAD  MEM[128] accepted 1
13843:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1272  BUS_LOAD  MEM[128] accepted 1
13844:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
13845:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
13846:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1032  BUS_LOAD  MEM[144] accepted 1
13847:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1520  BUS_LOAD  MEM[144] accepted 1
13848:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
13849:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13850:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13851:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1032] accepted 1
13852:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=1  BUS_LOAD  MEM[1280] accepted 1
13853:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=0  BUS_LOAD  MEM[1272] accepted 1
13854:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=187  BUS_LOAD  MEM[40] accepted 1
13855:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
13856:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
13857:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1520] accepted 1
13858:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=202  BUS_LOAD  MEM[48] accepted 1
13859:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=-1  BUS_LOAD  MEM[56] accepted 1
13860:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=15  BUS_LOAD  MEM[56] accepted 1
13861:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
13862:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=-1  BUS_LOAD  MEM[64] accepted 1
13863:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
13864:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
13865:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
13866:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
13867:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=202  BUS_LOAD  MEM[88] accepted 1
13868:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=0  BUS_LOAD  MEM[88] accepted 1
13869:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=202  BUS_STORE MEM[3080] = 0 accepted 1
13870:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3568] = 202 accepted 1
13871:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
13872:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3088  BUS_LOAD  MEM[96] accepted 1
13873:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
13874:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
13875:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3560  BUS_LOAD  MEM[112] accepted 1
13876:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
13877:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=-8  BUS_LOAD  MEM[120] accepted 1
13878:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
13879:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1288  BUS_LOAD  MEM[128] accepted 1
13880:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1272  BUS_LOAD  MEM[128] accepted 1
13881:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=0  BUS_LOAD  MEM[136] accepted 1
13882:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
13883:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1032  BUS_LOAD  MEM[144] accepted 1
13884:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1512  BUS_LOAD  MEM[144] accepted 1
13885:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
13886:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13887:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13888:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1032] accepted 1
13889:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=1  BUS_LOAD  MEM[1288] accepted 1
13890:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=5  BUS_LOAD  MEM[1272] accepted 1
13891:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=187  BUS_LOAD  MEM[40] accepted 1
13892:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
13893:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
13894:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1512] accepted 1
13895:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=175  BUS_LOAD  MEM[48] accepted 1
13896:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=4  BUS_LOAD  MEM[56] accepted 1
13897:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=-12  BUS_LOAD  MEM[56] accepted 1
13898:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
13899:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
13900:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=-1  BUS_LOAD  MEM[72] accepted 1
13901:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
13902:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=187  BUS_LOAD  MEM[80] accepted 1
13903:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=1  BUS_LOAD  MEM[80] accepted 1
13904:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=0  BUS_LOAD  MEM[88] accepted 1
13905:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=1  BUS_LOAD  MEM[88] accepted 1
13906:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=187  BUS_STORE MEM[3088] = 1 accepted 1
13907:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3560] = 187 accepted 1
13908:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
13909:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3096  BUS_LOAD  MEM[96] accepted 1
13910:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
13911:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
13912:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3552  BUS_LOAD  MEM[112] accepted 1
13913:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
13914:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
13915:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=-8  BUS_LOAD  MEM[120] accepted 1
13916:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1288  BUS_LOAD  MEM[128] accepted 1
13917:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
13918:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
13919:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=0  BUS_LOAD  MEM[136] accepted 1
13920:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1040  BUS_LOAD  MEM[144] accepted 1
13921:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1512  BUS_LOAD  MEM[144] accepted 1
13922:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
13923:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13924:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13925:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1040] accepted 1
13926:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=2  BUS_LOAD  MEM[1288] accepted 1
13927:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=5  BUS_LOAD  MEM[1264] accepted 1
13928:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
13929:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
13930:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
13931:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1512] accepted 1
13932:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=175  BUS_LOAD  MEM[48] accepted 1
13933:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=3  BUS_LOAD  MEM[56] accepted 1
13934:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=76  BUS_LOAD  MEM[56] accepted 1
13935:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
13936:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
13937:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
13938:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
13939:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
13940:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=2  BUS_LOAD  MEM[80] accepted 1
13941:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=175  BUS_LOAD  MEM[88] accepted 1
13942:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=2  BUS_LOAD  MEM[88] accepted 1
13943:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=175  BUS_STORE MEM[3096] = 2 accepted 1
13944:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3552] = 175 accepted 1
13945:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
13946:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3104  BUS_LOAD  MEM[96] accepted 1
13947:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
13948:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
13949:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3544  BUS_LOAD  MEM[112] accepted 1
13950:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
13951:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
13952:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
13953:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1288  BUS_LOAD  MEM[128] accepted 1
13954:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
13955:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
13956:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
13957:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1048  BUS_LOAD  MEM[144] accepted 1
13958:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1504  BUS_LOAD  MEM[144] accepted 1
13959:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
13960:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13961:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13962:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1048] accepted 1
13963:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=3  BUS_LOAD  MEM[1288] accepted 1
13964:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=5  BUS_LOAD  MEM[1264] accepted 1
13965:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
13966:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
13967:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
13968:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1504] accepted 1
13969:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=163  BUS_LOAD  MEM[48] accepted 1
13970:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=2  BUS_LOAD  MEM[56] accepted 1
13971:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=64  BUS_LOAD  MEM[56] accepted 1
13972:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
13973:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
13974:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
13975:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
13976:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
13977:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=3  BUS_LOAD  MEM[80] accepted 1
13978:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=163  BUS_LOAD  MEM[88] accepted 1
13979:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=3  BUS_LOAD  MEM[88] accepted 1
13980:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=163  BUS_STORE MEM[3104] = 3 accepted 1
13981:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3544] = 163 accepted 1
13982:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
13983:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3112  BUS_LOAD  MEM[96] accepted 1
13984:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
13985:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
13986:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3536  BUS_LOAD  MEM[112] accepted 1
13987:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
13988:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
13989:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
13990:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1288  BUS_LOAD  MEM[128] accepted 1
13991:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
13992:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
13993:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
13994:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1056  BUS_LOAD  MEM[144] accepted 1
13995:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1496  BUS_LOAD  MEM[144] accepted 1
13996:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
13997:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13998:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
13999:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1056] accepted 1
14000:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=3  BUS_LOAD  MEM[1288] accepted 1
14001:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=5  BUS_LOAD  MEM[1264] accepted 1
14002:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14003:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14004:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14005:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1496] accepted 1
14006:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=159  BUS_LOAD  MEM[48] accepted 1
14007:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=2  BUS_LOAD  MEM[56] accepted 1
14008:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=60  BUS_LOAD  MEM[56] accepted 1
14009:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14010:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14011:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14012:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14013:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14014:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=3  BUS_LOAD  MEM[80] accepted 1
14015:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=159  BUS_LOAD  MEM[88] accepted 1
14016:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=3  BUS_LOAD  MEM[88] accepted 1
14017:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=159  BUS_STORE MEM[3112] = 3 accepted 1
14018:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3536] = 159 accepted 1
14019:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14020:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3120  BUS_LOAD  MEM[96] accepted 1
14021:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14022:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14023:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3528  BUS_LOAD  MEM[112] accepted 1
14024:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14025:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14026:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14027:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1288  BUS_LOAD  MEM[128] accepted 1
14028:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
14029:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14030:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14031:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1064  BUS_LOAD  MEM[144] accepted 1
14032:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1488  BUS_LOAD  MEM[144] accepted 1
14033:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14034:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14035:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14036:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1064] accepted 1
14037:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=5  BUS_LOAD  MEM[1288] accepted 1
14038:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=5  BUS_LOAD  MEM[1264] accepted 1
14039:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14040:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14041:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14042:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1488] accepted 1
14043:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=153  BUS_LOAD  MEM[48] accepted 1
14044:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=0  BUS_LOAD  MEM[56] accepted 1
14045:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=54  BUS_LOAD  MEM[56] accepted 1
14046:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14047:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14048:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14049:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14050:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14051:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=5  BUS_LOAD  MEM[80] accepted 1
14052:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=153  BUS_LOAD  MEM[88] accepted 1
14053:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=5  BUS_LOAD  MEM[88] accepted 1
14054:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=153  BUS_STORE MEM[3120] = 5 accepted 1
14055:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3528] = 153 accepted 1
14056:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14057:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3128  BUS_LOAD  MEM[96] accepted 1
14058:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14059:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14060:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3520  BUS_LOAD  MEM[112] accepted 1
14061:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14062:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14063:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14064:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1288  BUS_LOAD  MEM[128] accepted 1
14065:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
14066:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14067:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14068:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1072  BUS_LOAD  MEM[144] accepted 1
14069:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1480  BUS_LOAD  MEM[144] accepted 1
14070:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14071:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14072:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14073:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
14074:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=6  BUS_LOAD  MEM[1288] accepted 1
14075:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=5  BUS_LOAD  MEM[1264] accepted 1
14076:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14077:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14078:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14079:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1480] accepted 1
14080:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=149  BUS_LOAD  MEM[48] accepted 1
14081:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=-1  BUS_LOAD  MEM[56] accepted 1
14082:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=50  BUS_LOAD  MEM[56] accepted 1
14083:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14084:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=-1  BUS_LOAD  MEM[64] accepted 1
14085:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14086:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=5  BUS_LOAD  MEM[72] accepted 1
14087:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14088:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
14089:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=149  BUS_LOAD  MEM[88] accepted 1
14090:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=5  BUS_LOAD  MEM[88] accepted 1
14091:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=149  BUS_STORE MEM[3128] = 5 accepted 1
14092:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3520] = 149 accepted 1
14093:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14094:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3136  BUS_LOAD  MEM[96] accepted 1
14095:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14096:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14097:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3512  BUS_LOAD  MEM[112] accepted 1
14098:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14099:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=-8  BUS_LOAD  MEM[120] accepted 1
14100:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14101:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1296  BUS_LOAD  MEM[128] accepted 1
14102:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
14103:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=0  BUS_LOAD  MEM[136] accepted 1
14104:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14105:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1072  BUS_LOAD  MEM[144] accepted 1
14106:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1472  BUS_LOAD  MEM[144] accepted 1
14107:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14108:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14109:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14110:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1072] accepted 1
14111:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=6  BUS_LOAD  MEM[1296] accepted 1
14112:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=9  BUS_LOAD  MEM[1264] accepted 1
14113:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14114:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14115:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14116:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1472] accepted 1
14117:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=148  BUS_LOAD  MEM[48] accepted 1
14118:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=3  BUS_LOAD  MEM[56] accepted 1
14119:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=49  BUS_LOAD  MEM[56] accepted 1
14120:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14121:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14122:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14123:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14124:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14125:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=6  BUS_LOAD  MEM[80] accepted 1
14126:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=148  BUS_LOAD  MEM[88] accepted 1
14127:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=6  BUS_LOAD  MEM[88] accepted 1
14128:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=148  BUS_STORE MEM[3136] = 6 accepted 1
14129:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3512] = 148 accepted 1
14130:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14131:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3144  BUS_LOAD  MEM[96] accepted 1
14132:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14133:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14134:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3504  BUS_LOAD  MEM[112] accepted 1
14135:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14136:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14137:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14138:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1296  BUS_LOAD  MEM[128] accepted 1
14139:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
14140:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14141:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14142:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1080  BUS_LOAD  MEM[144] accepted 1
14143:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1464  BUS_LOAD  MEM[144] accepted 1
14144:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14145:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14146:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14147:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1080] accepted 1
14148:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=6  BUS_LOAD  MEM[1296] accepted 1
14149:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=9  BUS_LOAD  MEM[1264] accepted 1
14150:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14151:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14152:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14153:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1464] accepted 1
14154:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=145  BUS_LOAD  MEM[48] accepted 1
14155:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=3  BUS_LOAD  MEM[56] accepted 1
14156:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=46  BUS_LOAD  MEM[56] accepted 1
14157:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14158:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14159:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14160:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14161:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14162:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=6  BUS_LOAD  MEM[80] accepted 1
14163:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=145  BUS_LOAD  MEM[88] accepted 1
14164:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=6  BUS_LOAD  MEM[88] accepted 1
14165:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=145  BUS_STORE MEM[3144] = 6 accepted 1
14166:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3504] = 145 accepted 1
14167:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14168:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3152  BUS_LOAD  MEM[96] accepted 1
14169:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14170:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14171:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3496  BUS_LOAD  MEM[112] accepted 1
14172:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14173:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14174:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14175:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1296  BUS_LOAD  MEM[128] accepted 1
14176:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
14177:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14178:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14179:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1088  BUS_LOAD  MEM[144] accepted 1
14180:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1456  BUS_LOAD  MEM[144] accepted 1
14181:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14182:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14183:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14184:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1088] accepted 1
14185:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=7  BUS_LOAD  MEM[1296] accepted 1
14186:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=9  BUS_LOAD  MEM[1264] accepted 1
14187:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14188:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14189:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14190:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1456] accepted 1
14191:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=143  BUS_LOAD  MEM[48] accepted 1
14192:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=2  BUS_LOAD  MEM[56] accepted 1
14193:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=44  BUS_LOAD  MEM[56] accepted 1
14194:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14195:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14196:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14197:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14198:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14199:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=7  BUS_LOAD  MEM[80] accepted 1
14200:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=143  BUS_LOAD  MEM[88] accepted 1
14201:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=7  BUS_LOAD  MEM[88] accepted 1
14202:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=143  BUS_STORE MEM[3152] = 7 accepted 1
14203:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3496] = 143 accepted 1
14204:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14205:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3160  BUS_LOAD  MEM[96] accepted 1
14206:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14207:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14208:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3488  BUS_LOAD  MEM[112] accepted 1
14209:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14210:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14211:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14212:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1296  BUS_LOAD  MEM[128] accepted 1
14213:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
14214:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14215:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14216:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1096  BUS_LOAD  MEM[144] accepted 1
14217:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1448  BUS_LOAD  MEM[144] accepted 1
14218:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14219:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14220:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14221:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1096] accepted 1
14222:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=8  BUS_LOAD  MEM[1296] accepted 1
14223:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=9  BUS_LOAD  MEM[1264] accepted 1
14224:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14225:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14226:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14227:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1448] accepted 1
14228:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=137  BUS_LOAD  MEM[48] accepted 1
14229:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=1  BUS_LOAD  MEM[56] accepted 1
14230:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=38  BUS_LOAD  MEM[56] accepted 1
14231:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14232:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14233:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14234:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14235:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14236:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=8  BUS_LOAD  MEM[80] accepted 1
14237:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=137  BUS_LOAD  MEM[88] accepted 1
14238:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=8  BUS_LOAD  MEM[88] accepted 1
14239:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=137  BUS_STORE MEM[3160] = 8 accepted 1
14240:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3488] = 137 accepted 1
14241:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14242:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3168  BUS_LOAD  MEM[96] accepted 1
14243:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14244:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14245:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3480  BUS_LOAD  MEM[112] accepted 1
14246:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14247:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14248:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14249:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1296  BUS_LOAD  MEM[128] accepted 1
14250:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
14251:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14252:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14253:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1104  BUS_LOAD  MEM[144] accepted 1
14254:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1440  BUS_LOAD  MEM[144] accepted 1
14255:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14256:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14257:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14258:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
14259:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=10  BUS_LOAD  MEM[1296] accepted 1
14260:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=9  BUS_LOAD  MEM[1264] accepted 1
14261:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14262:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14263:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14264:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1440] accepted 1
14265:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=137  BUS_LOAD  MEM[48] accepted 1
14266:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=-1  BUS_LOAD  MEM[56] accepted 1
14267:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=38  BUS_LOAD  MEM[56] accepted 1
14268:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14269:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=-1  BUS_LOAD  MEM[64] accepted 1
14270:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14271:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=9  BUS_LOAD  MEM[72] accepted 1
14272:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14273:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
14274:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=137  BUS_LOAD  MEM[88] accepted 1
14275:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=9  BUS_LOAD  MEM[88] accepted 1
14276:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=137  BUS_STORE MEM[3168] = 9 accepted 1
14277:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3480] = 137 accepted 1
14278:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14279:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3176  BUS_LOAD  MEM[96] accepted 1
14280:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14281:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14282:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3472  BUS_LOAD  MEM[112] accepted 1
14283:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14284:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=-8  BUS_LOAD  MEM[120] accepted 1
14285:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14286:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1304  BUS_LOAD  MEM[128] accepted 1
14287:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
14288:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=0  BUS_LOAD  MEM[136] accepted 1
14289:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14290:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1104  BUS_LOAD  MEM[144] accepted 1
14291:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1432  BUS_LOAD  MEM[144] accepted 1
14292:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14293:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14294:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14295:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1104] accepted 1
14296:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=10  BUS_LOAD  MEM[1304] accepted 1
14297:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=12  BUS_LOAD  MEM[1264] accepted 1
14298:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14299:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14300:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14301:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1432] accepted 1
14302:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=126  BUS_LOAD  MEM[48] accepted 1
14303:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=2  BUS_LOAD  MEM[56] accepted 1
14304:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=27  BUS_LOAD  MEM[56] accepted 1
14305:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14306:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14307:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14308:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14309:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14310:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=10  BUS_LOAD  MEM[80] accepted 1
14311:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=126  BUS_LOAD  MEM[88] accepted 1
14312:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=10  BUS_LOAD  MEM[88] accepted 1
14313:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=126  BUS_STORE MEM[3176] = 10 accepted 1
14314:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3472] = 126 accepted 1
14315:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14316:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3184  BUS_LOAD  MEM[96] accepted 1
14317:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14318:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14319:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3464  BUS_LOAD  MEM[112] accepted 1
14320:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14321:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14322:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14323:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1304  BUS_LOAD  MEM[128] accepted 1
14324:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1264  BUS_LOAD  MEM[128] accepted 1
14325:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14326:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14327:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1112  BUS_LOAD  MEM[144] accepted 1
14328:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1424  BUS_LOAD  MEM[144] accepted 1
14329:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14330:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14331:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14332:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1112] accepted 1
14333:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=11  BUS_LOAD  MEM[1304] accepted 1
14334:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=12  BUS_LOAD  MEM[1264] accepted 1
14335:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=99  BUS_LOAD  MEM[40] accepted 1
14336:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14337:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14338:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1424] accepted 1
14339:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=91  BUS_LOAD  MEM[48] accepted 1
14340:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=1  BUS_LOAD  MEM[56] accepted 1
14341:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=-8  BUS_LOAD  MEM[56] accepted 1
14342:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14343:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14344:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=-1  BUS_LOAD  MEM[72] accepted 1
14345:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14346:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=99  BUS_LOAD  MEM[80] accepted 1
14347:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=11  BUS_LOAD  MEM[80] accepted 1
14348:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=0  BUS_LOAD  MEM[88] accepted 1
14349:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=11  BUS_LOAD  MEM[88] accepted 1
14350:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=99  BUS_STORE MEM[3184] = 11 accepted 1
14351:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3464] = 99 accepted 1
14352:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14353:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3192  BUS_LOAD  MEM[96] accepted 1
14354:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14355:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14356:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3456  BUS_LOAD  MEM[112] accepted 1
14357:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14358:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14359:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=-8  BUS_LOAD  MEM[120] accepted 1
14360:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1304  BUS_LOAD  MEM[128] accepted 1
14361:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1256  BUS_LOAD  MEM[128] accepted 1
14362:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14363:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=0  BUS_LOAD  MEM[136] accepted 1
14364:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1120  BUS_LOAD  MEM[144] accepted 1
14365:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1424  BUS_LOAD  MEM[144] accepted 1
14366:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14367:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14368:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14369:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
14370:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=17  BUS_LOAD  MEM[1304] accepted 1
14371:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=12  BUS_LOAD  MEM[1256] accepted 1
14372:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=96  BUS_LOAD  MEM[40] accepted 1
14373:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14374:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14375:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1424] accepted 1
14376:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=91  BUS_LOAD  MEM[48] accepted 1
14377:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=-5  BUS_LOAD  MEM[56] accepted 1
14378:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=-5  BUS_LOAD  MEM[56] accepted 1
14379:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14380:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=-1  BUS_LOAD  MEM[64] accepted 1
14381:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=-1  BUS_LOAD  MEM[72] accepted 1
14382:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=12  BUS_LOAD  MEM[72] accepted 1
14383:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=96  BUS_LOAD  MEM[80] accepted 1
14384:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
14385:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=0  BUS_LOAD  MEM[88] accepted 1
14386:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=12  BUS_LOAD  MEM[88] accepted 1
14387:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=96  BUS_STORE MEM[3192] = 12 accepted 1
14388:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3456] = 96 accepted 1
14389:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14390:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3200  BUS_LOAD  MEM[96] accepted 1
14391:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14392:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14393:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3448  BUS_LOAD  MEM[112] accepted 1
14394:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14395:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=-8  BUS_LOAD  MEM[120] accepted 1
14396:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=-8  BUS_LOAD  MEM[120] accepted 1
14397:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1312  BUS_LOAD  MEM[128] accepted 1
14398:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1248  BUS_LOAD  MEM[128] accepted 1
14399:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=0  BUS_LOAD  MEM[136] accepted 1
14400:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=0  BUS_LOAD  MEM[136] accepted 1
14401:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1120  BUS_LOAD  MEM[144] accepted 1
14402:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1424  BUS_LOAD  MEM[144] accepted 1
14403:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14404:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14405:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14406:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1120] accepted 1
14407:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=17  BUS_LOAD  MEM[1312] accepted 1
14408:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=17  BUS_LOAD  MEM[1248] accepted 1
14409:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=86  BUS_LOAD  MEM[40] accepted 1
14410:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14411:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14412:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1424] accepted 1
14413:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=91  BUS_LOAD  MEM[48] accepted 1
14414:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=0  BUS_LOAD  MEM[56] accepted 1
14415:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=5  BUS_LOAD  MEM[56] accepted 1
14416:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14417:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14418:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14419:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14420:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14421:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=17  BUS_LOAD  MEM[80] accepted 1
14422:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=91  BUS_LOAD  MEM[88] accepted 1
14423:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=17  BUS_LOAD  MEM[88] accepted 1
14424:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=91  BUS_STORE MEM[3200] = 17 accepted 1
14425:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3448] = 91 accepted 1
14426:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14427:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3208  BUS_LOAD  MEM[96] accepted 1
14428:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14429:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14430:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3440  BUS_LOAD  MEM[112] accepted 1
14431:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14432:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14433:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14434:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1312  BUS_LOAD  MEM[128] accepted 1
14435:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1248  BUS_LOAD  MEM[128] accepted 1
14436:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14437:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14438:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1128  BUS_LOAD  MEM[144] accepted 1
14439:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1416  BUS_LOAD  MEM[144] accepted 1
14440:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14441:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14442:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14443:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
14444:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=23  BUS_LOAD  MEM[1312] accepted 1
14445:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=17  BUS_LOAD  MEM[1248] accepted 1
14446:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=86  BUS_LOAD  MEM[40] accepted 1
14447:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14448:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14449:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1416] accepted 1
14450:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=88  BUS_LOAD  MEM[48] accepted 1
14451:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=-6  BUS_LOAD  MEM[56] accepted 1
14452:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=2  BUS_LOAD  MEM[56] accepted 1
14453:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14454:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=-1  BUS_LOAD  MEM[64] accepted 1
14455:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14456:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=17  BUS_LOAD  MEM[72] accepted 1
14457:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14458:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
14459:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=88  BUS_LOAD  MEM[88] accepted 1
14460:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=17  BUS_LOAD  MEM[88] accepted 1
14461:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=88  BUS_STORE MEM[3208] = 17 accepted 1
14462:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3440] = 88 accepted 1
14463:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14464:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3216  BUS_LOAD  MEM[96] accepted 1
14465:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14466:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14467:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3432  BUS_LOAD  MEM[112] accepted 1
14468:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14469:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=-8  BUS_LOAD  MEM[120] accepted 1
14470:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14471:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1320  BUS_LOAD  MEM[128] accepted 1
14472:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1248  BUS_LOAD  MEM[128] accepted 1
14473:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=0  BUS_LOAD  MEM[136] accepted 1
14474:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14475:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1128  BUS_LOAD  MEM[144] accepted 1
14476:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1408  BUS_LOAD  MEM[144] accepted 1
14477:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14478:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14479:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14480:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
14481:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=23  BUS_LOAD  MEM[1320] accepted 1
14482:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=19  BUS_LOAD  MEM[1248] accepted 1
14483:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=86  BUS_LOAD  MEM[40] accepted 1
14484:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14485:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14486:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1408] accepted 1
14487:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=83  BUS_LOAD  MEM[48] accepted 1
14488:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=-4  BUS_LOAD  MEM[56] accepted 1
14489:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=-3  BUS_LOAD  MEM[56] accepted 1
14490:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14491:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=-1  BUS_LOAD  MEM[64] accepted 1
14492:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=-1  BUS_LOAD  MEM[72] accepted 1
14493:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=19  BUS_LOAD  MEM[72] accepted 1
14494:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=86  BUS_LOAD  MEM[80] accepted 1
14495:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
14496:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=0  BUS_LOAD  MEM[88] accepted 1
14497:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=19  BUS_LOAD  MEM[88] accepted 1
14498:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=86  BUS_STORE MEM[3216] = 19 accepted 1
14499:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3432] = 86 accepted 1
14500:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14501:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3224  BUS_LOAD  MEM[96] accepted 1
14502:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14503:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14504:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3424  BUS_LOAD  MEM[112] accepted 1
14505:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14506:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=-8  BUS_LOAD  MEM[120] accepted 1
14507:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=-8  BUS_LOAD  MEM[120] accepted 1
14508:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1328  BUS_LOAD  MEM[128] accepted 1
14509:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1240  BUS_LOAD  MEM[128] accepted 1
14510:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=0  BUS_LOAD  MEM[136] accepted 1
14511:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=0  BUS_LOAD  MEM[136] accepted 1
14512:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1128  BUS_LOAD  MEM[144] accepted 1
14513:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1408  BUS_LOAD  MEM[144] accepted 1
14514:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14515:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14516:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14517:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
14518:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=23  BUS_LOAD  MEM[1328] accepted 1
14519:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=20  BUS_LOAD  MEM[1240] accepted 1
14520:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=65  BUS_LOAD  MEM[40] accepted 1
14521:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14522:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14523:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1408] accepted 1
14524:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=83  BUS_LOAD  MEM[48] accepted 1
14525:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=-3  BUS_LOAD  MEM[56] accepted 1
14526:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=18  BUS_LOAD  MEM[56] accepted 1
14527:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14528:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=-1  BUS_LOAD  MEM[64] accepted 1
14529:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14530:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=20  BUS_LOAD  MEM[72] accepted 1
14531:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14532:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
14533:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=83  BUS_LOAD  MEM[88] accepted 1
14534:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=20  BUS_LOAD  MEM[88] accepted 1
14535:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=83  BUS_STORE MEM[3224] = 20 accepted 1
14536:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3424] = 83 accepted 1
14537:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14538:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3232  BUS_LOAD  MEM[96] accepted 1
14539:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14540:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14541:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3416  BUS_LOAD  MEM[112] accepted 1
14542:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14543:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=-8  BUS_LOAD  MEM[120] accepted 1
14544:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14545:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1336  BUS_LOAD  MEM[128] accepted 1
14546:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1240  BUS_LOAD  MEM[128] accepted 1
14547:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=0  BUS_LOAD  MEM[136] accepted 1
14548:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14549:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1128  BUS_LOAD  MEM[144] accepted 1
14550:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1400  BUS_LOAD  MEM[144] accepted 1
14551:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14552:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14553:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14554:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1128] accepted 1
14555:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=23  BUS_LOAD  MEM[1336] accepted 1
14556:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=30  BUS_LOAD  MEM[1240] accepted 1
14557:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=65  BUS_LOAD  MEM[40] accepted 1
14558:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14559:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14560:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1400] accepted 1
14561:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=78  BUS_LOAD  MEM[48] accepted 1
14562:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=7  BUS_LOAD  MEM[56] accepted 1
14563:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=13  BUS_LOAD  MEM[56] accepted 1
14564:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14565:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14566:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14567:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14568:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14569:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=23  BUS_LOAD  MEM[80] accepted 1
14570:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=78  BUS_LOAD  MEM[88] accepted 1
14571:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=23  BUS_LOAD  MEM[88] accepted 1
14572:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=78  BUS_STORE MEM[3232] = 23 accepted 1
14573:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3416] = 78 accepted 1
14574:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14575:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3240  BUS_LOAD  MEM[96] accepted 1
14576:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14577:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14578:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3408  BUS_LOAD  MEM[112] accepted 1
14579:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14580:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14581:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14582:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1336  BUS_LOAD  MEM[128] accepted 1
14583:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1240  BUS_LOAD  MEM[128] accepted 1
14584:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14585:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14586:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1136  BUS_LOAD  MEM[144] accepted 1
14587:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1392  BUS_LOAD  MEM[144] accepted 1
14588:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14589:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14590:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14591:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1136] accepted 1
14592:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=23  BUS_LOAD  MEM[1336] accepted 1
14593:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=30  BUS_LOAD  MEM[1240] accepted 1
14594:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=65  BUS_LOAD  MEM[40] accepted 1
14595:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14596:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14597:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1392] accepted 1
14598:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=74  BUS_LOAD  MEM[48] accepted 1
14599:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=7  BUS_LOAD  MEM[56] accepted 1
14600:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=9  BUS_LOAD  MEM[56] accepted 1
14601:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14602:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14603:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14604:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14605:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14606:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=23  BUS_LOAD  MEM[80] accepted 1
14607:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=74  BUS_LOAD  MEM[88] accepted 1
14608:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=23  BUS_LOAD  MEM[88] accepted 1
14609:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=74  BUS_STORE MEM[3240] = 23 accepted 1
14610:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3408] = 74 accepted 1
14611:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14612:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3248  BUS_LOAD  MEM[96] accepted 1
14613:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14614:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14615:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3400  BUS_LOAD  MEM[112] accepted 1
14616:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14617:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14618:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14619:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1336  BUS_LOAD  MEM[128] accepted 1
14620:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1240  BUS_LOAD  MEM[128] accepted 1
14621:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14622:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14623:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1144  BUS_LOAD  MEM[144] accepted 1
14624:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1384  BUS_LOAD  MEM[144] accepted 1
14625:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14626:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14627:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14628:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1144] accepted 1
14629:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=25  BUS_LOAD  MEM[1336] accepted 1
14630:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=30  BUS_LOAD  MEM[1240] accepted 1
14631:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=65  BUS_LOAD  MEM[40] accepted 1
14632:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14633:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14634:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1384] accepted 1
14635:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=63  BUS_LOAD  MEM[48] accepted 1
14636:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=5  BUS_LOAD  MEM[56] accepted 1
14637:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=-2  BUS_LOAD  MEM[56] accepted 1
14638:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14639:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14640:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=-1  BUS_LOAD  MEM[72] accepted 1
14641:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14642:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=65  BUS_LOAD  MEM[80] accepted 1
14643:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=25  BUS_LOAD  MEM[80] accepted 1
14644:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=0  BUS_LOAD  MEM[88] accepted 1
14645:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=25  BUS_LOAD  MEM[88] accepted 1
14646:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=65  BUS_STORE MEM[3248] = 25 accepted 1
14647:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3400] = 65 accepted 1
14648:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14649:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3256  BUS_LOAD  MEM[96] accepted 1
14650:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14651:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14652:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3392  BUS_LOAD  MEM[112] accepted 1
14653:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14654:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14655:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=-8  BUS_LOAD  MEM[120] accepted 1
14656:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1336  BUS_LOAD  MEM[128] accepted 1
14657:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1232  BUS_LOAD  MEM[128] accepted 1
14658:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14659:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=0  BUS_LOAD  MEM[136] accepted 1
14660:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1152  BUS_LOAD  MEM[144] accepted 1
14661:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1384  BUS_LOAD  MEM[144] accepted 1
14662:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14663:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14664:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14665:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1152] accepted 1
14666:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=26  BUS_LOAD  MEM[1336] accepted 1
14667:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=30  BUS_LOAD  MEM[1232] accepted 1
14668:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=63  BUS_LOAD  MEM[40] accepted 1
14669:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14670:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14671:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1384] accepted 1
14672:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=63  BUS_LOAD  MEM[48] accepted 1
14673:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=4  BUS_LOAD  MEM[56] accepted 1
14674:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=0  BUS_LOAD  MEM[56] accepted 1
14675:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14676:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14677:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14678:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14679:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14680:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=26  BUS_LOAD  MEM[80] accepted 1
14681:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=63  BUS_LOAD  MEM[88] accepted 1
14682:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=26  BUS_LOAD  MEM[88] accepted 1
14683:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=63  BUS_STORE MEM[3256] = 26 accepted 1
14684:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3392] = 63 accepted 1
14685:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14686:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3264  BUS_LOAD  MEM[96] accepted 1
14687:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14688:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14689:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3384  BUS_LOAD  MEM[112] accepted 1
14690:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14691:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14692:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14693:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1336  BUS_LOAD  MEM[128] accepted 1
14694:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1232  BUS_LOAD  MEM[128] accepted 1
14695:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14696:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14697:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1160  BUS_LOAD  MEM[144] accepted 1
14698:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1376  BUS_LOAD  MEM[144] accepted 1
14699:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14700:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14701:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14702:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1160] accepted 1
14703:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=29  BUS_LOAD  MEM[1336] accepted 1
14704:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=30  BUS_LOAD  MEM[1232] accepted 1
14705:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=63  BUS_LOAD  MEM[40] accepted 1
14706:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14707:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14708:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1376] accepted 1
14709:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=59  BUS_LOAD  MEM[48] accepted 1
14710:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=1  BUS_LOAD  MEM[56] accepted 1
14711:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=-4  BUS_LOAD  MEM[56] accepted 1
14712:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14713:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14714:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=-1  BUS_LOAD  MEM[72] accepted 1
14715:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14716:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=63  BUS_LOAD  MEM[80] accepted 1
14717:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=29  BUS_LOAD  MEM[80] accepted 1
14718:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=0  BUS_LOAD  MEM[88] accepted 1
14719:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=29  BUS_LOAD  MEM[88] accepted 1
14720:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=63  BUS_STORE MEM[3264] = 29 accepted 1
14721:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3384] = 63 accepted 1
14722:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14723:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3272  BUS_LOAD  MEM[96] accepted 1
14724:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14725:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14726:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3376  BUS_LOAD  MEM[112] accepted 1
14727:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14728:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14729:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=-8  BUS_LOAD  MEM[120] accepted 1
14730:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1336  BUS_LOAD  MEM[128] accepted 1
14731:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1224  BUS_LOAD  MEM[128] accepted 1
14732:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14733:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=0  BUS_LOAD  MEM[136] accepted 1
14734:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1168  BUS_LOAD  MEM[144] accepted 1
14735:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1376  BUS_LOAD  MEM[144] accepted 1
14736:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14737:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14738:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14739:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1168] accepted 1
14740:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=30  BUS_LOAD  MEM[1336] accepted 1
14741:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=30  BUS_LOAD  MEM[1224] accepted 1
14742:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=58  BUS_LOAD  MEM[40] accepted 1
14743:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14744:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14745:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1376] accepted 1
14746:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=59  BUS_LOAD  MEM[48] accepted 1
14747:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=0  BUS_LOAD  MEM[56] accepted 1
14748:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=1  BUS_LOAD  MEM[56] accepted 1
14749:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14750:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14751:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14752:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14753:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14754:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=30  BUS_LOAD  MEM[80] accepted 1
14755:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=59  BUS_LOAD  MEM[88] accepted 1
14756:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=30  BUS_LOAD  MEM[88] accepted 1
14757:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=59  BUS_STORE MEM[3272] = 30 accepted 1
14758:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3376] = 59 accepted 1
14759:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14760:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3280  BUS_LOAD  MEM[96] accepted 1
14761:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14762:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14763:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3368  BUS_LOAD  MEM[112] accepted 1
14764:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14765:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14766:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14767:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1336  BUS_LOAD  MEM[128] accepted 1
14768:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1224  BUS_LOAD  MEM[128] accepted 1
14769:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14770:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14771:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1176  BUS_LOAD  MEM[144] accepted 1
14772:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1368  BUS_LOAD  MEM[144] accepted 1
14773:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14774:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14775:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14776:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
14777:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=34  BUS_LOAD  MEM[1336] accepted 1
14778:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=30  BUS_LOAD  MEM[1224] accepted 1
14779:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=58  BUS_LOAD  MEM[40] accepted 1
14780:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14781:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14782:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1368] accepted 1
14783:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=48  BUS_LOAD  MEM[48] accepted 1
14784:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=-4  BUS_LOAD  MEM[56] accepted 1
14785:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=-10  BUS_LOAD  MEM[56] accepted 1
14786:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14787:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=-1  BUS_LOAD  MEM[64] accepted 1
14788:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=-1  BUS_LOAD  MEM[72] accepted 1
14789:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=30  BUS_LOAD  MEM[72] accepted 1
14790:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=58  BUS_LOAD  MEM[80] accepted 1
14791:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
14792:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=0  BUS_LOAD  MEM[88] accepted 1
14793:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=30  BUS_LOAD  MEM[88] accepted 1
14794:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=58  BUS_STORE MEM[3280] = 30 accepted 1
14795:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3368] = 58 accepted 1
14796:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14797:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3288  BUS_LOAD  MEM[96] accepted 1
14798:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14799:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14800:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3360  BUS_LOAD  MEM[112] accepted 1
14801:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14802:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=-8  BUS_LOAD  MEM[120] accepted 1
14803:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=-8  BUS_LOAD  MEM[120] accepted 1
14804:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1344  BUS_LOAD  MEM[128] accepted 1
14805:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1216  BUS_LOAD  MEM[128] accepted 1
14806:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=0  BUS_LOAD  MEM[136] accepted 1
14807:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=0  BUS_LOAD  MEM[136] accepted 1
14808:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1176  BUS_LOAD  MEM[144] accepted 1
14809:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1368  BUS_LOAD  MEM[144] accepted 1
14810:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14811:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14812:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14813:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1176] accepted 1
14814:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=34  BUS_LOAD  MEM[1344] accepted 1
14815:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=34  BUS_LOAD  MEM[1216] accepted 1
14816:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=40  BUS_LOAD  MEM[40] accepted 1
14817:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14818:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14819:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1368] accepted 1
14820:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=48  BUS_LOAD  MEM[48] accepted 1
14821:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=0  BUS_LOAD  MEM[56] accepted 1
14822:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=8  BUS_LOAD  MEM[56] accepted 1
14823:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14824:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14825:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14826:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14827:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14828:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=34  BUS_LOAD  MEM[80] accepted 1
14829:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=48  BUS_LOAD  MEM[88] accepted 1
14830:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=34  BUS_LOAD  MEM[88] accepted 1
14831:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=48  BUS_STORE MEM[3288] = 34 accepted 1
14832:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3360] = 48 accepted 1
14833:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14834:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3296  BUS_LOAD  MEM[96] accepted 1
14835:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14836:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14837:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3352  BUS_LOAD  MEM[112] accepted 1
14838:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14839:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14840:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14841:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1344  BUS_LOAD  MEM[128] accepted 1
14842:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1216  BUS_LOAD  MEM[128] accepted 1
14843:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14844:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14845:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1184  BUS_LOAD  MEM[144] accepted 1
14846:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1360  BUS_LOAD  MEM[144] accepted 1
14847:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14848:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14849:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14850:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1184] accepted 1
14851:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=34  BUS_LOAD  MEM[1344] accepted 1
14852:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=34  BUS_LOAD  MEM[1216] accepted 1
14853:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=40  BUS_LOAD  MEM[40] accepted 1
14854:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14855:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14856:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1360] accepted 1
14857:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=44  BUS_LOAD  MEM[48] accepted 1
14858:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=0  BUS_LOAD  MEM[56] accepted 1
14859:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=4  BUS_LOAD  MEM[56] accepted 1
14860:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14861:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14862:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14863:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14864:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14865:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=34  BUS_LOAD  MEM[80] accepted 1
14866:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=44  BUS_LOAD  MEM[88] accepted 1
14867:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=34  BUS_LOAD  MEM[88] accepted 1
14868:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=44  BUS_STORE MEM[3296] = 34 accepted 1
14869:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3352] = 44 accepted 1
14870:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14871:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3304  BUS_LOAD  MEM[96] accepted 1
14872:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14873:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14874:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3344  BUS_LOAD  MEM[112] accepted 1
14875:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14876:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14877:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14878:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1344  BUS_LOAD  MEM[128] accepted 1
14879:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1216  BUS_LOAD  MEM[128] accepted 1
14880:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14881:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14882:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1192  BUS_LOAD  MEM[144] accepted 1
14883:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1352  BUS_LOAD  MEM[144] accepted 1
14884:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14885:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14886:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14887:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
14888:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=36  BUS_LOAD  MEM[1344] accepted 1
14889:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=34  BUS_LOAD  MEM[1216] accepted 1
14890:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=40  BUS_LOAD  MEM[40] accepted 1
14891:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14892:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14893:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1352] accepted 1
14894:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=36  BUS_LOAD  MEM[48] accepted 1
14895:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=-2  BUS_LOAD  MEM[56] accepted 1
14896:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=-4  BUS_LOAD  MEM[56] accepted 1
14897:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14898:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=-1  BUS_LOAD  MEM[64] accepted 1
14899:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=-1  BUS_LOAD  MEM[72] accepted 1
14900:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=34  BUS_LOAD  MEM[72] accepted 1
14901:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=40  BUS_LOAD  MEM[80] accepted 1
14902:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=0  BUS_LOAD  MEM[80] accepted 1
14903:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=0  BUS_LOAD  MEM[88] accepted 1
14904:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=34  BUS_LOAD  MEM[88] accepted 1
14905:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=40  BUS_STORE MEM[3304] = 34 accepted 1
14906:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3344] = 40 accepted 1
14907:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14908:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3312  BUS_LOAD  MEM[96] accepted 1
14909:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14910:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14911:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3336  BUS_LOAD  MEM[112] accepted 1
14912:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14913:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=-8  BUS_LOAD  MEM[120] accepted 1
14914:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=-8  BUS_LOAD  MEM[120] accepted 1
14915:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1352  BUS_LOAD  MEM[128] accepted 1
14916:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1208  BUS_LOAD  MEM[128] accepted 1
14917:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=0  BUS_LOAD  MEM[136] accepted 1
14918:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=0  BUS_LOAD  MEM[136] accepted 1
14919:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1192  BUS_LOAD  MEM[144] accepted 1
14920:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1352  BUS_LOAD  MEM[144] accepted 1
14921:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14922:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14923:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14924:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1192] accepted 1
14925:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=36  BUS_LOAD  MEM[1352] accepted 1
14926:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=36  BUS_LOAD  MEM[1208] accepted 1
14927:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=39  BUS_LOAD  MEM[40] accepted 1
14928:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14929:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14930:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1352] accepted 1
14931:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=36  BUS_LOAD  MEM[48] accepted 1
14932:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=0  BUS_LOAD  MEM[56] accepted 1
14933:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=-3  BUS_LOAD  MEM[56] accepted 1
14934:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14935:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14936:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=-1  BUS_LOAD  MEM[72] accepted 1
14937:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14938:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=39  BUS_LOAD  MEM[80] accepted 1
14939:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=36  BUS_LOAD  MEM[80] accepted 1
14940:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=0  BUS_LOAD  MEM[88] accepted 1
14941:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=36  BUS_LOAD  MEM[88] accepted 1
14942:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=39  BUS_STORE MEM[3312] = 36 accepted 1
14943:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3336] = 39 accepted 1
14944:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14945:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3320  BUS_LOAD  MEM[96] accepted 1
14946:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14947:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14948:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3328  BUS_LOAD  MEM[112] accepted 1
14949:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=0  BUS_LOAD  MEM[112] accepted 1
14950:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14951:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=-8  BUS_LOAD  MEM[120] accepted 1
14952:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1352  BUS_LOAD  MEM[128] accepted 1
14953:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1200  BUS_LOAD  MEM[128] accepted 1
14954:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14955:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=0  BUS_LOAD  MEM[136] accepted 1
14956:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1200  BUS_LOAD  MEM[144] accepted 1
14957:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1352  BUS_LOAD  MEM[144] accepted 1
14958:   32:ldq     |   0:-       |   0:-       |   0:-       | 140:beq     BUS_LOAD  MEM[24] accepted 1
14959:   36:ldq     |  32:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14960:   40:ldq     |  36:ldq     |  32:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[32] accepted 1
14961:    0:-       |  40:ldq     |  36:ldq     |  32:ldq     |   0:-       BUS_LOAD  MEM[1200] accepted 1
14962:    0:-       |   0:-       |  40:ldq     |  36:ldq     |  32:ldq     r2=36  BUS_LOAD  MEM[1352] accepted 1
14963:    0:-       |   0:-       |   0:-       |  40:ldq     |  36:ldq     r3=36  BUS_LOAD  MEM[1200] accepted 1
14964:   44:ldq     |   0:-       |   0:-       |   0:-       |  40:ldq     r12=36  BUS_LOAD  MEM[40] accepted 1
14965:   48:subq    |  44:ldq     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[40] accepted 1
14966:   52:subq    |  48:subq    |  44:ldq     |   0:-       |   0:-       BUS_LOAD  MEM[48] accepted 1
14967:    0:-       |  52:subq    |  48:subq    |  44:ldq     |   0:-       BUS_LOAD  MEM[1352] accepted 1
14968:   56:sra     |   0:-       |  52:subq    |  48:subq    |  44:ldq     r13=36  BUS_LOAD  MEM[48] accepted 1
14969:   60:sra     |  56:sra     |   0:-       |  52:subq    |  48:subq    r4=0  BUS_LOAD  MEM[56] accepted 1
14970:   64:and     |  60:sra     |  56:sra     |   0:-       |  52:subq    r14=0  BUS_LOAD  MEM[56] accepted 1
14971:   68:and     |  64:and     |  60:sra     |  56:sra     |   0:-       BUS_LOAD  MEM[64] accepted 1
14972:   72:bic     |  68:and     |  64:and     |  60:sra     |  56:sra     r4=0  BUS_LOAD  MEM[64] accepted 1
14973:   76:bic     |  72:bic     |  68:and     |  64:and     |  60:sra     r14=0  BUS_LOAD  MEM[72] accepted 1
14974:   80:bis     |  76:bic     |  72:bic     |  68:and     |  64:and     r3=0  BUS_LOAD  MEM[72] accepted 1
14975:   84:bis     |  80:bis     |  76:bic     |  72:bic     |  68:and     r12=0  BUS_LOAD  MEM[80] accepted 1
14976:   88:stq     |  84:bis     |  80:bis     |  76:bic     |  72:bic     r2=36  BUS_LOAD  MEM[80] accepted 1
14977:   92:stq     |  88:stq     |  84:bis     |  80:bis     |  76:bic     r13=36  BUS_LOAD  MEM[88] accepted 1
14978:   96:addq    |  92:stq     |  88:stq     |  84:bis     |  80:bis     r2=36  BUS_LOAD  MEM[88] accepted 1
14979:    0:-       |  96:addq    |  92:stq     |  88:stq     |  84:bis     r12=36  BUS_STORE MEM[3320] = 36 accepted 1
14980:    0:-       |   0:-       |  96:addq    |  92:stq     |  88:stq     BUS_STORE MEM[3328] = 36 accepted 1
14981:  100:lda     |   0:-       |   0:-       |  96:addq    |  92:stq     BUS_LOAD  MEM[96] accepted 1
14982:  104:cmplt   | 100:lda     |   0:-       |   0:-       |  96:addq    r20=3328  BUS_LOAD  MEM[96] accepted 1
14983:  108:sll     | 104:cmplt   | 100:lda     |   0:-       |   0:-       BUS_LOAD  MEM[104] accepted 1
14984:  112:sll     | 108:sll     | 104:cmplt   | 100:lda     |   0:-       BUS_LOAD  MEM[104] accepted 1
14985:  116:subq    | 112:sll     | 108:sll     | 104:cmplt   | 100:lda     r21=3320  BUS_LOAD  MEM[112] accepted 1
14986:  120:addq    | 116:subq    | 112:sll     | 108:sll     | 104:cmplt   r22=1  BUS_LOAD  MEM[112] accepted 1
14987:  124:lda     | 120:addq    | 116:subq    | 112:sll     | 108:sll     r4=0  BUS_LOAD  MEM[120] accepted 1
14988:  128:lda     | 124:lda     | 120:addq    | 116:subq    | 112:sll     r14=0  BUS_LOAD  MEM[120] accepted 1
14989:  132:addq    | 128:lda     | 124:lda     | 120:addq    | 116:subq    r1=1352  BUS_LOAD  MEM[128] accepted 1
14990:  136:subq    | 132:addq    | 128:lda     | 124:lda     | 120:addq    r10=1200  BUS_LOAD  MEM[128] accepted 1
14991:  140:beq     | 136:subq    | 132:addq    | 128:lda     | 124:lda     r4=8  BUS_LOAD  MEM[136] accepted 1
14992:  144:halt    | 140:beq     | 136:subq    | 132:addq    | 128:lda     r14=8  BUS_LOAD  MEM[136] accepted 1
14993:  148:nop     | 144:halt    | 140:beq     | 136:subq    | 132:addq    r0=1208  BUS_LOAD  MEM[144] accepted 1
14994:  152:ldqu    | 148:nop     | 144:halt    | 140:beq     | 136:subq    r11=1344  BUS_LOAD  MEM[144] accepted 1
14995:  156:nop     | 152:ldqu    | 148:nop     | 144:halt    | 140:beq     BUS_LOAD  MEM[152] accepted 1
14996:  160:ldqu    | 156:nop     | 152:-       | 148:nop     | 144:halt    BUS_LOAD  MEM[152] accepted 1
