$date
	Tue Apr 23 19:23:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$var reg 3 & i [2:0] $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! S $end
$var wire 1 ' C1 $end
$var wire 1 ( C0 $end
$var wire 1 ) A0 $end
$scope module u0 $end
$var wire 1 # Ai $end
$var wire 1 $ Bi $end
$var wire 1 ( Ci $end
$var wire 1 ) Si $end
$upscope $end
$scope module u1 $end
$var wire 1 ) Ai $end
$var wire 1 % Bi $end
$var wire 1 ' Ci $end
$var wire 1 ! Si $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
b0 &
0%
0$
0#
0"
0!
$end
#100
1!
1%
b1 &
#200
1)
1!
1$
0%
b10 &
#300
1"
0!
1'
1%
b11 &
#400
0"
1!
0'
1#
0$
0%
b100 &
#500
1"
0!
1'
1%
b101 &
#600
0)
1(
0!
0'
1$
0%
b110 &
#700
1!
1%
b111 &
#800
0"
0(
0!
0#
0$
0%
b0 &
#900
1!
1%
b1 &
#1000
1)
1!
1$
0%
b10 &
#1100
1"
0!
1'
1%
b11 &
#1200
0"
1!
0'
1#
0$
0%
b100 &
#1300
1"
0!
1'
1%
b101 &
#1400
0)
1(
0!
0'
1$
0%
b110 &
#1500
1!
1%
b111 &
#1600
0"
0(
0!
0#
0$
0%
b0 &
#1700
1!
1%
b1 &
#1800
1)
1!
1$
0%
b10 &
#1900
1"
0!
1'
1%
b11 &
#2000
