Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct 21 18:57:25 2020
| Host         : DESKTOP-NJO422N running 64-bit major release  (build 9200)
| Command      : report_methodology -file componente_candado_methodology_drc_routed.rpt -pb componente_candado_methodology_drc_routed.pb -rpx componente_candado_methodology_drc_routed.rpx
| Design       : componente_candado
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning  | Missing input or output delay | 10         |
| TIMING-20 | Warning  | Non-clocked latch             | 11         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell i_debouncer_reset/FSM_sequential_estado_actual[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_candado/FSM_sequential_estado_actual_reg[0]/CLR, i_candado/FSM_sequential_estado_actual_reg[1]/CLR, i_candado/FSM_sequential_estado_actual_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell i_debouncer_reset/FSM_sequential_state[1]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_debouncer_boton/FSM_sequential_state_reg[0]/CLR, i_debouncer_boton/FSM_sequential_state_reg[1]/CLR, i_debouncer_boton/count_reg[0]/CLR, i_debouncer_boton/count_reg[10]/CLR, i_debouncer_boton/count_reg[11]/CLR, i_debouncer_boton/count_reg[12]/CLR, i_debouncer_boton/count_reg[13]/CLR, i_debouncer_boton/count_reg[14]/CLR, i_debouncer_boton/count_reg[15]/CLR, i_debouncer_boton/count_reg[16]/CLR, i_debouncer_boton/count_reg[17]/CLR, i_debouncer_boton/count_reg[18]/CLR, i_debouncer_boton/count_reg[19]/CLR, i_debouncer_boton/count_reg[1]/CLR, i_debouncer_boton/count_reg[20]/CLR (the first 15 of 54 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on O relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch i_candado/FSM_sequential_estado_siguiente_reg[0] cannot be properly analyzed as its control pin i_candado/FSM_sequential_estado_siguiente_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch i_candado/FSM_sequential_estado_siguiente_reg[1] cannot be properly analyzed as its control pin i_candado/FSM_sequential_estado_siguiente_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch i_candado/FSM_sequential_estado_siguiente_reg[2] cannot be properly analyzed as its control pin i_candado/FSM_sequential_estado_siguiente_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch i_candado/clave_buena_reg[0] cannot be properly analyzed as its control pin i_candado/clave_buena_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch i_candado/clave_buena_reg[1] cannot be properly analyzed as its control pin i_candado/clave_buena_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch i_candado/clave_buena_reg[2] cannot be properly analyzed as its control pin i_candado/clave_buena_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch i_candado/clave_buena_reg[3] cannot be properly analyzed as its control pin i_candado/clave_buena_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch i_candado/clave_buena_reg[4] cannot be properly analyzed as its control pin i_candado/clave_buena_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch i_candado/clave_buena_reg[5] cannot be properly analyzed as its control pin i_candado/clave_buena_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch i_candado/clave_buena_reg[6] cannot be properly analyzed as its control pin i_candado/clave_buena_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch i_candado/clave_buena_reg[7] cannot be properly analyzed as its control pin i_candado/clave_buena_reg[7]/G is not reached by a timing clock
Related violations: <none>


