static struct ad7793_state *ad_sigma_delta_to_ad7793(struct ad_sigma_delta *sd)\r\n{\r\nreturn container_of(sd, struct ad7793_state, sd);\r\n}\r\nstatic int ad7793_set_channel(struct ad_sigma_delta *sd, unsigned int channel)\r\n{\r\nstruct ad7793_state *st = ad_sigma_delta_to_ad7793(sd);\r\nst->conf &= ~AD7793_CONF_CHAN_MASK;\r\nst->conf |= AD7793_CONF_CHAN(channel);\r\nreturn ad_sd_write_reg(&st->sd, AD7793_REG_CONF, 2, st->conf);\r\n}\r\nstatic int ad7793_set_mode(struct ad_sigma_delta *sd,\r\nenum ad_sigma_delta_mode mode)\r\n{\r\nstruct ad7793_state *st = ad_sigma_delta_to_ad7793(sd);\r\nst->mode &= ~AD7793_MODE_SEL_MASK;\r\nst->mode |= AD7793_MODE_SEL(mode);\r\nreturn ad_sd_write_reg(&st->sd, AD7793_REG_MODE, 2, st->mode);\r\n}\r\nstatic int ad7793_calibrate_all(struct ad7793_state *st)\r\n{\r\nreturn ad_sd_calibrate_all(&st->sd, ad7793_calib_arr,\r\nARRAY_SIZE(ad7793_calib_arr));\r\n}\r\nstatic int ad7793_check_platform_data(struct ad7793_state *st,\r\nconst struct ad7793_platform_data *pdata)\r\n{\r\nif ((pdata->current_source_direction == AD7793_IEXEC1_IEXEC2_IOUT1 ||\r\npdata->current_source_direction == AD7793_IEXEC1_IEXEC2_IOUT2) &&\r\n((pdata->exitation_current != AD7793_IX_10uA) &&\r\n(pdata->exitation_current != AD7793_IX_210uA)))\r\nreturn -EINVAL;\r\nif (!(st->chip_info->flags & AD7793_FLAG_HAS_CLKSEL) &&\r\npdata->clock_src != AD7793_CLK_SRC_INT)\r\nreturn -EINVAL;\r\nif (!(st->chip_info->flags & AD7793_FLAG_HAS_REFSEL) &&\r\npdata->refsel != AD7793_REFSEL_REFIN1)\r\nreturn -EINVAL;\r\nif (!(st->chip_info->flags & AD7793_FLAG_HAS_VBIAS) &&\r\npdata->bias_voltage != AD7793_BIAS_VOLTAGE_DISABLED)\r\nreturn -EINVAL;\r\nif (!(st->chip_info->flags & AD7793_HAS_EXITATION_CURRENT) &&\r\npdata->exitation_current != AD7793_IX_DISABLED)\r\nreturn -EINVAL;\r\nreturn 0;\r\n}\r\nstatic int ad7793_setup(struct iio_dev *indio_dev,\r\nconst struct ad7793_platform_data *pdata,\r\nunsigned int vref_mv)\r\n{\r\nstruct ad7793_state *st = iio_priv(indio_dev);\r\nint i, ret = -1;\r\nunsigned long long scale_uv;\r\nu32 id;\r\nret = ad7793_check_platform_data(st, pdata);\r\nif (ret)\r\nreturn ret;\r\nret = spi_write(st->sd.spi, (u8 *)&ret, sizeof(ret));\r\nif (ret < 0)\r\ngoto out;\r\nusleep_range(500, 2000);\r\nret = ad_sd_read_reg(&st->sd, AD7793_REG_ID, 1, &id);\r\nif (ret)\r\ngoto out;\r\nid &= AD7793_ID_MASK;\r\nif (id != st->chip_info->id) {\r\ndev_err(&st->sd.spi->dev, "device ID query failed\n");\r\ngoto out;\r\n}\r\nst->mode = AD7793_MODE_RATE(1);\r\nst->conf = 0;\r\nif (st->chip_info->flags & AD7793_FLAG_HAS_CLKSEL)\r\nst->mode |= AD7793_MODE_CLKSRC(pdata->clock_src);\r\nif (st->chip_info->flags & AD7793_FLAG_HAS_REFSEL)\r\nst->conf |= AD7793_CONF_REFSEL(pdata->refsel);\r\nif (st->chip_info->flags & AD7793_FLAG_HAS_VBIAS)\r\nst->conf |= AD7793_CONF_VBIAS(pdata->bias_voltage);\r\nif (pdata->buffered || !(st->chip_info->flags & AD7793_FLAG_HAS_BUFFER))\r\nst->conf |= AD7793_CONF_BUF;\r\nif (pdata->boost_enable &&\r\n(st->chip_info->flags & AD7793_FLAG_HAS_VBIAS))\r\nst->conf |= AD7793_CONF_BOOST;\r\nif (pdata->burnout_current)\r\nst->conf |= AD7793_CONF_BO_EN;\r\nif (pdata->unipolar)\r\nst->conf |= AD7793_CONF_UNIPOLAR;\r\nif (!(st->chip_info->flags & AD7793_FLAG_HAS_GAIN))\r\nst->conf |= AD7793_CONF_GAIN(7);\r\nret = ad7793_set_mode(&st->sd, AD_SD_MODE_IDLE);\r\nif (ret)\r\ngoto out;\r\nret = ad7793_set_channel(&st->sd, 0);\r\nif (ret)\r\ngoto out;\r\nif (st->chip_info->flags & AD7793_HAS_EXITATION_CURRENT) {\r\nret = ad_sd_write_reg(&st->sd, AD7793_REG_IO, 1,\r\npdata->exitation_current |\r\n(pdata->current_source_direction << 2));\r\nif (ret)\r\ngoto out;\r\n}\r\nret = ad7793_calibrate_all(st);\r\nif (ret)\r\ngoto out;\r\nfor (i = 0; i < ARRAY_SIZE(st->scale_avail); i++) {\r\nscale_uv = ((u64)vref_mv * 100000000)\r\n>> (st->chip_info->channels[0].scan_type.realbits -\r\n(!!(st->conf & AD7793_CONF_UNIPOLAR) ? 0 : 1));\r\nscale_uv >>= i;\r\nst->scale_avail[i][1] = do_div(scale_uv, 100000000) * 10;\r\nst->scale_avail[i][0] = scale_uv;\r\n}\r\nreturn 0;\r\nout:\r\ndev_err(&st->sd.spi->dev, "setup failed\n");\r\nreturn ret;\r\n}\r\nstatic ssize_t ad7793_read_frequency(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct ad7793_state *st = iio_priv(indio_dev);\r\nreturn sprintf(buf, "%d\n",\r\nst->chip_info->sample_freq_avail[AD7793_MODE_RATE(st->mode)]);\r\n}\r\nstatic ssize_t ad7793_write_frequency(struct device *dev,\r\nstruct device_attribute *attr,\r\nconst char *buf,\r\nsize_t len)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct ad7793_state *st = iio_priv(indio_dev);\r\nlong lval;\r\nint i, ret;\r\nmutex_lock(&indio_dev->mlock);\r\nif (iio_buffer_enabled(indio_dev)) {\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn -EBUSY;\r\n}\r\nmutex_unlock(&indio_dev->mlock);\r\nret = kstrtol(buf, 10, &lval);\r\nif (ret)\r\nreturn ret;\r\nif (lval == 0)\r\nreturn -EINVAL;\r\nret = -EINVAL;\r\nfor (i = 0; i < 16; i++)\r\nif (lval == st->chip_info->sample_freq_avail[i]) {\r\nmutex_lock(&indio_dev->mlock);\r\nst->mode &= ~AD7793_MODE_RATE(-1);\r\nst->mode |= AD7793_MODE_RATE(i);\r\nad_sd_write_reg(&st->sd, AD7793_REG_MODE,\r\nsizeof(st->mode), st->mode);\r\nmutex_unlock(&indio_dev->mlock);\r\nret = 0;\r\n}\r\nreturn ret ? ret : len;\r\n}\r\nstatic ssize_t ad7793_show_scale_available(struct device *dev,\r\nstruct device_attribute *attr, char *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct ad7793_state *st = iio_priv(indio_dev);\r\nint i, len = 0;\r\nfor (i = 0; i < ARRAY_SIZE(st->scale_avail); i++)\r\nlen += sprintf(buf + len, "%d.%09u ", st->scale_avail[i][0],\r\nst->scale_avail[i][1]);\r\nlen += sprintf(buf + len, "\n");\r\nreturn len;\r\n}\r\nstatic int ad7793_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val,\r\nint *val2,\r\nlong m)\r\n{\r\nstruct ad7793_state *st = iio_priv(indio_dev);\r\nint ret;\r\nunsigned long long scale_uv;\r\nbool unipolar = !!(st->conf & AD7793_CONF_UNIPOLAR);\r\nswitch (m) {\r\ncase IIO_CHAN_INFO_RAW:\r\nret = ad_sigma_delta_single_conversion(indio_dev, chan, val);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\nswitch (chan->type) {\r\ncase IIO_VOLTAGE:\r\nif (chan->differential) {\r\n*val = st->\r\nscale_avail[(st->conf >> 8) & 0x7][0];\r\n*val2 = st->\r\nscale_avail[(st->conf >> 8) & 0x7][1];\r\nreturn IIO_VAL_INT_PLUS_NANO;\r\n} else {\r\nscale_uv = (1170ULL * 1000000000ULL * 6ULL);\r\n}\r\nbreak;\r\ncase IIO_TEMP:\r\nscale_uv = 1444444444444444ULL;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nscale_uv >>= (chan->scan_type.realbits - (unipolar ? 0 : 1));\r\n*val = 0;\r\n*val2 = scale_uv;\r\nreturn IIO_VAL_INT_PLUS_NANO;\r\ncase IIO_CHAN_INFO_OFFSET:\r\nif (!unipolar)\r\n*val = -(1 << (chan->scan_type.realbits - 1));\r\nelse\r\n*val = 0;\r\nif (chan->type == IIO_TEMP) {\r\nunsigned long long offset;\r\nunsigned int shift;\r\nshift = chan->scan_type.realbits - (unipolar ? 0 : 1);\r\noffset = 273ULL << shift;\r\ndo_div(offset, 1444);\r\n*val -= offset;\r\n}\r\nreturn IIO_VAL_INT;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int ad7793_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val,\r\nint val2,\r\nlong mask)\r\n{\r\nstruct ad7793_state *st = iio_priv(indio_dev);\r\nint ret, i;\r\nunsigned int tmp;\r\nmutex_lock(&indio_dev->mlock);\r\nif (iio_buffer_enabled(indio_dev)) {\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn -EBUSY;\r\n}\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_SCALE:\r\nret = -EINVAL;\r\nfor (i = 0; i < ARRAY_SIZE(st->scale_avail); i++)\r\nif (val2 == st->scale_avail[i][1]) {\r\nret = 0;\r\ntmp = st->conf;\r\nst->conf &= ~AD7793_CONF_GAIN(-1);\r\nst->conf |= AD7793_CONF_GAIN(i);\r\nif (tmp == st->conf)\r\nbreak;\r\nad_sd_write_reg(&st->sd, AD7793_REG_CONF,\r\nsizeof(st->conf), st->conf);\r\nad7793_calibrate_all(st);\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nret = -EINVAL;\r\n}\r\nmutex_unlock(&indio_dev->mlock);\r\nreturn ret;\r\n}\r\nstatic int ad7793_write_raw_get_fmt(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nlong mask)\r\n{\r\nreturn IIO_VAL_INT_PLUS_NANO;\r\n}\r\nstatic int ad7793_probe(struct spi_device *spi)\r\n{\r\nconst struct ad7793_platform_data *pdata = spi->dev.platform_data;\r\nstruct ad7793_state *st;\r\nstruct iio_dev *indio_dev;\r\nint ret, vref_mv = 0;\r\nif (!pdata) {\r\ndev_err(&spi->dev, "no platform data?\n");\r\nreturn -ENODEV;\r\n}\r\nif (!spi->irq) {\r\ndev_err(&spi->dev, "no IRQ?\n");\r\nreturn -ENODEV;\r\n}\r\nindio_dev = iio_device_alloc(sizeof(*st));\r\nif (indio_dev == NULL)\r\nreturn -ENOMEM;\r\nst = iio_priv(indio_dev);\r\nad_sd_init(&st->sd, indio_dev, spi, &ad7793_sigma_delta_info);\r\nif (pdata->refsel != AD7793_REFSEL_INTERNAL) {\r\nst->reg = regulator_get(&spi->dev, "refin");\r\nif (IS_ERR(st->reg)) {\r\nret = PTR_ERR(st->reg);\r\ngoto error_device_free;\r\n}\r\nret = regulator_enable(st->reg);\r\nif (ret)\r\ngoto error_put_reg;\r\nvref_mv = regulator_get_voltage(st->reg);\r\nif (vref_mv < 0) {\r\nret = vref_mv;\r\ngoto error_disable_reg;\r\n}\r\nvref_mv /= 1000;\r\n} else {\r\nvref_mv = 1170;\r\n}\r\nst->chip_info =\r\n&ad7793_chip_info_tbl[spi_get_device_id(spi)->driver_data];\r\nspi_set_drvdata(spi, indio_dev);\r\nindio_dev->dev.parent = &spi->dev;\r\nindio_dev->name = spi_get_device_id(spi)->name;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->channels = st->chip_info->channels;\r\nindio_dev->num_channels = st->chip_info->num_channels;\r\nindio_dev->info = st->chip_info->iio_info;\r\nret = ad_sd_setup_buffer_and_trigger(indio_dev);\r\nif (ret)\r\ngoto error_disable_reg;\r\nret = ad7793_setup(indio_dev, pdata, vref_mv);\r\nif (ret)\r\ngoto error_remove_trigger;\r\nret = iio_device_register(indio_dev);\r\nif (ret)\r\ngoto error_remove_trigger;\r\nreturn 0;\r\nerror_remove_trigger:\r\nad_sd_cleanup_buffer_and_trigger(indio_dev);\r\nerror_disable_reg:\r\nif (pdata->refsel != AD7793_REFSEL_INTERNAL)\r\nregulator_disable(st->reg);\r\nerror_put_reg:\r\nif (pdata->refsel != AD7793_REFSEL_INTERNAL)\r\nregulator_put(st->reg);\r\nerror_device_free:\r\niio_device_free(indio_dev);\r\nreturn ret;\r\n}\r\nstatic int ad7793_remove(struct spi_device *spi)\r\n{\r\nconst struct ad7793_platform_data *pdata = spi->dev.platform_data;\r\nstruct iio_dev *indio_dev = spi_get_drvdata(spi);\r\nstruct ad7793_state *st = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\nad_sd_cleanup_buffer_and_trigger(indio_dev);\r\nif (pdata->refsel != AD7793_REFSEL_INTERNAL) {\r\nregulator_disable(st->reg);\r\nregulator_put(st->reg);\r\n}\r\niio_device_free(indio_dev);\r\nreturn 0;\r\n}
