#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x123f05080 .scope module, "tb_ram16k" "tb_ram16k" 2 1;
 .timescale 0 0;
v0x123f1f0c0_0 .var "address", 13 0;
v0x123f1f170_0 .var "clk", 0 0;
v0x123f1f200_0 .var "in", 15 0;
v0x123f1f2d0_0 .var "load", 0 0;
v0x123f1f380_0 .net "out", 15 0, v0x123f1eef0_0;  1 drivers
S_0x123f051f0 .scope module, "uut" "ram16k" 2 9, 3 1 0, S_0x123f05080;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 14 "address";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "out";
v0x123f08810_0 .net "address", 13 0, v0x123f1f0c0_0;  1 drivers
v0x123f1ec20_0 .net "clk", 0 0, v0x123f1f170_0;  1 drivers
v0x123f1ecc0_0 .var/i "i", 31 0;
v0x123f1ed60_0 .net "in", 15 0, v0x123f1f200_0;  1 drivers
v0x123f1ee10_0 .net "load", 0 0, v0x123f1f2d0_0;  1 drivers
v0x123f1eef0_0 .var "out", 15 0;
v0x123f1efa0 .array "ram", 0 16383, 15 0;
E_0x123f05e50 .event posedge, v0x123f1ec20_0;
    .scope S_0x123f051f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123f1ecc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x123f1ecc0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x123f1ecc0_0;
    %store/vec4a v0x123f1efa0, 4, 0;
    %load/vec4 v0x123f1ecc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123f1ecc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x123f051f0;
T_1 ;
    %wait E_0x123f05e50;
    %load/vec4 v0x123f1ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x123f1ed60_0;
    %load/vec4 v0x123f08810_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123f1efa0, 0, 4;
T_1.0 ;
    %load/vec4 v0x123f08810_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x123f1efa0, 4;
    %assign/vec4 v0x123f1eef0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123f05080;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f1f170_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x123f05080;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x123f1f170_0;
    %inv;
    %store/vec4 v0x123f1f170_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x123f05080;
T_4 ;
    %vpi_call 2 21 "$dumpfile", "ram16k.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x123f05080 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f1f2d0_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x123f1f0c0_0, 0, 14;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x123f1f200_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f1f2d0_0, 0, 1;
    %pushi/vec4 2, 0, 14;
    %store/vec4 v0x123f1f0c0_0, 0, 14;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x123f1f200_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f1f2d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 14;
    %store/vec4 v0x123f1f0c0_0, 0, 14;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123f1f2d0_0, 0, 1;
    %pushi/vec4 16383, 0, 14;
    %store/vec4 v0x123f1f0c0_0, 0, 14;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x123f1f200_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f1f2d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 16383, 0, 14;
    %store/vec4 v0x123f1f0c0_0, 0, 14;
    %delay 10, 0;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x123f1f0c0_0, 0, 14;
    %delay 10, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ram16k.v";
    "ram16k.v";
