Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/DSDII/Exercise03/Multiplier_8_isim_beh.exe -prj D:/DSDII/Exercise03/Multiplier_8_beh.prj work.Multiplier_8 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/DSDII/Exercise03/FullAdder.vhd" into library work
Parsing VHDL file "D:/DSDII/Exercise03/Multiplier_8.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity FullAdder [fulladder_default]
Compiling architecture structural of entity multiplier_8
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/DSDII/Exercise03/Multiplier_8_isim_beh.exe
Fuse Memory Usage: 29444 KB
Fuse CPU Usage: 545 ms
