// Seed: 88394942
module module_0;
  wire id_1;
  wire id_2;
  assign id_2 = 1'd0;
endmodule
module module_1 #(
    parameter id_3 = 32'd71,
    parameter id_6 = 32'd55
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_4[id_6 : 1==id_6];
  logic [1 : 1] id_9;
  ;
  module_0 modCall_1 ();
  logic [-1 'b0 : -1 'd0] id_10;
  ;
  logic id_11;
  ;
  assign id_4[id_3] = -1'b0;
endmodule
